Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 10 17:23:53 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -42.000   -51135.605                   9568                16975        0.027        0.000                      0                16975        3.000        0.000                       0                  4428  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -42.000   -51025.430                   9493                16494        0.027        0.000                      0                16494        3.750        0.000                       0                  4261  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          1.024        0.000                      0                  161        0.253        0.000                      0                  161        4.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.956     -110.177                     75                  481        0.041        0.000                      0                  481  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         9493  Failing Endpoints,  Worst Slack      -42.000ns,  Total Violation   -51025.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -42.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.303ns  (logic 15.851ns (32.150%)  route 33.452ns (67.850%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.146     3.440    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.564 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     3.863    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.987 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.282    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/in
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.406 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     4.555    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.679 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.289     4.968    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.092 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.395    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.519 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.421     5.940    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.064 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.226    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.350 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.649    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/in
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.773 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.073    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.197 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.358    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.482 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     7.825    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.949 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.214    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.338 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     8.642    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.766 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     9.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.189 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     9.492    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.616 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.279     9.895    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/in
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.019 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    10.471    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.159    10.754    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/in
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.878 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.563    11.441    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.565 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.310    11.875    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.999 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.161    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.285 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.455    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.579 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.497    13.076    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.124    13.200 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.500    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/in
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.624 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.782    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.906 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.636    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.760 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.307    15.066    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/in
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    15.190 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    15.627    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.751 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.448    16.200    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.324 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.628    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.752 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    17.055    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.179 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.316    17.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    17.619 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.917    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/in
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.041 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.336    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.460 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.542    19.003    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/in
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.127 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.278    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.402 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.294    19.696    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/in
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.820 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    20.108    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.427    20.659    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    20.783 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.189 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.353    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.477 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.638    22.115    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.239 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.504    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/in
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.628 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.454    23.081    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.205 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.367    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/in
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.491 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.790    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.914 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.596    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.720 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.871    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.995 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    25.484    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.608 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.769    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/in
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.893 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    26.234    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.358 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.511    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/in
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.635 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    26.898    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    27.022 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.473    27.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/in
    SLICE_X46Y65         LUT1 (Prop_lut1_I0_O)        0.124    27.619 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    27.901    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    28.025 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.442    28.467    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/in
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.124    28.591 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    28.933    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.057 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.403    29.461    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/in
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.585 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    29.736    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.860 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    30.014    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[31]
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    30.138 r  design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.347    30.484    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[0]
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.010 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    31.662    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[4]
    SLICE_X47Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.188 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.826    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[8]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.352 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.782    34.135    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[12]
    SLICE_X46Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.685 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.782    35.467    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[16]
    SLICE_X44Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.993 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.932    36.925    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[20]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.451 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.330    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[24]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.856 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.788    39.643    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[28]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.169 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.808    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[32]
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.334 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.965    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[36]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.491 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.954    43.445    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[40]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.971 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    44.621    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[44]
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.147 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.956    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[48]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.506 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.965    47.470    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[52]
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.996 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    48.777    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[56]
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    49.303 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[60]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.465     2.644    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[0]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.154     2.490    
                         time borrowed                4.813     7.303    
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                         -49.303    
  -------------------------------------------------------------------
                         slack                                -42.000    

Slack (VIOLATED) :        -41.821ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.136ns  (logic 15.875ns (32.308%)  route 33.261ns (67.692%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.310     3.604    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/in
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.728 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.879    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/tmp
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.003 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.157    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/in
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.281 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     4.635    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/tmp
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.759 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.492     5.251    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/in
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.375 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.537    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/tmp
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.661 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.832    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/in
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.956 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447     6.403    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/tmp
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.527 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.540     7.067    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/in
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.191 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     7.353    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/tmp
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.477 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.648    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/in
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.772 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.066    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/tmp
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.124     8.190 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.414     8.605    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/in
    SLICE_X51Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.729 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.880    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/tmp
    SLICE_X51Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.004 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.158    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/in
    SLICE_X51Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.282 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.633    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/tmp
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.757 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.928    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/in
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.052 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.334    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/tmp
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.458 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165    10.623    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/in
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.550    11.296    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/tmp
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.420 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.569    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/in
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.693 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.848    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/tmp
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.972 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.263    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/in
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    12.387 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    12.831    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/tmp
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    12.955 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    13.250    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/in
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    13.374 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.429    13.803    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/tmp
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.216    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/in
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    14.340 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.492    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/tmp
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    14.616 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.770    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/in
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    14.894 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.314    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/tmp
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    15.438 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    15.600    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/in
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    15.724 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    16.133    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/tmp
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    16.257 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.410    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/in
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    16.534 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.019    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/tmp
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.143 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.403    17.546    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/in
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.670 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.821    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/tmp
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.945 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.099    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/in
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    18.223 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    18.574    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/tmp
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    18.698 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.536    19.234    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/in
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    19.358 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.517    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/tmp
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    19.641 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.802    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/in
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    19.926 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.419    20.345    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/tmp
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.469 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.488    20.957    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/in
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.081 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.240    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/tmp
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.364 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.525    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/in
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.649 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    22.095    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/tmp
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    22.219 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.299    22.518    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/in
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    22.642 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    22.955    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/tmp
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.395    23.474    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/in
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    23.598 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    23.948    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/tmp
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    24.072 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.363    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/in
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    24.487 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.639    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/tmp
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    24.763 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.917    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/in
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    25.041 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.478    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/tmp
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    25.602 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.403    26.005    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/in
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    26.129 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.280    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/tmp
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    26.404 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.558    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/in
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    26.682 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.570    27.252    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/tmp
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.376 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.541    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/in
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.665 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.403    28.069    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/tmp
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.193 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    28.484    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/in
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.608 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    28.903    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/tmp
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.027 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    29.454    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[31]
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    29.578 r  design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.206    29.785    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[0]
    SLICE_X52Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.311 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.775    31.086    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[4]
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.612 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.927    32.539    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[8]
    SLICE_X50Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.089 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.778    33.867    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[12]
    SLICE_X50Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.417 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.060    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[16]
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.586 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    36.377    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[20]
    SLICE_X52Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.903 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.795    37.698    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[24]
    SLICE_X48Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.224 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.788    39.012    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[28]
    SLICE_X48Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.538 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.417    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[32]
    SLICE_X49Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.943 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.924    41.867    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[36]
    SLICE_X49Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.393 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.315    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[40]
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.841 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    44.633    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[44]
    SLICE_X47Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.159 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.920    46.079    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[48]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.629 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.627    47.256    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[52]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.782 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.829    48.610    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[56]
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    49.136 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.136    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[60]
    SLICE_X44Y56         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.478     2.657    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X44Y56         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                4.813     7.316    
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                         -49.136    
  -------------------------------------------------------------------
                         slack                                -41.821    

Slack (VIOLATED) :        -41.770ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.317ns  (logic 15.865ns (32.170%)  route 33.452ns (67.830%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.146     3.440    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.564 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     3.863    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.987 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.282    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/in
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.406 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     4.555    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.679 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.289     4.968    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.092 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.395    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.519 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.421     5.940    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.064 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.226    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.350 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.649    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/in
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.773 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.073    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.197 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.358    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.482 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     7.825    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.949 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.214    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.338 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     8.642    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.766 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     9.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.189 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     9.492    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.616 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.279     9.895    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/in
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.019 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    10.471    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.159    10.754    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/in
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.878 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.563    11.441    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.565 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.310    11.875    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.999 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.161    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.285 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.455    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.579 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.497    13.076    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.124    13.200 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.500    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/in
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.624 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.782    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.906 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.636    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.760 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.307    15.066    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/in
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    15.190 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    15.627    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.751 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.448    16.200    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.324 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.628    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.752 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    17.055    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.179 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.316    17.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    17.619 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.917    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/in
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.041 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.336    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.460 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.542    19.003    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/in
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.127 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.278    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.402 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.294    19.696    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/in
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.820 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    20.108    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.427    20.659    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    20.783 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.189 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.353    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.477 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.638    22.115    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.239 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.504    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/in
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.628 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.454    23.081    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.205 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.367    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/in
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.491 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.790    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.914 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.596    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.720 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.871    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.995 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    25.484    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.608 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.769    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/in
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.893 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    26.234    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.358 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.511    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/in
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.635 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    26.898    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    27.022 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.473    27.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/in
    SLICE_X46Y65         LUT1 (Prop_lut1_I0_O)        0.124    27.619 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    27.901    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    28.025 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.442    28.467    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/in
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.124    28.591 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    28.933    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.057 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.403    29.461    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/in
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.585 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    29.736    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.860 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    30.014    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[31]
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    30.138 r  design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.347    30.484    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[0]
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.010 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    31.662    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[4]
    SLICE_X47Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.188 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.826    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[8]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.352 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.782    34.135    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[12]
    SLICE_X46Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.685 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.782    35.467    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[16]
    SLICE_X44Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.993 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.932    36.925    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[20]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.451 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.330    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[24]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.856 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.788    39.643    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[28]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.169 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.808    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[32]
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.334 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.965    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[36]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.491 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.954    43.445    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[40]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.971 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    44.621    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[44]
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.147 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.956    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[48]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.506 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.965    47.470    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[52]
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.996 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    48.777    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[56]
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    49.317 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    49.317    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[59]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.465     2.644    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[0]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.154     2.490    
                         time borrowed                5.057     7.547    
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                         -49.317    
  -------------------------------------------------------------------
                         slack                                -41.770    

Slack (VIOLATED) :        -41.718ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.032ns  (logic 15.803ns (32.230%)  route 33.229ns (67.770%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.317     3.611    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[1].init/in
    SLICE_X44Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.735 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.897    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[1].init/tmp
    SLICE_X44Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.021 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.300    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[2].init/in
    SLICE_X44Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.424 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313     4.738    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[2].init/tmp
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.862 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.540     5.402    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[3].init/in
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.526 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.687    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[3].init/tmp
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.811 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.982    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[4].init/in
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.106 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     6.450    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[4].init/tmp
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.403     6.977    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[5].init/in
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.101 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.252    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[5].init/tmp
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.376 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.530    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[6].init/in
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     7.953    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[6].init/tmp
    SLICE_X45Y54         LUT1 (Prop_lut1_I0_O)        0.124     8.077 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.403     8.480    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[7].init/in
    SLICE_X45Y54         LUT1 (Prop_lut1_I0_O)        0.124     8.604 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.756    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[7].init/tmp
    SLICE_X45Y54         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.034    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[8].init/in
    SLICE_X45Y54         LUT1 (Prop_lut1_I0_O)        0.124     9.158 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.495     9.653    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[8].init/tmp
    SLICE_X44Y54         LUT1 (Prop_lut1_I0_O)        0.124     9.777 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.416    10.192    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[9].init/in
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.124    10.316 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.612    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[9].init/tmp
    SLICE_X45Y53         LUT1 (Prop_lut1_I0_O)        0.124    10.736 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.263    10.999    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[10].init/in
    SLICE_X45Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.123 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.275    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[10].init/tmp
    SLICE_X45Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.438    11.837    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[11].init/in
    SLICE_X45Y56         LUT1 (Prop_lut1_I0_O)        0.124    11.961 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.224    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[11].init/tmp
    SLICE_X45Y56         LUT1 (Prop_lut1_I0_O)        0.124    12.348 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.648    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[12].init/in
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.124    12.772 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    13.216    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[12].init/tmp
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.124    13.340 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.488    13.827    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[13].init/in
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.124    13.951 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.249    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[13].init/tmp
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.124    14.373 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.433    14.807    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[14].init/in
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.124    14.931 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    15.237    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[14].init/tmp
    SLICE_X44Y55         LUT1 (Prop_lut1_I0_O)        0.124    15.361 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.435    15.796    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[15].init/in
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    15.920 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    16.215    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[15].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    16.339 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    16.638    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[16].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.762 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    17.071    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[16].init/tmp
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.195 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.165    17.360    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[17].init/in
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124    17.484 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.443    17.927    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[17].init/tmp
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.051 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.333    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[18].init/in
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.457 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    18.763    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[18].init/tmp
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    18.887 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.191    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[19].init/in
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.315 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.477    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[19].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.885    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[20].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.009 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    20.319    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[20].init/tmp
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.443 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.510    20.953    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[21].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.077 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.359    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[21].init/tmp
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.483 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.789    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[22].init/in
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.913 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.567    22.480    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[22].init/tmp
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.604 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.295    22.899    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[23].init/in
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124    23.023 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    23.365    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[23].init/tmp
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    23.489 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.429    23.919    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[24].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124    24.043 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.306    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[24].init/tmp
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124    24.430 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.288    24.718    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[25].init/in
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124    24.842 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.141    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[25].init/tmp
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.412    25.677    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[26].init/in
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    25.801 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.952    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[26].init/tmp
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    26.076 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.230    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[27].init/in
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    26.354 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.498    26.852    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[27].init/tmp
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    26.976 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    27.271    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[28].init/in
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    27.395 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    27.544    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[28].init/tmp
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    27.668 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.414    28.083    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[29].init/in
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    28.207 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    28.368    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[29].init/tmp
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    28.492 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    28.663    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[30].init/in
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    28.787 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    29.090    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[30].init/tmp
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    29.214 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    29.515    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[31].init/in
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    29.639 f  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    29.798    design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[31].init/tmp
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    29.922 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.299    30.221    design_1_i/top_0/inst/genblk1[3].tdc1/initial_bufs[31]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124    30.345 r  design_1_i/top_0/inst/genblk1[3].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.367    30.712    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[0]
    SLICE_X44Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.238 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    31.887    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[4]
    SLICE_X43Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.663    33.077    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[8]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.603 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.879    34.482    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[12]
    SLICE_X45Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.008 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    35.781    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[16]
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.307 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    36.938    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[20]
    SLICE_X45Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.464 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.851    38.315    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[24]
    SLICE_X43Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.841 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.835    39.676    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[28]
    SLICE_X41Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.202 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.785    40.987    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[32]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.513 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.345    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[36]
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.871 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.840    43.711    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[40]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.237 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    44.886    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[44]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.412 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.771    46.184    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[48]
    SLICE_X37Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.710 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    47.348    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[52]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.874 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.632    48.506    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[56]
    SLICE_X39Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    49.032 r  design_1_i/top_0/inst/genblk1[3].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.032    design_1_i/top_0/inst/genblk1[3].tdc1/delay_bufs[60]
    SLICE_X39Y60         LDCE                                         r  design_1_i/top_0/inst/genblk1[3].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.477     2.656    design_1_i/top_0/inst/genblk1[3].tdc1/initial_bufs[0]
    SLICE_X39Y60         LDCE                                         r  design_1_i/top_0/inst/genblk1[3].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                4.813     7.315    
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                         -49.032    
  -------------------------------------------------------------------
                         slack                                -41.718    

Slack (VIOLATED) :        -41.695ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.242ns  (logic 15.790ns (32.066%)  route 33.452ns (67.934%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.146     3.440    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.564 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     3.863    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.987 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.282    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/in
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.406 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     4.555    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.679 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.289     4.968    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.092 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.395    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.519 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.421     5.940    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.064 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.226    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.350 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.649    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/in
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.773 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.073    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.197 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.358    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.482 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     7.825    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.949 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.214    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.338 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     8.642    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.766 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     9.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.189 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     9.492    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.616 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.279     9.895    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/in
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.019 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    10.471    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.159    10.754    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/in
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.878 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.563    11.441    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.565 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.310    11.875    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.999 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.161    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.285 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.455    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.579 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.497    13.076    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.124    13.200 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.500    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/in
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.624 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.782    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.906 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.636    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.760 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.307    15.066    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/in
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    15.190 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    15.627    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.751 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.448    16.200    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.324 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.628    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.752 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    17.055    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.179 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.316    17.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    17.619 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.917    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/in
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.041 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.336    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.460 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.542    19.003    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/in
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.127 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.278    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.402 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.294    19.696    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/in
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.820 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    20.108    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.427    20.659    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    20.783 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.189 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.353    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.477 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.638    22.115    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.239 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.504    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/in
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.628 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.454    23.081    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.205 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.367    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/in
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.491 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.790    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.914 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.596    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.720 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.871    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.995 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    25.484    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.608 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.769    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/in
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.893 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    26.234    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.358 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.511    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/in
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.635 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    26.898    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    27.022 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.473    27.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/in
    SLICE_X46Y65         LUT1 (Prop_lut1_I0_O)        0.124    27.619 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    27.901    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    28.025 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.442    28.467    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/in
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.124    28.591 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    28.933    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.057 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.403    29.461    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/in
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.585 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    29.736    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.860 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    30.014    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[31]
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    30.138 r  design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.347    30.484    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[0]
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.010 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    31.662    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[4]
    SLICE_X47Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.188 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.826    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[8]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.352 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.782    34.135    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[12]
    SLICE_X46Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.685 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.782    35.467    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[16]
    SLICE_X44Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.993 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.932    36.925    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[20]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.451 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.330    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[24]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.856 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.788    39.643    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[28]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.169 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.808    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[32]
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.334 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.965    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[36]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.491 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.954    43.445    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[40]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.971 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    44.621    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[44]
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.147 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.956    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[48]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.506 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.965    47.470    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[52]
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.996 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    48.777    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[56]
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    49.242 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    49.242    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[58]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.465     2.644    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[0]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.154     2.490    
                         time borrowed                5.057     7.547    
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                         -49.242    
  -------------------------------------------------------------------
                         slack                                -41.695    

Slack (VIOLATED) :        -41.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[13].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.053ns  (logic 15.875ns (32.363%)  route 33.178ns (67.637%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.365     3.659    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[1].init/in
    SLICE_X55Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.783 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.934    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[1].init/tmp
    SLICE_X55Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.058 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.212    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[2].init/in
    SLICE_X55Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.336 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     4.634    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[2].init/tmp
    SLICE_X57Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.758 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.301     5.059    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[3].init/in
    SLICE_X57Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.183 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     5.616    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[3].init/tmp
    SLICE_X57Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.740 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.403     6.143    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[4].init/in
    SLICE_X57Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.267 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.473     6.740    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[4].init/tmp
    SLICE_X55Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.864 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.403     7.267    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[5].init/in
    SLICE_X55Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.391 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.542    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[5].init/tmp
    SLICE_X55Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.666 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.290     7.956    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[6].init/in
    SLICE_X55Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.080 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.235    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[6].init/tmp
    SLICE_X55Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.359 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.304     8.663    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[7].init/in
    SLICE_X57Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.787 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     9.089    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[7].init/tmp
    SLICE_X55Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.213 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.367    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[8].init/in
    SLICE_X55Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.491 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305     9.797    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[8].init/tmp
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.082    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[9].init/in
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.206 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    10.486    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[9].init/tmp
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.610 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.771    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[10].init/in
    SLICE_X56Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.895 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.417    11.312    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[10].init/tmp
    SLICE_X56Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.436 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.536    11.972    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[11].init/in
    SLICE_X56Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.096 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.255    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[11].init/tmp
    SLICE_X56Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.379 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.670    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[12].init/in
    SLICE_X57Y52         LUT1 (Prop_lut1_I0_O)        0.124    12.794 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.097    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[12].init/tmp
    SLICE_X60Y52         LUT1 (Prop_lut1_I0_O)        0.124    13.221 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.379    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[13].init/in
    SLICE_X60Y52         LUT1 (Prop_lut1_I0_O)        0.124    13.503 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.792    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[13].init/tmp
    SLICE_X63Y52         LUT1 (Prop_lut1_I0_O)        0.124    13.916 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.263    14.179    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[14].init/in
    SLICE_X63Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.303 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.585    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[14].init/tmp
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.709 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    15.007    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[15].init/in
    SLICE_X59Y52         LUT1 (Prop_lut1_I0_O)        0.124    15.131 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.285    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[15].init/tmp
    SLICE_X59Y52         LUT1 (Prop_lut1_I0_O)        0.124    15.409 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.673    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[16].init/in
    SLICE_X59Y52         LUT1 (Prop_lut1_I0_O)        0.124    15.797 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    16.091    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[16].init/tmp
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.124    16.215 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    16.497    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[17].init/in
    SLICE_X57Y50         LUT1 (Prop_lut1_I0_O)        0.124    16.621 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    16.926    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[17].init/tmp
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.124    17.050 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.294    17.344    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[18].init/in
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124    17.468 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.630    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[18].init/tmp
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124    17.754 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.046    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[19].init/in
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.124    18.170 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.328    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[19].init/tmp
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.124    18.452 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.295    18.747    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[20].init/in
    SLICE_X57Y51         LUT1 (Prop_lut1_I0_O)        0.124    18.871 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    19.313    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[20].init/tmp
    SLICE_X56Y54         LUT1 (Prop_lut1_I0_O)        0.124    19.437 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.283    19.721    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[21].init/in
    SLICE_X59Y54         LUT1 (Prop_lut1_I0_O)        0.124    19.845 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.140    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[21].init/tmp
    SLICE_X56Y54         LUT1 (Prop_lut1_I0_O)        0.124    20.264 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.560    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[22].init/in
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.124    20.684 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.403    21.087    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[22].init/tmp
    SLICE_X57Y52         LUT1 (Prop_lut1_I0_O)        0.124    21.211 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.509    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[23].init/in
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124    21.633 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.311    21.944    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[23].init/tmp
    SLICE_X60Y52         LUT1 (Prop_lut1_I0_O)        0.124    22.068 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.505    22.573    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[24].init/in
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124    22.697 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.859    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[24].init/tmp
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124    22.983 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.392    23.375    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[25].init/in
    SLICE_X52Y56         LUT1 (Prop_lut1_I0_O)        0.124    23.499 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.791    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[25].init/tmp
    SLICE_X53Y57         LUT1 (Prop_lut1_I0_O)        0.124    23.915 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.064    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[26].init/in
    SLICE_X53Y57         LUT1 (Prop_lut1_I0_O)        0.124    24.188 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.342    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[26].init/tmp
    SLICE_X53Y57         LUT1 (Prop_lut1_I0_O)        0.124    24.466 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.557    25.024    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[27].init/in
    SLICE_X50Y58         LUT1 (Prop_lut1_I0_O)        0.124    25.148 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    25.431    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[27].init/tmp
    SLICE_X53Y58         LUT1 (Prop_lut1_I0_O)        0.124    25.555 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.854    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[28].init/in
    SLICE_X52Y57         LUT1 (Prop_lut1_I0_O)        0.124    25.978 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.401    26.379    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[28].init/tmp
    SLICE_X54Y57         LUT1 (Prop_lut1_I0_O)        0.124    26.503 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.805    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[29].init/in
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124    26.929 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    27.091    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[29].init/tmp
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    27.386    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[30].init/in
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124    27.510 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    27.853    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[30].init/tmp
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124    27.977 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.403    28.380    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[31].init/in
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124    28.504 f  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    28.656    design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[31].init/tmp
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124    28.780 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    28.934    design_1_i/top_0/inst/genblk1[13].tdc1/initial_bufs[31]
    SLICE_X55Y58         LUT1 (Prop_lut1_I0_O)        0.124    29.058 r  design_1_i/top_0/inst/genblk1[13].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.499    29.557    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.083 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.879    30.962    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[4]
    SLICE_X57Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.488 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.820    32.308    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[8]
    SLICE_X58Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.858 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.786    33.644    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[12]
    SLICE_X55Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.170 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.013    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[16]
    SLICE_X56Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.539 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    36.418    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[20]
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.944 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.774    37.718    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[24]
    SLICE_X59Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.244 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.840    39.084    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[28]
    SLICE_X60Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.610 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.489    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[32]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.015 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.820    41.835    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[36]
    SLICE_X62Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.385 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.257    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[40]
    SLICE_X63Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.783 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.563    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[44]
    SLICE_X63Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.089 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.898    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[48]
    SLICE_X63Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.424 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.920    47.344    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[52]
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.894 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.633    48.527    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[56]
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    49.053 r  design_1_i/top_0/inst/genblk1[13].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.053    design_1_i/top_0/inst/genblk1[13].tdc1/delay_bufs[60]
    SLICE_X60Y59         LDCE                                         r  design_1_i/top_0/inst/genblk1[13].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.538     2.717    design_1_i/top_0/inst/genblk1[13].tdc1/initial_bufs[0]
    SLICE_X60Y59         LDCE                                         r  design_1_i/top_0/inst/genblk1[13].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.717    
                         clock uncertainty           -0.154     2.563    
                         time borrowed                4.813     7.376    
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                         -49.053    
  -------------------------------------------------------------------
                         slack                                -41.677    

Slack (VIOLATED) :        -41.609ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[8].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        48.944ns  (logic 15.971ns (32.631%)  route 32.973ns (67.369%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.170     3.464    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[1].init/in
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.588 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     3.753    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[1].init/tmp
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.877 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.566     4.443    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[2].init/in
    SLICE_X53Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.567 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     4.865    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[2].init/tmp
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.989 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.286     5.275    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[3].init/in
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.399 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.685    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[3].init/tmp
    SLICE_X53Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.809 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.402     6.212    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[4].init/in
    SLICE_X53Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.599    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[4].init/tmp
    SLICE_X53Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.723 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.010    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[5].init/in
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.134 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     7.397    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[5].init/tmp
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.521 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.361     7.881    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[6].init/in
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.005 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.287    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[6].init/tmp
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.411 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.828    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[7].init/in
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.952 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348     9.299    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[7].init/tmp
    SLICE_X48Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.423 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     9.727    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[8].init/in
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.851 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    10.153    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[8].init/tmp
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.277 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.488    10.765    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[9].init/in
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.889 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.048    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[9].init/tmp
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.172 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.489    11.660    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[10].init/in
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124    11.784 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    12.228    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[10].init/tmp
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124    12.352 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.536    12.888    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[11].init/in
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.012 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    13.496    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[11].init/tmp
    SLICE_X49Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.620 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.403    14.023    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[12].init/in
    SLICE_X49Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.147 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.299    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[12].init/tmp
    SLICE_X49Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.423 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.577    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[13].init/in
    SLICE_X49Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.701 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.044    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[13].init/tmp
    SLICE_X49Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.168 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.404    15.572    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[14].init/in
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    15.696 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.847    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[14].init/tmp
    SLICE_X49Y46         LUT1 (Prop_lut1_I0_O)        0.124    15.971 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    16.269    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[15].init/in
    SLICE_X49Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.393 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    16.696    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[15].init/tmp
    SLICE_X48Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.820 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.442    17.262    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[16].init/in
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.537    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[16].init/tmp
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124    17.661 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.351    18.012    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[17].init/in
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.136 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.307    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[17].init/tmp
    SLICE_X46Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.431 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.285    18.716    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[18].init/in
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.840 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.994    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[18].init/tmp
    SLICE_X45Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.118 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.405    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[19].init/in
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.529 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    19.833    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[19].init/tmp
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.957 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.118    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[20].init/in
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.242 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    20.407    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[20].init/tmp
    SLICE_X46Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.531 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.826    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[21].init/in
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.950 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    21.237    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[21].init/tmp
    SLICE_X45Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.361 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    21.645    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[22].init/in
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.769 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.923    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[22].init/tmp
    SLICE_X47Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.047 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.437    22.485    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[23].init/in
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.609 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    22.906    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[23].init/tmp
    SLICE_X45Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.030 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.181    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[24].init/in
    SLICE_X45Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.305 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    23.617    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[24].init/tmp
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.741 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.895    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[25].init/in
    SLICE_X43Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.019 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    24.323    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[25].init/tmp
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.447 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    24.618    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[26].init/in
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.742 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    25.030    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[26].init/tmp
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.154 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.282    25.436    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[27].init/in
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.560 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.711    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[27].init/tmp
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.835 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.989    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[28].init/in
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.113 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.412    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[28].init/tmp
    SLICE_X45Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.536 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.838    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[29].init/in
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.962 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.113    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[29].init/tmp
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.124    27.237 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.391    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[30].init/in
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.124    27.515 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    27.809    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[30].init/tmp
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    27.933 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.298    28.231    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[31].init/in
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    28.355 f  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    28.504    design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[31].init/tmp
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124    28.628 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.295    28.923    design_1_i/top_0/inst/genblk1[8].tdc1/initial_bufs[31]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124    29.047 r  design_1_i/top_0/inst/genblk1[8].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.547    29.594    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.120 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    30.908    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[4]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.434 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.790    32.225    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[8]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.751 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.559    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[12]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.085 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.832    34.917    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[16]
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.467 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.634    36.101    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[20]
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.627 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.920    37.547    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[24]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.097 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.863    38.960    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[28]
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.486 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.929    40.415    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[32]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.965 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.811    41.776    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[36]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.302 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.809    43.111    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[40]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.661 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.947    44.608    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[44]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.158 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.636    45.794    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[48]
    SLICE_X32Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.344 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.653    46.997    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[52]
    SLICE_X34Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.547 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    48.418    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[56]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.944 r  design_1_i/top_0/inst/genblk1[8].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    48.944    design_1_i/top_0/inst/genblk1[8].tdc1/delay_bufs[60]
    SLICE_X35Y48         LDCE                                         r  design_1_i/top_0/inst/genblk1[8].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.497     2.676    design_1_i/top_0/inst/genblk1[8].tdc1/initial_bufs[0]
    SLICE_X35Y48         LDCE                                         r  design_1_i/top_0/inst/genblk1[8].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.676    
                         clock uncertainty           -0.154     2.522    
                         time borrowed                4.813     7.335    
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                         -48.944    
  -------------------------------------------------------------------
                         slack                                -41.609    

Slack (VIOLATED) :        -41.609ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.156ns  (logic 15.704ns (31.947%)  route 33.452ns (68.052%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.146     3.440    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.564 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     3.863    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.987 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.282    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/in
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.406 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     4.555    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.679 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.289     4.968    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.092 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.395    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/tmp
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.519 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.421     5.940    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.064 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.226    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.350 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.649    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/in
    SLICE_X48Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.773 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.073    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/tmp
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.197 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.358    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/in
    SLICE_X48Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.482 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     7.825    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/tmp
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.949 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.264     8.214    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/in
    SLICE_X49Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.338 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     8.642    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/tmp
    SLICE_X49Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.766 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.300     9.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/in
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.189 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     9.492    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/tmp
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.616 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.279     9.895    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/in
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.019 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    10.471    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/tmp
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.595 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.159    10.754    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/in
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124    10.878 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.563    11.441    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/tmp
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.565 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.310    11.875    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    11.999 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.161    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/tmp
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.285 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.455    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/in
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.124    12.579 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.497    13.076    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/tmp
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.124    13.200 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.500    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/in
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.624 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.782    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    13.906 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.636    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/tmp
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124    14.760 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.307    15.066    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/in
    SLICE_X37Y56         LUT1 (Prop_lut1_I0_O)        0.124    15.190 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    15.627    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/tmp
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.751 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.448    16.200    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.324 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.628    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124    16.752 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.303    17.055    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.179 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.316    17.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/tmp
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124    17.619 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.917    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/in
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.041 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.336    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.460 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.542    19.003    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/in
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.127 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.278    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.402 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.294    19.696    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/in
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.820 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    20.108    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/tmp
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.232 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.427    20.659    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    20.783 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    21.065    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/tmp
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.189 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.165    21.353    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/in
    SLICE_X46Y58         LUT1 (Prop_lut1_I0_O)        0.124    21.477 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.638    22.115    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.239 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.504    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/in
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.628 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.454    23.081    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/tmp
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.205 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.367    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/in
    SLICE_X48Y63         LUT1 (Prop_lut1_I0_O)        0.124    23.491 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    23.790    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/tmp
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.124    23.914 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.295    24.209    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.333 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.596    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/tmp
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.720 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.871    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/in
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.124    24.995 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.489    25.484    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/tmp
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.608 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.769    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/in
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    25.893 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    26.234    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.358 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.511    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/in
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    26.635 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    26.898    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/tmp
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.124    27.022 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.473    27.495    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/in
    SLICE_X46Y65         LUT1 (Prop_lut1_I0_O)        0.124    27.619 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    27.901    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/tmp
    SLICE_X45Y65         LUT1 (Prop_lut1_I0_O)        0.124    28.025 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.442    28.467    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/in
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.124    28.591 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    28.933    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.057 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.403    29.461    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/in
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.585 f  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    29.736    design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/tmp
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    29.860 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    30.014    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[31]
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.124    30.138 r  design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.347    30.484    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[0]
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.010 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    31.662    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[4]
    SLICE_X47Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.188 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.826    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[8]
    SLICE_X47Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.352 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.782    34.135    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[12]
    SLICE_X46Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.685 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.782    35.467    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[16]
    SLICE_X44Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.993 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.932    36.925    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[20]
    SLICE_X44Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.451 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    38.330    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[24]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.856 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.788    39.643    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[28]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.169 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.808    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[32]
    SLICE_X43Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.334 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.965    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[36]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.491 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.954    43.445    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[40]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.971 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    44.621    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[44]
    SLICE_X39Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.147 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.809    45.956    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[48]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.506 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.965    47.470    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[52]
    SLICE_X37Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.996 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    48.777    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[56]
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    49.156 r  design_1_i/top_0/inst/genblk1[4].tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    49.156    design_1_i/top_0/inst/genblk1[4].tdc1/delay_bufs[57]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.465     2.644    design_1_i/top_0/inst/genblk1[4].tdc1/initial_bufs[0]
    SLICE_X37Y72         LDCE                                         r  design_1_i/top_0/inst/genblk1[4].tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.154     2.490    
                         time borrowed                5.057     7.547    
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                         -49.156    
  -------------------------------------------------------------------
                         slack                                -41.609    

Slack (VIOLATED) :        -41.591ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.150ns  (logic 15.889ns (32.327%)  route 33.261ns (67.673%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.310     3.604    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/in
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.728 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.879    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/tmp
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.003 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.157    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/in
    SLICE_X51Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.281 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     4.635    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/tmp
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.759 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.492     5.251    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/in
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.375 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.537    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/tmp
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.661 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.832    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/in
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.956 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447     6.403    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/tmp
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.527 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.540     7.067    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/in
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.191 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     7.353    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/tmp
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.477 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.648    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/in
    SLICE_X50Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.772 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.066    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/tmp
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.124     8.190 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.414     8.605    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/in
    SLICE_X51Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.729 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.880    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/tmp
    SLICE_X51Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.004 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.158    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/in
    SLICE_X51Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.282 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.633    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/tmp
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     9.757 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.928    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/in
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.052 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    10.334    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/tmp
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.458 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165    10.623    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/in
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.747 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.550    11.296    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/tmp
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.420 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.149    11.569    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/in
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.693 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.848    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/tmp
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    11.972 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.263    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/in
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    12.387 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    12.831    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/tmp
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    12.955 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    13.250    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/in
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    13.374 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.429    13.803    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/tmp
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    14.216    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/in
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    14.340 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.492    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/tmp
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    14.616 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.770    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/in
    SLICE_X53Y53         LUT1 (Prop_lut1_I0_O)        0.124    14.894 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.421    15.314    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/tmp
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    15.438 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    15.600    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/in
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    15.724 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409    16.133    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/tmp
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    16.257 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.410    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/in
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    16.534 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.484    17.019    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/tmp
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.143 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.403    17.546    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/in
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.670 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.821    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/tmp
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    17.945 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.099    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/in
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124    18.223 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    18.574    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/tmp
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    18.698 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.536    19.234    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/in
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    19.358 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.517    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/tmp
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    19.641 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.802    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/in
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124    19.926 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.419    20.345    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/tmp
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.469 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.488    20.957    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/in
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.081 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    21.240    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/tmp
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.364 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.525    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/in
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.649 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    22.095    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/tmp
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    22.219 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.299    22.518    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/in
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    22.642 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    22.955    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/tmp
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.395    23.474    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/in
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    23.598 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    23.948    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/tmp
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.124    24.072 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.363    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/in
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    24.487 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.639    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/tmp
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    24.763 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.917    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/in
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.124    25.041 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.478    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/tmp
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    25.602 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.403    26.005    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/in
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    26.129 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.280    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/tmp
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    26.404 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.558    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/in
    SLICE_X53Y55         LUT1 (Prop_lut1_I0_O)        0.124    26.682 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.570    27.252    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/tmp
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.376 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.541    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/in
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.665 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.403    28.069    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/tmp
    SLICE_X51Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.193 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.291    28.484    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/in
    SLICE_X52Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.608 f  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    28.903    design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/tmp
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.027 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.427    29.454    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[31]
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    29.578 r  design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.206    29.785    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[0]
    SLICE_X52Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.311 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.775    31.086    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[4]
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.612 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.927    32.539    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[8]
    SLICE_X50Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.089 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.778    33.867    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[12]
    SLICE_X50Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.417 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.644    35.060    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[16]
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.586 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.791    36.377    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[20]
    SLICE_X52Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.903 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.795    37.698    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[24]
    SLICE_X48Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.224 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.788    39.012    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[28]
    SLICE_X48Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.538 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.417    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[32]
    SLICE_X49Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.943 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.924    41.867    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[36]
    SLICE_X49Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.393 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.922    43.315    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[40]
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.841 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    44.633    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[44]
    SLICE_X47Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.159 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.920    46.079    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[48]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.629 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.627    47.256    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[52]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.782 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.829    48.610    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[56]
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    49.150 r  design_1_i/top_0/inst/genblk1[2].tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    49.150    design_1_i/top_0/inst/genblk1[2].tdc1/delay_bufs[59]
    SLICE_X44Y56         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.478     2.657    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X44Y56         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -49.150    
  -------------------------------------------------------------------
                         slack                                -41.591    

Slack (VIOLATED) :        -41.581ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        48.886ns  (logic 15.851ns (32.425%)  route 33.035ns (67.575%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        2.299     3.593    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[1].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.717 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.425     4.143    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[1].init/tmp
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.267 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.480     4.747    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[2].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.871 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.030    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[2].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.154 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.315    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[3].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.439 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     5.782    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[3].init/tmp
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.124     5.906 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.403     6.310    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[4].init/in
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.434 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.585    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[4].init/tmp
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.709 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.863    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[5].init/in
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.987 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.382     7.369    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[5].init/tmp
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.493 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.295     7.788    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[6].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.912 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.212    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[6].init/tmp
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.336 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.494    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[7].init/in
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.618 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.780    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[7].init/tmp
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.904 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.212    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[8].init/in
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124     9.336 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.620    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[8].init/tmp
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124     9.744 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.898    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[9].init/in
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    10.022 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.285    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[9].init/tmp
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    10.409 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.564    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[10].init/in
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    10.688 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.438    11.126    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[10].init/tmp
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.250 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.404    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[11].init/in
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.124    11.528 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    11.830    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[11].init/tmp
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    11.954 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.488    12.442    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[12].init/in
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    12.566 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.725    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[12].init/tmp
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    12.849 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.488    13.337    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[13].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.612    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[13].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    13.736 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.890    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[14].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.014 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    14.320    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[14].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.444 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.403    14.847    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[15].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.971 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.122    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[15].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.246 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.400    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[16].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.524 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.425    15.949    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[16].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124    16.073 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.433    16.506    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[17].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124    16.630 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.502    17.132    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[17].init/tmp
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.256 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.433    17.689    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[18].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.813 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    18.113    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[18].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    18.237 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.433    18.670    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[19].init/in
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    18.794 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.492    19.286    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[19].init/tmp
    SLICE_X44Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.410 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.279    19.689    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[20].init/in
    SLICE_X44Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.813 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    19.971    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[20].init/tmp
    SLICE_X44Y75         LUT1 (Prop_lut1_I0_O)        0.124    20.095 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.418    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[21].init/in
    SLICE_X45Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.542 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    20.840    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[21].init/tmp
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    20.964 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.151    21.115    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[22].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    21.239 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    21.579    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[22].init/tmp
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124    21.703 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.473    22.175    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[23].init/in
    SLICE_X44Y74         LUT1 (Prop_lut1_I0_O)        0.124    22.299 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.590    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[23].init/tmp
    SLICE_X45Y74         LUT1 (Prop_lut1_I0_O)        0.124    22.714 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.998    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[24].init/in
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.122 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.451    23.572    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[24].init/tmp
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    23.696 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    23.999    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[25].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    24.123 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.422    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[25].init/tmp
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.546 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.158    24.705    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[26].init/in
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    24.829 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    24.990    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[26].init/tmp
    SLICE_X48Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.114 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.305    25.419    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[27].init/in
    SLICE_X47Y73         LUT1 (Prop_lut1_I0_O)        0.124    25.543 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.844    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[27].init/tmp
    SLICE_X45Y74         LUT1 (Prop_lut1_I0_O)        0.124    25.968 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.438    26.406    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[28].init/in
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.124    26.530 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.685    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[28].init/tmp
    SLICE_X47Y72         LUT1 (Prop_lut1_I0_O)        0.124    26.809 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.312    27.120    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[29].init/in
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124    27.244 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    27.548    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[29].init/tmp
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    27.672 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.826    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[30].init/in
    SLICE_X45Y72         LUT1 (Prop_lut1_I0_O)        0.124    27.950 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    28.253    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    28.377 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.306    28.683    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[31].init/in
    SLICE_X44Y72         LUT1 (Prop_lut1_I0_O)        0.124    28.807 f  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.463    29.270    design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[31].init/tmp
    SLICE_X53Y72         LUT1 (Prop_lut1_I0_O)        0.124    29.394 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.302    29.696    design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs[31]
    SLICE_X51Y71         LUT1 (Prop_lut1_I0_O)        0.124    29.820 r  design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.532    30.352    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.878 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.879    31.758    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[4]
    SLICE_X45Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.284 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    32.930    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[8]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.456 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.837    34.293    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[12]
    SLICE_X47Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.819 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.813    35.632    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[16]
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.158 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.631    36.790    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[20]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.316 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.785    38.101    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[24]
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.627 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.649    39.277    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[28]
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.827 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    40.645    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[32]
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.195 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.789    41.984    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[36]
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.510 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.298    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[40]
    SLICE_X40Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.824 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    44.473    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[44]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.999 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.791    45.790    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[48]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.316 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.879    47.195    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[52]
    SLICE_X41Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.721 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.638    48.360    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[56]
    SLICE_X41Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.886 r  design_1_i/top_0/inst/genblk1[5].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    48.886    design_1_i/top_0/inst/genblk1[5].tdc1/delay_bufs[60]
    SLICE_X41Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.467     2.646    design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs[0]
    SLICE_X41Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                4.813     7.305    
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -48.886    
  -------------------------------------------------------------------
                         slack                                -41.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[26]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.158ns (43.805%)  route 0.203ns (56.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.554     0.890    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X48Y58         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[26]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[26]/Q
                         net (fo=1, routed)           0.203     1.250    design_1_i/top_0/inst/genblk1[2].tdc1/latches[26]
    SLICE_X52Y56         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.820     1.186    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X52Y56         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[26]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.072     1.223    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[25]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.158ns (43.951%)  route 0.201ns (56.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.554     0.890    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X48Y58         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[25]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[25]/Q
                         net (fo=1, routed)           0.201     1.249    design_1_i/top_0/inst/genblk1[2].tdc1/latches[25]
    SLICE_X52Y56         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.820     1.186    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X52Y56         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[27]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.158ns (43.309%)  route 0.207ns (56.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.554     0.890    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X48Y58         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[27]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[27]/Q
                         net (fo=1, routed)           0.207     1.254    design_1_i/top_0/inst/genblk1[2].tdc1/latches[27]
    SLICE_X52Y56         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.820     1.186    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X52Y56         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[27]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[34]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.158ns (43.760%)  route 0.203ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.554     0.890    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X49Y57         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[34]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         LDCE (EnToQ_ldce_G_Q)        0.158     1.048 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[34]/Q
                         net (fo=1, routed)           0.203     1.251    design_1_i/top_0/inst/genblk1[2].tdc1/latches[34]
    SLICE_X53Y58         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.819     1.185    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X53Y58         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[34]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[10]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.178ns (47.393%)  route 0.198ns (52.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.553     0.889    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X50Y51         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[10]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE (EnToQ_ldce_G_Q)        0.178     1.067 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[10]/Q
                         net (fo=1, routed)           0.198     1.264    design_1_i/top_0/inst/genblk1[2].tdc1/latches[10]
    SLICE_X47Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.824     1.190    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X47Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[10]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[15]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.178ns (49.487%)  route 0.182ns (50.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.552     0.888    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X50Y54         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[15]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         LDCE (EnToQ_ldce_G_Q)        0.178     1.066 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[15]/Q
                         net (fo=1, routed)           0.182     1.247    design_1_i/top_0/inst/genblk1[2].tdc1/latches[15]
    SLICE_X46Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.824     1.190    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X46Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.052     1.207    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[12]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.178ns (47.142%)  route 0.200ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.553     0.889    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X50Y51         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[12]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE (EnToQ_ldce_G_Q)        0.178     1.067 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[12]/Q
                         net (fo=1, routed)           0.200     1.266    design_1_i/top_0/inst/genblk1[2].tdc1/latches[12]
    SLICE_X47Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.824     1.190    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X47Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[9].tdc1/latches_reg[45]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.158ns (42.767%)  route 0.211ns (57.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.563     0.899    design_1_i/top_0/inst/genblk1[9].tdc1/initial_bufs[0]
    SLICE_X41Y49         LDCE                                         r  design_1_i/top_0/inst/genblk1[9].tdc1/latches_reg[45]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         LDCE (EnToQ_ldce_G_Q)        0.158     1.057 r  design_1_i/top_0/inst/genblk1[9].tdc1/latches_reg[45]/Q
                         net (fo=1, routed)           0.211     1.268    design_1_i/top_0/inst/genblk1[9].tdc1/latches[45]
    SLICE_X42Y51         FDRE                                         r  design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.825     1.191    design_1_i/top_0/inst/genblk1[9].tdc1/initial_bufs[0]
    SLICE_X42Y51         FDRE                                         r  design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[45]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.063     1.224    design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[8]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.158ns (42.340%)  route 0.215ns (57.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.547     0.883    design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs[0]
    SLICE_X45Y70         LDCE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         LDCE (EnToQ_ldce_G_Q)        0.158     1.041 r  design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[8]/Q
                         net (fo=1, routed)           0.215     1.256    design_1_i/top_0/inst/genblk1[5].tdc1/latches[8]
    SLICE_X51Y69         FDRE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.810     1.176    design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs[0]
    SLICE_X51Y69         FDRE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[8]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.070     1.211    design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[11]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.178ns (47.142%)  route 0.200ns (52.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.553     0.889    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X50Y51         LDCE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[11]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE (EnToQ_ldce_G_Q)        0.178     1.067 r  design_1_i/top_0/inst/genblk1[2].tdc1/latches_reg[11]/Q
                         net (fo=1, routed)           0.200     1.266    design_1_i/top_0/inst/genblk1[2].tdc1/latches[11]
    SLICE_X47Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.824     1.190    design_1_i/top_0/inst/genblk1[2].tdc1/initial_bufs[0]
    SLICE_X47Y54         FDRE                                         r  design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[11]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/top_0/inst/genblk1[2].tdc1/delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y91    design_1_i/top_0/inst/counterQ_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/top_0/inst/counterQ_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y92    design_1_i/top_0/inst/counterQ_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y91    design_1_i/top_0/inst/counterQ_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y91    design_1_i/top_0/inst/counterQ_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/top_0/inst/counterQ_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y92    design_1_i/top_0/inst/counterQ_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y93    design_1_i/top_0/inst/counterQ_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y90    design_1_i/top_0/inst/counterQ_reg[7]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y68    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_512_767_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_512_767_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y63    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y63    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y63    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y63    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y80    design_1_i/top_0/inst/ram1/ram_reg_512_767_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y80    design_1_i/top_0/inst/ram1/ram_reg_512_767_1_1/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 1.138ns (12.974%)  route 7.634ns (87.026%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X42Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  design_1_i/top_0/inst/virusCounterQ_reg[1]/Q
                         net (fo=35, routed)          3.221     5.396    design_1_i/top_0/inst/virusCounterQ[1]
    SLICE_X37Y103        LUT6 (Prop_lut6_I3_O)        0.124     5.520 r  design_1_i/top_0/inst/virusFlagQ_i_20/O
                         net (fo=1, routed)           0.809     6.329    design_1_i/top_0/inst/virusFlagQ_i_20_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  design_1_i/top_0/inst/virusFlagQ_i_6/O
                         net (fo=1, routed)           1.282     7.735    design_1_i/top_0/inst/virusFlagQ_i_6_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  design_1_i/top_0/inst/virusFlagQ_i_3/O
                         net (fo=1, routed)           0.797     8.656    design_1_i/top_0/inst/virusFlagQ_i_3_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.780 r  design_1_i/top_0/inst/virusFlagQ_i_2/O
                         net (fo=1, routed)           0.507     9.287    design_1_i/top_0/inst/virusFlagQ_i_2_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124     9.411 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           1.017    10.429    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism              0.147    11.632    
                         clock uncertainty           -0.074    11.558    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.105    11.453    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 0.606ns (8.105%)  route 6.870ns (91.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         6.029     8.142    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.150     8.292 r  design_1_i/top_0/inst/virusEnQ[125]_i_1/O
                         net (fo=1, routed)           0.842     9.133    design_1_i/top_0/inst/p_1_out[125]
    SLICE_X81Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    11.715    design_1_i/top_0/inst/clk2
    SLICE_X81Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[125]/C
                         clock pessimism              0.014    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X81Y118        FDRE (Setup_fdre_C_D)       -0.292    11.363    design_1_i/top_0/inst/virusEnQ_reg[125]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.608ns (8.354%)  route 6.670ns (91.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         6.052     8.165    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X64Y118        LUT3 (Prop_lut3_I1_O)        0.152     8.317 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.618     8.935    design_1_i/top_0/inst/p_1_out[31]
    SLICE_X65Y119        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.707    11.710    design_1_i/top_0/inst/clk2
    SLICE_X65Y119        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism              0.014    11.724    
                         clock uncertainty           -0.074    11.650    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)       -0.283    11.367    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 0.604ns (8.400%)  route 6.586ns (91.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         5.968     8.081    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X66Y118        LUT3 (Prop_lut3_I1_O)        0.148     8.229 r  design_1_i/top_0/inst/virusEnQ[29]_i_1/O
                         net (fo=1, routed)           0.619     8.847    design_1_i/top_0/inst/p_1_out[29]
    SLICE_X67Y119        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.707    11.710    design_1_i/top_0/inst/clk2
    SLICE_X67Y119        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
                         clock pessimism              0.014    11.724    
                         clock uncertainty           -0.074    11.650    
    SLICE_X67Y119        FDRE (Setup_fdre_C_D)       -0.285    11.365    design_1_i/top_0/inst/virusEnQ_reg[29]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 0.580ns (7.854%)  route 6.805ns (92.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         6.029     8.142    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.124     8.266 r  design_1_i/top_0/inst/virusEnQ[124]_i_1/O
                         net (fo=1, routed)           0.776     9.042    design_1_i/top_0/inst/p_1_out[124]
    SLICE_X81Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    11.715    design_1_i/top_0/inst/clk2
    SLICE_X81Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism              0.014    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X81Y118        FDRE (Setup_fdre_C_D)       -0.093    11.562    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         11.562    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 0.580ns (7.891%)  route 6.770ns (92.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         5.796     7.909    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X67Y112        LUT3 (Prop_lut3_I1_O)        0.124     8.033 r  design_1_i/top_0/inst/virusEnQ[26]_i_1/O
                         net (fo=1, routed)           0.974     9.007    design_1_i/top_0/inst/p_1_out[26]
    SLICE_X81Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.716    11.719    design_1_i/top_0/inst/clk2
    SLICE_X81Y115        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.014    11.733    
                         clock uncertainty           -0.074    11.659    
    SLICE_X81Y115        FDRE (Setup_fdre_C_D)       -0.058    11.601    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.606ns (8.531%)  route 6.497ns (91.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 11.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         5.964     8.077    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X67Y112        LUT3 (Prop_lut3_I1_O)        0.150     8.227 r  design_1_i/top_0/inst/virusEnQ[25]_i_1/O
                         net (fo=1, routed)           0.533     8.760    design_1_i/top_0/inst/p_1_out[25]
    SLICE_X67Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.714    11.717    design_1_i/top_0/inst/clk2
    SLICE_X67Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]/C
                         clock pessimism              0.014    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X67Y112        FDRE (Setup_fdre_C_D)       -0.283    11.374    design_1_i/top_0/inst/virusEnQ_reg[25]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 0.580ns (8.048%)  route 6.627ns (91.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         5.966     8.079    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X66Y118        LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  design_1_i/top_0/inst/virusEnQ[90]_i_1/O
                         net (fo=1, routed)           0.661     8.864    design_1_i/top_0/inst/p_1_out[90]
    SLICE_X80Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    11.715    design_1_i/top_0/inst/clk2
    SLICE_X80Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/C
                         clock pessimism              0.014    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)       -0.058    11.597    design_1_i/top_0/inst/virusEnQ_reg[90]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.606ns (8.709%)  route 6.353ns (91.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         5.530     7.643    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X67Y116        LUT3 (Prop_lut3_I1_O)        0.150     7.793 r  design_1_i/top_0/inst/virusEnQ[127]_i_2/O
                         net (fo=1, routed)           0.823     8.616    design_1_i/top_0/inst/p_1_out[127]
    SLICE_X80Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    11.715    design_1_i/top_0/inst/clk2
    SLICE_X80Y118        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[127]/C
                         clock pessimism              0.014    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)       -0.263    11.392    design_1_i/top_0/inst/virusEnQ_reg[127]
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.606ns (8.774%)  route 6.301ns (91.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         5.966     8.079    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X66Y118        LUT3 (Prop_lut3_I1_O)        0.150     8.229 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.335     8.564    design_1_i/top_0/inst/p_1_out[91]
    SLICE_X67Y119        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.707    11.710    design_1_i/top_0/inst/clk2
    SLICE_X67Y119        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism              0.014    11.724    
                         clock uncertainty           -0.074    11.650    
    SLICE_X67Y119        FDRE (Setup_fdre_C_D)       -0.285    11.365    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  2.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.827%)  route 0.507ns (73.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.507     1.208    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.045     1.253 r  design_1_i/top_0/inst/virusEnQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.253    design_1_i/top_0/inst/p_1_out[0]
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091     1.000    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.706%)  route 0.633ns (77.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.633     1.334    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X46Y105        LUT3 (Prop_lut3_I1_O)        0.045     1.379 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/top_0/inst/p_1_out[2]
    SLICE_X46Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X46Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.120     1.029    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.825%)  route 0.326ns (56.175%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  design_1_i/top_0/inst/virusCounterQ_reg[11]/Q
                         net (fo=3, routed)           0.130     0.854    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[11]
    SLICE_X43Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.899 f  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=32, routed)          0.195     1.094    design_1_i/top_0/inst/virusCounterQ[31]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.139 r  design_1_i/top_0/inst/virusCounterQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.139    design_1_i/top_0/inst/virusCounterQ[0]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                         clock pessimism             -0.252     0.577    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     0.698    design_1_i/top_0/inst/virusCounterQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.254ns (43.674%)  route 0.328ns (56.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  design_1_i/top_0/inst/virusCounterQ_reg[11]/Q
                         net (fo=3, routed)           0.130     0.854    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[11]
    SLICE_X43Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.899 f  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=32, routed)          0.197     1.096    design_1_i/top_0/inst/virusCounterQ[31]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  design_1_i/top_0/inst/virusCounterQ[24]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/top_0/inst/virusCounterQ[24]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism             -0.252     0.577    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     0.698    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.254ns (43.674%)  route 0.328ns (56.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  design_1_i/top_0/inst/virusCounterQ_reg[11]/Q
                         net (fo=3, routed)           0.130     0.854    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[11]
    SLICE_X43Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.899 f  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=32, routed)          0.197     1.096    design_1_i/top_0/inst/virusCounterQ[31]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  design_1_i/top_0/inst/virusCounterQ[29]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/top_0/inst/virusCounterQ[29]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/C
                         clock pessimism             -0.252     0.577    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     0.698    design_1_i/top_0/inst/virusCounterQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.390%)  route 0.684ns (78.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.507     1.208    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.045     1.253 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.176     1.429    design_1_i/top_0/inst/p_1_out[4]
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.070     0.979    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.882%)  route 0.627ns (77.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.507     1.208    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.045     1.253 r  design_1_i/top_0/inst/virusEnQ[5]_i_1/O
                         net (fo=1, routed)           0.120     1.373    design_1_i/top_0/inst/p_1_out[5]
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.005     0.914    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.900%)  route 0.626ns (77.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.411     1.112    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X50Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.157 r  design_1_i/top_0/inst/virusEnQ[74]_i_1/O
                         net (fo=1, routed)           0.215     1.372    design_1_i/top_0/inst/p_1_out[74]
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.076     0.895    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.078%)  route 0.740ns (79.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X41Y95         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.740     1.441    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X53Y101        LUT3 (Prop_lut3_I1_O)        0.045     1.486 r  design_1_i/top_0/inst/virusEnQ[78]_i_1/O
                         net (fo=1, routed)           0.000     1.486    design_1_i/top_0/inst/p_1_out[78]
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.091     0.997    design_1_i/top_0/inst/virusEnQ_reg[78]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.903%)  route 0.367ns (59.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  design_1_i/top_0/inst/virusCounterQ_reg[11]/Q
                         net (fo=3, routed)           0.130     0.854    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[11]
    SLICE_X43Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.899 f  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=32, routed)          0.237     1.136    design_1_i/top_0/inst/virusCounterQ[31]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.181 r  design_1_i/top_0/inst/virusCounterQ[10]_i_1/O
                         net (fo=1, routed)           0.000     1.181    design_1_i/top_0/inst/virusCounterQ[10]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120     0.680    design_1_i/top_0/inst/virusCounterQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y97     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y97     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y98     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y126    design_1_i/top_0/inst/virusEnQ_reg[114]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y126    design_1_i/top_0/inst/virusEnQ_reg[48]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y126    design_1_i/top_0/inst/virusEnQ_reg[52]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y126    design_1_i/top_0/inst/virusEnQ_reg[54]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y126    design_1_i/top_0/inst/virusEnQ_reg[81]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y97     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y97     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y95     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y103    design_1_i/top_0/inst/virusEnQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y94     design_1_i/top_0/inst/virusEnQ_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y94     design_1_i/top_0/inst/virusEnQ_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y103    design_1_i/top_0/inst/virusEnQ_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y103    design_1_i/top_0/inst/virusEnQ_reg[111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y124    design_1_i/top_0/inst/virusEnQ_reg[117]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y124    design_1_i/top_0/inst/virusEnQ_reg[118]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y124    design_1_i/top_0/inst/virusEnQ_reg[119]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y115    design_1_i/top_0/inst/virusEnQ_reg[120]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y115    design_1_i/top_0/inst/virusEnQ_reg[121]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           75  Failing Endpoints,  Worst Slack       -2.956ns,  Total Violation     -110.177ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 0.580ns (5.477%)  route 10.011ns (94.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        9.465    13.776    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.607    11.610    design_1_i/top_0/inst/clk2
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.266    11.344    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    10.820    design_1_i/top_0/inst/virusEnQ_reg[101]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 0.580ns (5.477%)  route 10.011ns (94.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        9.465    13.776    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.607    11.610    design_1_i/top_0/inst/clk2
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[35]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.266    11.344    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    10.820    design_1_i/top_0/inst/virusEnQ_reg[35]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 0.580ns (5.477%)  route 10.011ns (94.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        9.465    13.776    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.607    11.610    design_1_i/top_0/inst/clk2
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[37]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.266    11.344    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    10.820    design_1_i/top_0/inst/virusEnQ_reg[37]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 0.580ns (5.477%)  route 10.011ns (94.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        9.465    13.776    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.607    11.610    design_1_i/top_0/inst/clk2
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.266    11.344    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    10.820    design_1_i/top_0/inst/virusEnQ_reg[66]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[96]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 0.580ns (5.477%)  route 10.011ns (94.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        9.465    13.776    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.607    11.610    design_1_i/top_0/inst/clk2
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.266    11.344    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    10.820    design_1_i/top_0/inst/virusEnQ_reg[96]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.956ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 0.580ns (5.477%)  route 10.011ns (94.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        9.465    13.776    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.607    11.610    design_1_i/top_0/inst/clk2
    SLICE_X90Y92         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]/C
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.266    11.344    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    10.820    design_1_i/top_0/inst/virusEnQ_reg[97]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 -2.956    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 0.580ns (5.738%)  route 9.529ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        8.983    13.294    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 0.580ns (5.738%)  route 9.529ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        8.983    13.294    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[34]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 0.580ns (5.738%)  route 9.529ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        8.983    13.294    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[8]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[8]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[98]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 0.580ns (5.738%)  route 9.529ns (94.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.891     3.185    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.546     4.187    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.311 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1606, routed)        8.983    13.294    design_1_i/top_0/inst/genblk1[0].tdc1_n_9
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[98]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[98]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[98]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 -2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[2]/Q
                         net (fo=2, routed)           0.159     1.297    design_1_i/top_0/inst/virusMaskQ[2]
    SLICE_X46Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.342 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/top_0/inst/p_1_out[2]
    SLICE_X46Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X46Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.120     1.300    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y114        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/top_0/inst/virusMaskQ_reg[22]/Q
                         net (fo=2, routed)           0.159     1.293    design_1_i/top_0/inst/virusMaskQ[22]
    SLICE_X42Y116        LUT3 (Prop_lut3_I2_O)        0.045     1.338 r  design_1_i/top_0/inst/virusEnQ[22]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/top_0/inst/p_1_out[22]
    SLICE_X42Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.905     0.907    design_1_i/top_0/inst/clk2
    SLICE_X42Y116        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.266     1.173    
    SLICE_X42Y116        FDRE (Hold_fdre_C_D)         0.120     1.293    design_1_i/top_0/inst/virusEnQ_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.977%)  route 0.247ns (57.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[0]_rep__0/Q
                         net (fo=68, routed)          0.247     1.279    design_1_i/top_0/inst/state_reg[0]_rep__0_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.324 r  design_1_i/top_0/inst/virusCounterQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/top_0/inst/virusCounterQ[0]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     1.216    design_1_i/top_0/inst/virusCounterQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.446%)  route 0.223ns (54.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.635     0.971    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/top_0/inst/virusMaskQ_reg[78]/Q
                         net (fo=2, routed)           0.223     1.335    design_1_i/top_0/inst/virusMaskQ[78]
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  design_1_i/top_0/inst/virusEnQ[78]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/top_0/inst/p_1_out[78]
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.266     1.177    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.091     1.268    design_1_i/top_0/inst/virusEnQ_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.834%)  route 0.259ns (58.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=70, routed)          0.259     1.291    design_1_i/top_0/inst/state[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.336 r  design_1_i/top_0/inst/virusCounterQ[22]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/top_0/inst/virusCounterQ[22]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     1.215    design_1_i/top_0/inst/virusCounterQ_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.461%)  route 0.263ns (58.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=70, routed)          0.263     1.295    design_1_i/top_0/inst/state[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.340 r  design_1_i/top_0/inst/virusCounterQ[24]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/top_0/inst/virusCounterQ[24]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y97         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     1.216    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.542%)  route 0.273ns (59.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=70, routed)          0.273     1.305    design_1_i/top_0/inst/state[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.350 r  design_1_i/top_0/inst/virusCounterQ[10]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/top_0/inst/virusCounterQ[10]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X42Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120     1.214    design_1_i/top_0/inst/virusCounterQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[0]/Q
                         net (fo=2, routed)           0.232     1.370    design_1_i/top_0/inst/virusMaskQ[0]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.415 r  design_1_i/top_0/inst/virusEnQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/top_0/inst/p_1_out[0]
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X47Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.670%)  route 0.283ns (60.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[0]_rep__0/Q
                         net (fo=68, routed)          0.283     1.315    design_1_i/top_0/inst/state_reg[0]_rep__0_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.360 r  design_1_i/top_0/inst/virusCounterQ[31]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/top_0/inst/virusCounterQ[31]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[31]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121     1.216    design_1_i/top_0/inst/virusCounterQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.502%)  route 0.285ns (60.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[0]_rep__0/Q
                         net (fo=68, routed)          0.285     1.317    design_1_i/top_0/inst/state_reg[0]_rep__0_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.362 r  design_1_i/top_0/inst/virusCounterQ[28]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/top_0/inst/virusCounterQ[28]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4280, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120     1.215    design_1_i/top_0/inst/virusCounterQ_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.147    





