
LAB5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068cc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080069e0  080069e0  000169e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e14  08006e14  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08006e14  08006e14  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e14  08006e14  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e14  08006e14  00016e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e18  08006e18  00016e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08006e1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  200001e0  08006ffc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08006ffc  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4b5  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dbf  00000000  00000000  0002b6be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000890  00000000  00000000  0002d480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d8  00000000  00000000  0002dd10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d55  00000000  00000000  0002e4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a641  00000000  00000000  0004723d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000869fe  00000000  00000000  0005187e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d827c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003380  00000000  00000000  000d82d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	080069c4 	.word	0x080069c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	080069c4 	.word	0x080069c4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5c:	f000 fbec 	bl	8001738 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f60:	f000 f83c 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f64:	f000 f8f2 	bl	800114c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f68:	f000 f888 	bl	800107c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000f6c:	f000 f8c4 	bl	80010f8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &buffer[index_buffer],1);
 8000f70:	4b12      	ldr	r3, [pc, #72]	; (8000fbc <main+0x64>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <main+0x68>)
 8000f78:	4413      	add	r3, r2
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4811      	ldr	r0, [pc, #68]	; (8000fc4 <main+0x6c>)
 8000f80:	f002 f8c6 	bl	8003110 <HAL_UART_Receive_IT>
  HAL_ADC_Start(&hadc1);
 8000f84:	4810      	ldr	r0, [pc, #64]	; (8000fc8 <main+0x70>)
 8000f86:	f000 fd35 	bl	80019f4 <HAL_ADC_Start>
  anchor = 0;
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <main+0x74>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
  status = RST;
 8000f90:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <main+0x78>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  if(flag == 1){
 8000f96:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <main+0x7c>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d108      	bne.n	8000fb0 <main+0x58>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000f9e:	2120      	movs	r1, #32
 8000fa0:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <main+0x80>)
 8000fa2:	f001 fac7 	bl	8002534 <HAL_GPIO_TogglePin>
		  command_parser_fsm();
 8000fa6:	f000 f979 	bl	800129c <command_parser_fsm>
		  flag = 0;
 8000faa:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <main+0x7c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
	  }
	  uart_communication_fsm();
 8000fb0:	f000 f8fe 	bl	80011b0 <uart_communication_fsm>
	  HAL_Delay(100);
 8000fb4:	2064      	movs	r0, #100	; 0x64
 8000fb6:	f000 fc21 	bl	80017fc <HAL_Delay>
	  if(flag == 1){
 8000fba:	e7ec      	b.n	8000f96 <main+0x3e>
 8000fbc:	200001fc 	.word	0x200001fc
 8000fc0:	20000248 	.word	0x20000248
 8000fc4:	20000270 	.word	0x20000270
 8000fc8:	20000218 	.word	0x20000218
 8000fcc:	20000200 	.word	0x20000200
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	200001fd 	.word	0x200001fd
 8000fd8:	40010800 	.word	0x40010800

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b094      	sub	sp, #80	; 0x50
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fe6:	2228      	movs	r2, #40	; 0x28
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f002 fe4a 	bl	8003c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800100c:	2302      	movs	r3, #2
 800100e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001010:	2301      	movs	r3, #1
 8001012:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001014:	2310      	movs	r3, #16
 8001016:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001018:	2300      	movs	r3, #0
 800101a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800101c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001020:	4618      	mov	r0, r3
 8001022:	f001 faa1 	bl	8002568 <HAL_RCC_OscConfig>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800102c:	f000 f9a0 	bl	8001370 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001030:	230f      	movs	r3, #15
 8001032:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001034:	2300      	movs	r3, #0
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001040:	2300      	movs	r3, #0
 8001042:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f001 fd0c 	bl	8002a68 <HAL_RCC_ClockConfig>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001056:	f000 f98b 	bl	8001370 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800105a:	2302      	movs	r3, #2
 800105c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	4618      	mov	r0, r3
 8001066:	f001 fe8d 	bl	8002d84 <HAL_RCCEx_PeriphCLKConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001070:	f000 f97e 	bl	8001370 <Error_Handler>
  }
}
 8001074:	bf00      	nop
 8001076:	3750      	adds	r7, #80	; 0x50
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <MX_ADC1_Init+0x74>)
 800108e:	4a19      	ldr	r2, [pc, #100]	; (80010f4 <MX_ADC1_Init+0x78>)
 8001090:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001092:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <MX_ADC1_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001098:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <MX_ADC1_Init+0x74>)
 800109a:	2201      	movs	r2, #1
 800109c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109e:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <MX_ADC1_Init+0x74>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a4:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <MX_ADC1_Init+0x74>)
 80010a6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80010aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ac:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <MX_ADC1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <MX_ADC1_Init+0x74>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010b8:	480d      	ldr	r0, [pc, #52]	; (80010f0 <MX_ADC1_Init+0x74>)
 80010ba:	f000 fbc3 	bl	8001844 <HAL_ADC_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80010c4:	f000 f954 	bl	8001370 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010cc:	2301      	movs	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010d0:	2300      	movs	r3, #0
 80010d2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	4619      	mov	r1, r3
 80010d8:	4805      	ldr	r0, [pc, #20]	; (80010f0 <MX_ADC1_Init+0x74>)
 80010da:	f000 fd45 	bl	8001b68 <HAL_ADC_ConfigChannel>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80010e4:	f000 f944 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010e8:	bf00      	nop
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000218 	.word	0x20000218
 80010f4:	40012400 	.word	0x40012400

080010f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010fc:	4b11      	ldr	r3, [pc, #68]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 80010fe:	4a12      	ldr	r2, [pc, #72]	; (8001148 <MX_USART2_UART_Init+0x50>)
 8001100:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001102:	4b10      	ldr	r3, [pc, #64]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 8001104:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001108:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800110a:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001110:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001116:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800111c:	4b09      	ldr	r3, [pc, #36]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 800111e:	220c      	movs	r2, #12
 8001120:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001122:	4b08      	ldr	r3, [pc, #32]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001128:	4b06      	ldr	r3, [pc, #24]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800112e:	4805      	ldr	r0, [pc, #20]	; (8001144 <MX_USART2_UART_Init+0x4c>)
 8001130:	f001 fede 	bl	8002ef0 <HAL_UART_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800113a:	f000 f919 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000270 	.word	0x20000270
 8001148:	40004400 	.word	0x40004400

0800114c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001152:	f107 0308 	add.w	r3, r7, #8
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_GPIO_Init+0x5c>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	4a10      	ldr	r2, [pc, #64]	; (80011a8 <MX_GPIO_Init+0x5c>)
 8001166:	f043 0304 	orr.w	r3, r3, #4
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_GPIO_Init+0x5c>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2120      	movs	r1, #32
 800117c:	480b      	ldr	r0, [pc, #44]	; (80011ac <MX_GPIO_Init+0x60>)
 800117e:	f001 f9c1 	bl	8002504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001182:	2320      	movs	r3, #32
 8001184:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001186:	2301      	movs	r3, #1
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2302      	movs	r3, #2
 8001190:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001192:	f107 0308 	add.w	r3, r7, #8
 8001196:	4619      	mov	r1, r3
 8001198:	4804      	ldr	r0, [pc, #16]	; (80011ac <MX_GPIO_Init+0x60>)
 800119a:	f001 f839 	bl	8002210 <HAL_GPIO_Init>

}
 800119e:	bf00      	nop
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40010800 	.word	0x40010800

080011b0 <uart_communication_fsm>:

/* USER CODE BEGIN 4 */
void uart_communication_fsm(){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	if(!command_flag) return;
 80011b4:	4b15      	ldr	r3, [pc, #84]	; (800120c <uart_communication_fsm+0x5c>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d024      	beq.n	8001206 <uart_communication_fsm+0x56>
		if(HAL_GetTick() - anchor >= 1500){
 80011bc:	f000 fb14 	bl	80017e8 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <uart_communication_fsm+0x60>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	f240 52db 	movw	r2, #1499	; 0x5db
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d91b      	bls.n	8001208 <uart_communication_fsm+0x58>
			anchor = HAL_GetTick();
 80011d0:	f000 fb0a 	bl	80017e8 <HAL_GetTick>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <uart_communication_fsm+0x60>)
 80011d8:	6013      	str	r3, [r2, #0]
			sprintf(str, "\r\nADC value: %0.2f",command_data);
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <uart_communication_fsm+0x64>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f92c 	bl	800043c <__aeabi_f2d>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	490b      	ldr	r1, [pc, #44]	; (8001218 <uart_communication_fsm+0x68>)
 80011ea:	480c      	ldr	r0, [pc, #48]	; (800121c <uart_communication_fsm+0x6c>)
 80011ec:	f003 f9b2 	bl	8004554 <siprintf>
			HAL_UART_Transmit(&huart2, (void *)str, strlen(str), 20);
 80011f0:	480a      	ldr	r0, [pc, #40]	; (800121c <uart_communication_fsm+0x6c>)
 80011f2:	f7fe ffb7 	bl	8000164 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	2314      	movs	r3, #20
 80011fc:	4907      	ldr	r1, [pc, #28]	; (800121c <uart_communication_fsm+0x6c>)
 80011fe:	4808      	ldr	r0, [pc, #32]	; (8001220 <uart_communication_fsm+0x70>)
 8001200:	f001 fec6 	bl	8002f90 <HAL_UART_Transmit>
 8001204:	e000      	b.n	8001208 <uart_communication_fsm+0x58>
	if(!command_flag) return;
 8001206:	bf00      	nop
		}
}
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000204 	.word	0x20000204
 8001210:	20000200 	.word	0x20000200
 8001214:	20000208 	.word	0x20000208
 8001218:	080069e0 	.word	0x080069e0
 800121c:	200002b8 	.word	0x200002b8
 8001220:	20000270 	.word	0x20000270

08001224 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a14      	ldr	r2, [pc, #80]	; (8001284 <HAL_UART_RxCpltCallback+0x60>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d122      	bne.n	800127c <HAL_UART_RxCpltCallback+0x58>
		buffer[index_buffer++]=data;
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <HAL_UART_RxCpltCallback+0x64>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	b2d1      	uxtb	r1, r2
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <HAL_UART_RxCpltCallback+0x64>)
 8001240:	7011      	strb	r1, [r2, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	4b11      	ldr	r3, [pc, #68]	; (800128c <HAL_UART_RxCpltCallback+0x68>)
 8001246:	7819      	ldrb	r1, [r3, #0]
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_UART_RxCpltCallback+0x6c>)
 800124a:	5499      	strb	r1, [r3, r2]
		if(data == '#'){
 800124c:	4b0f      	ldr	r3, [pc, #60]	; (800128c <HAL_UART_RxCpltCallback+0x68>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b23      	cmp	r3, #35	; 0x23
 8001252:	d102      	bne.n	800125a <HAL_UART_RxCpltCallback+0x36>
			flag = 1;
 8001254:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <HAL_UART_RxCpltCallback+0x70>)
 8001256:	2201      	movs	r2, #1
 8001258:	701a      	strb	r2, [r3, #0]
		}
		if(index_buffer > 29) index_buffer = 0;
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_UART_RxCpltCallback+0x64>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b1d      	cmp	r3, #29
 8001260:	d902      	bls.n	8001268 <HAL_UART_RxCpltCallback+0x44>
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_UART_RxCpltCallback+0x64>)
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart2, &data, 1);
 8001268:	2201      	movs	r2, #1
 800126a:	4908      	ldr	r1, [pc, #32]	; (800128c <HAL_UART_RxCpltCallback+0x68>)
 800126c:	480a      	ldr	r0, [pc, #40]	; (8001298 <HAL_UART_RxCpltCallback+0x74>)
 800126e:	f001 ff1a 	bl	80030a6 <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart2, &data, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	4905      	ldr	r1, [pc, #20]	; (800128c <HAL_UART_RxCpltCallback+0x68>)
 8001276:	4808      	ldr	r0, [pc, #32]	; (8001298 <HAL_UART_RxCpltCallback+0x74>)
 8001278:	f001 ff4a 	bl	8003110 <HAL_UART_Receive_IT>


	}
}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40004400 	.word	0x40004400
 8001288:	200001fc 	.word	0x200001fc
 800128c:	200001fe 	.word	0x200001fe
 8001290:	20000248 	.word	0x20000248
 8001294:	200001fd 	.word	0x200001fd
 8001298:	20000270 	.word	0x20000270

0800129c <command_parser_fsm>:

void command_parser_fsm(){
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	buffer[index_buffer]='\0';
 80012a0:	4b2b      	ldr	r3, [pc, #172]	; (8001350 <command_parser_fsm+0xb4>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b2b      	ldr	r3, [pc, #172]	; (8001354 <command_parser_fsm+0xb8>)
 80012a8:	2100      	movs	r1, #0
 80012aa:	5499      	strb	r1, [r3, r2]
	switch(status){
 80012ac:	4b2a      	ldr	r3, [pc, #168]	; (8001358 <command_parser_fsm+0xbc>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d002      	beq.n	80012ba <command_parser_fsm+0x1e>
 80012b4:	2b0a      	cmp	r3, #10
 80012b6:	d02b      	beq.n	8001310 <command_parser_fsm+0x74>
				command_flag = 0;
				status = RST;
			}
			break;
		default :
			break;
 80012b8:	e048      	b.n	800134c <command_parser_fsm+0xb0>
			if(index_buffer <= 4) return;
 80012ba:	4b25      	ldr	r3, [pc, #148]	; (8001350 <command_parser_fsm+0xb4>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b04      	cmp	r3, #4
 80012c0:	d93d      	bls.n	800133e <command_parser_fsm+0xa2>
			if(!strcmp((char*) & buffer[index_buffer-5],"!RST#")){
 80012c2:	4b23      	ldr	r3, [pc, #140]	; (8001350 <command_parser_fsm+0xb4>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	3b05      	subs	r3, #5
 80012c8:	4a22      	ldr	r2, [pc, #136]	; (8001354 <command_parser_fsm+0xb8>)
 80012ca:	4413      	add	r3, r2
 80012cc:	4923      	ldr	r1, [pc, #140]	; (800135c <command_parser_fsm+0xc0>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7fe ff3e 	bl	8000150 <strcmp>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d133      	bne.n	8001342 <command_parser_fsm+0xa6>
				command_data = (float)(HAL_ADC_GetValue(& hadc1) * 5) / 4096;
 80012da:	4821      	ldr	r0, [pc, #132]	; (8001360 <command_parser_fsm+0xc4>)
 80012dc:	f000 fc38 	bl	8001b50 <HAL_ADC_GetValue>
 80012e0:	4602      	mov	r2, r0
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fc8d 	bl	8000c08 <__aeabi_ui2f>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fd93 	bl	8000e20 <__aeabi_fdiv>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b19      	ldr	r3, [pc, #100]	; (8001364 <command_parser_fsm+0xc8>)
 8001300:	601a      	str	r2, [r3, #0]
				command_flag = 1;
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <command_parser_fsm+0xcc>)
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
				status = OK;
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <command_parser_fsm+0xbc>)
 800130a:	220a      	movs	r2, #10
 800130c:	701a      	strb	r2, [r3, #0]
			 break;
 800130e:	e018      	b.n	8001342 <command_parser_fsm+0xa6>
			if(index_buffer <= 3) return;
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <command_parser_fsm+0xb4>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b03      	cmp	r3, #3
 8001316:	d916      	bls.n	8001346 <command_parser_fsm+0xaa>
			if(!strcmp((char*) & buffer[index_buffer-4],"!OK#")){
 8001318:	4b0d      	ldr	r3, [pc, #52]	; (8001350 <command_parser_fsm+0xb4>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	3b04      	subs	r3, #4
 800131e:	4a0d      	ldr	r2, [pc, #52]	; (8001354 <command_parser_fsm+0xb8>)
 8001320:	4413      	add	r3, r2
 8001322:	4912      	ldr	r1, [pc, #72]	; (800136c <command_parser_fsm+0xd0>)
 8001324:	4618      	mov	r0, r3
 8001326:	f7fe ff13 	bl	8000150 <strcmp>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10c      	bne.n	800134a <command_parser_fsm+0xae>
				command_flag = 0;
 8001330:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <command_parser_fsm+0xcc>)
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
				status = RST;
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <command_parser_fsm+0xbc>)
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]
			break;
 800133c:	e005      	b.n	800134a <command_parser_fsm+0xae>
			if(index_buffer <= 4) return;
 800133e:	bf00      	nop
 8001340:	e004      	b.n	800134c <command_parser_fsm+0xb0>
			 break;
 8001342:	bf00      	nop
 8001344:	e002      	b.n	800134c <command_parser_fsm+0xb0>
			if(index_buffer <= 3) return;
 8001346:	bf00      	nop
 8001348:	e000      	b.n	800134c <command_parser_fsm+0xb0>
			break;
 800134a:	bf00      	nop
		}
}
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200001fc 	.word	0x200001fc
 8001354:	20000248 	.word	0x20000248
 8001358:	20000000 	.word	0x20000000
 800135c:	080069f4 	.word	0x080069f4
 8001360:	20000218 	.word	0x20000218
 8001364:	20000208 	.word	0x20000208
 8001368:	20000204 	.word	0x20000204
 800136c:	080069fc 	.word	0x080069fc

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	e7fe      	b.n	8001378 <Error_Handler+0x8>
	...

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <HAL_MspInit+0x5c>)
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <HAL_MspInit+0x5c>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6193      	str	r3, [r2, #24]
 800138e:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <HAL_MspInit+0x5c>)
 8001390:	699b      	ldr	r3, [r3, #24]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_MspInit+0x5c>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_MspInit+0x5c>)
 80013a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_MspInit+0x5c>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <HAL_MspInit+0x60>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	4a04      	ldr	r2, [pc, #16]	; (80013dc <HAL_MspInit+0x60>)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ce:	bf00      	nop
 80013d0:	3714      	adds	r7, #20
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	40021000 	.word	0x40021000
 80013dc:	40010000 	.word	0x40010000

080013e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a14      	ldr	r2, [pc, #80]	; (800144c <HAL_ADC_MspInit+0x6c>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d121      	bne.n	8001444 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001400:	4b13      	ldr	r3, [pc, #76]	; (8001450 <HAL_ADC_MspInit+0x70>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	4a12      	ldr	r2, [pc, #72]	; (8001450 <HAL_ADC_MspInit+0x70>)
 8001406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800140a:	6193      	str	r3, [r2, #24]
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <HAL_ADC_MspInit+0x70>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <HAL_ADC_MspInit+0x70>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	4a0c      	ldr	r2, [pc, #48]	; (8001450 <HAL_ADC_MspInit+0x70>)
 800141e:	f043 0304 	orr.w	r3, r3, #4
 8001422:	6193      	str	r3, [r2, #24]
 8001424:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <HAL_ADC_MspInit+0x70>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001430:	2301      	movs	r3, #1
 8001432:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001434:	2303      	movs	r3, #3
 8001436:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001438:	f107 0310 	add.w	r3, r7, #16
 800143c:	4619      	mov	r1, r3
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <HAL_ADC_MspInit+0x74>)
 8001440:	f000 fee6 	bl	8002210 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001444:	bf00      	nop
 8001446:	3720      	adds	r7, #32
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40012400 	.word	0x40012400
 8001450:	40021000 	.word	0x40021000
 8001454:	40010800 	.word	0x40010800

08001458 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 0310 	add.w	r3, r7, #16
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a1f      	ldr	r2, [pc, #124]	; (80014f0 <HAL_UART_MspInit+0x98>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d137      	bne.n	80014e8 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001478:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 800147a:	69db      	ldr	r3, [r3, #28]
 800147c:	4a1d      	ldr	r2, [pc, #116]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 800147e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001482:	61d3      	str	r3, [r2, #28]
 8001484:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001490:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	4a17      	ldr	r2, [pc, #92]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 8001496:	f043 0304 	orr.w	r3, r3, #4
 800149a:	6193      	str	r3, [r2, #24]
 800149c:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014a8:	2304      	movs	r3, #4
 80014aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b0:	2303      	movs	r3, #3
 80014b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 0310 	add.w	r3, r7, #16
 80014b8:	4619      	mov	r1, r3
 80014ba:	480f      	ldr	r0, [pc, #60]	; (80014f8 <HAL_UART_MspInit+0xa0>)
 80014bc:	f000 fea8 	bl	8002210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014c0:	2308      	movs	r3, #8
 80014c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	4619      	mov	r1, r3
 80014d2:	4809      	ldr	r0, [pc, #36]	; (80014f8 <HAL_UART_MspInit+0xa0>)
 80014d4:	f000 fe9c 	bl	8002210 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014d8:	2200      	movs	r2, #0
 80014da:	2100      	movs	r1, #0
 80014dc:	2026      	movs	r0, #38	; 0x26
 80014de:	f000 fdae 	bl	800203e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014e2:	2026      	movs	r0, #38	; 0x26
 80014e4:	f000 fdc7 	bl	8002076 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014e8:	bf00      	nop
 80014ea:	3720      	adds	r7, #32
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40004400 	.word	0x40004400
 80014f4:	40021000 	.word	0x40021000
 80014f8:	40010800 	.word	0x40010800

080014fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001500:	e7fe      	b.n	8001500 <NMI_Handler+0x4>

08001502 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001506:	e7fe      	b.n	8001506 <HardFault_Handler+0x4>

08001508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800150c:	e7fe      	b.n	800150c <MemManage_Handler+0x4>

0800150e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001512:	e7fe      	b.n	8001512 <BusFault_Handler+0x4>

08001514 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001518:	e7fe      	b.n	8001518 <UsageFault_Handler+0x4>

0800151a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr

08001526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr

08001532 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001542:	f000 f93f 	bl	80017c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001550:	4802      	ldr	r0, [pc, #8]	; (800155c <USART2_IRQHandler+0x10>)
 8001552:	f001 fe03 	bl	800315c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000270 	.word	0x20000270

08001560 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
	return 1;
 8001564:	2301      	movs	r3, #1
}
 8001566:	4618      	mov	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr

0800156e <_kill>:

int _kill(int pid, int sig)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001578:	f002 fb5a 	bl	8003c30 <__errno>
 800157c:	4603      	mov	r3, r0
 800157e:	2216      	movs	r2, #22
 8001580:	601a      	str	r2, [r3, #0]
	return -1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <_exit>:

void _exit (int status)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001596:	f04f 31ff 	mov.w	r1, #4294967295
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ffe7 	bl	800156e <_kill>
	while (1) {}		/* Make sure we hang here */
 80015a0:	e7fe      	b.n	80015a0 <_exit+0x12>

080015a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	60f8      	str	r0, [r7, #12]
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e00a      	b.n	80015ca <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015b4:	f3af 8000 	nop.w
 80015b8:	4601      	mov	r1, r0
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	60ba      	str	r2, [r7, #8]
 80015c0:	b2ca      	uxtb	r2, r1
 80015c2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	3301      	adds	r3, #1
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	dbf0      	blt.n	80015b4 <_read+0x12>
	}

return len;
 80015d2:	687b      	ldr	r3, [r7, #4]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	e009      	b.n	8001602 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	60ba      	str	r2, [r7, #8]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	3301      	adds	r3, #1
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	429a      	cmp	r2, r3
 8001608:	dbf1      	blt.n	80015ee <_write+0x12>
	}
	return len;
 800160a:	687b      	ldr	r3, [r7, #4]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <_close>:

int _close(int file)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	return -1;
 800161c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001620:	4618      	mov	r0, r3
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800163a:	605a      	str	r2, [r3, #4]
	return 0;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <_isatty>:

int _isatty(int file)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	return 1;
 8001650:	2301      	movs	r3, #1
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
	return 0;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800167c:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <_sbrk+0x5c>)
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <_sbrk+0x60>)
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <_sbrk+0x64>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d102      	bne.n	8001696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <_sbrk+0x64>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <_sbrk+0x68>)
 8001694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <_sbrk+0x64>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d207      	bcs.n	80016b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a4:	f002 fac4 	bl	8003c30 <__errno>
 80016a8:	4603      	mov	r3, r0
 80016aa:	220c      	movs	r2, #12
 80016ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	e009      	b.n	80016c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ba:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <_sbrk+0x64>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <_sbrk+0x64>)
 80016c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20002800 	.word	0x20002800
 80016d4:	00000400 	.word	0x00000400
 80016d8:	2000020c 	.word	0x2000020c
 80016dc:	200002f0 	.word	0x200002f0

080016e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016ec:	f7ff fff8 	bl	80016e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016f0:	480b      	ldr	r0, [pc, #44]	; (8001720 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016f2:	490c      	ldr	r1, [pc, #48]	; (8001724 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016f4:	4a0c      	ldr	r2, [pc, #48]	; (8001728 <LoopFillZerobss+0x16>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f8:	e002      	b.n	8001700 <LoopCopyDataInit>

080016fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fe:	3304      	adds	r3, #4

08001700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001704:	d3f9      	bcc.n	80016fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001706:	4a09      	ldr	r2, [pc, #36]	; (800172c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001708:	4c09      	ldr	r4, [pc, #36]	; (8001730 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800170c:	e001      	b.n	8001712 <LoopFillZerobss>

0800170e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001710:	3204      	adds	r2, #4

08001712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001714:	d3fb      	bcc.n	800170e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001716:	f002 fa91 	bl	8003c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800171a:	f7ff fc1d 	bl	8000f58 <main>
  bx lr
 800171e:	4770      	bx	lr
  ldr r0, =_sdata
 8001720:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001724:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001728:	08006e1c 	.word	0x08006e1c
  ldr r2, =_sbss
 800172c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001730:	200002ec 	.word	0x200002ec

08001734 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001734:	e7fe      	b.n	8001734 <ADC1_2_IRQHandler>
	...

08001738 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_Init+0x28>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a07      	ldr	r2, [pc, #28]	; (8001760 <HAL_Init+0x28>)
 8001742:	f043 0310 	orr.w	r3, r3, #16
 8001746:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001748:	2003      	movs	r0, #3
 800174a:	f000 fc6d 	bl	8002028 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800174e:	200f      	movs	r0, #15
 8001750:	f000 f808 	bl	8001764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001754:	f7ff fe12 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40022000 	.word	0x40022000

08001764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800176c:	4b12      	ldr	r3, [pc, #72]	; (80017b8 <HAL_InitTick+0x54>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <HAL_InitTick+0x58>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800177a:	fbb3 f3f1 	udiv	r3, r3, r1
 800177e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f000 fc85 	bl	8002092 <HAL_SYSTICK_Config>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e00e      	b.n	80017b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b0f      	cmp	r3, #15
 8001796:	d80a      	bhi.n	80017ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001798:	2200      	movs	r2, #0
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	f000 fc4d 	bl	800203e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a4:	4a06      	ldr	r2, [pc, #24]	; (80017c0 <HAL_InitTick+0x5c>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e000      	b.n	80017b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000004 	.word	0x20000004
 80017bc:	2000000c 	.word	0x2000000c
 80017c0:	20000008 	.word	0x20000008

080017c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c8:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <HAL_IncTick+0x1c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <HAL_IncTick+0x20>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a03      	ldr	r2, [pc, #12]	; (80017e4 <HAL_IncTick+0x20>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	2000000c 	.word	0x2000000c
 80017e4:	200002d8 	.word	0x200002d8

080017e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return uwTick;
 80017ec:	4b02      	ldr	r3, [pc, #8]	; (80017f8 <HAL_GetTick+0x10>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	200002d8 	.word	0x200002d8

080017fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff fff0 	bl	80017e8 <HAL_GetTick>
 8001808:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001814:	d005      	beq.n	8001822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001816:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <HAL_Delay+0x44>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4413      	add	r3, r2
 8001820:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001822:	bf00      	nop
 8001824:	f7ff ffe0 	bl	80017e8 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	429a      	cmp	r2, r3
 8001832:	d8f7      	bhi.n	8001824 <HAL_Delay+0x28>
  {
  }
}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000000c 	.word	0x2000000c

08001844 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e0be      	b.n	80019e4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	2b00      	cmp	r3, #0
 8001872:	d109      	bne.n	8001888 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff fdac 	bl	80013e0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 fabf 	bl	8001e0c <ADC_ConversionStop_Disable>
 800188e:	4603      	mov	r3, r0
 8001890:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001896:	f003 0310 	and.w	r3, r3, #16
 800189a:	2b00      	cmp	r3, #0
 800189c:	f040 8099 	bne.w	80019d2 <HAL_ADC_Init+0x18e>
 80018a0:	7dfb      	ldrb	r3, [r7, #23]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	f040 8095 	bne.w	80019d2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018b0:	f023 0302 	bic.w	r3, r3, #2
 80018b4:	f043 0202 	orr.w	r2, r3, #2
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018c4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	7b1b      	ldrb	r3, [r3, #12]
 80018ca:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018cc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018dc:	d003      	beq.n	80018e6 <HAL_ADC_Init+0xa2>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d102      	bne.n	80018ec <HAL_ADC_Init+0xa8>
 80018e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018ea:	e000      	b.n	80018ee <HAL_ADC_Init+0xaa>
 80018ec:	2300      	movs	r3, #0
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	7d1b      	ldrb	r3, [r3, #20]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d119      	bne.n	8001930 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	7b1b      	ldrb	r3, [r3, #12]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d109      	bne.n	8001918 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	3b01      	subs	r3, #1
 800190a:	035a      	lsls	r2, r3, #13
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	4313      	orrs	r3, r2
 8001910:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	e00b      	b.n	8001930 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191c:	f043 0220 	orr.w	r2, r3, #32
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001928:	f043 0201 	orr.w	r2, r3, #1
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	430a      	orrs	r2, r1
 8001942:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689a      	ldr	r2, [r3, #8]
 800194a:	4b28      	ldr	r3, [pc, #160]	; (80019ec <HAL_ADC_Init+0x1a8>)
 800194c:	4013      	ands	r3, r2
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	6812      	ldr	r2, [r2, #0]
 8001952:	68b9      	ldr	r1, [r7, #8]
 8001954:	430b      	orrs	r3, r1
 8001956:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001960:	d003      	beq.n	800196a <HAL_ADC_Init+0x126>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d104      	bne.n	8001974 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	3b01      	subs	r3, #1
 8001970:	051b      	lsls	r3, r3, #20
 8001972:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	430a      	orrs	r2, r1
 8001986:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_ADC_Init+0x1ac>)
 8001990:	4013      	ands	r3, r2
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	429a      	cmp	r2, r3
 8001996:	d10b      	bne.n	80019b0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a2:	f023 0303 	bic.w	r3, r3, #3
 80019a6:	f043 0201 	orr.w	r2, r3, #1
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019ae:	e018      	b.n	80019e2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b4:	f023 0312 	bic.w	r3, r3, #18
 80019b8:	f043 0210 	orr.w	r2, r3, #16
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c4:	f043 0201 	orr.w	r2, r3, #1
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019d0:	e007      	b.n	80019e2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d6:	f043 0210 	orr.w	r2, r3, #16
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	ffe1f7fd 	.word	0xffe1f7fd
 80019f0:	ff1f0efe 	.word	0xff1f0efe

080019f4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d101      	bne.n	8001a0e <HAL_ADC_Start+0x1a>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e098      	b.n	8001b40 <HAL_ADC_Start+0x14c>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 f99e 	bl	8001d58 <ADC_Enable>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f040 8087 	bne.w	8001b36 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a30:	f023 0301 	bic.w	r3, r3, #1
 8001a34:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a41      	ldr	r2, [pc, #260]	; (8001b48 <HAL_ADC_Start+0x154>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d105      	bne.n	8001a52 <HAL_ADC_Start+0x5e>
 8001a46:	4b41      	ldr	r3, [pc, #260]	; (8001b4c <HAL_ADC_Start+0x158>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d115      	bne.n	8001a7e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a56:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d026      	beq.n	8001aba <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a70:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a74:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a7c:	e01d      	b.n	8001aba <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a82:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a2f      	ldr	r2, [pc, #188]	; (8001b4c <HAL_ADC_Start+0x158>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d004      	beq.n	8001a9e <HAL_ADC_Start+0xaa>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a2b      	ldr	r2, [pc, #172]	; (8001b48 <HAL_ADC_Start+0x154>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d10d      	bne.n	8001aba <HAL_ADC_Start+0xc6>
 8001a9e:	4b2b      	ldr	r3, [pc, #172]	; (8001b4c <HAL_ADC_Start+0x158>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d007      	beq.n	8001aba <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ab2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d006      	beq.n	8001ad4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aca:	f023 0206 	bic.w	r2, r3, #6
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ad2:	e002      	b.n	8001ada <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f06f 0202 	mvn.w	r2, #2
 8001aea:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001af6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001afa:	d113      	bne.n	8001b24 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001b00:	4a11      	ldr	r2, [pc, #68]	; (8001b48 <HAL_ADC_Start+0x154>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d105      	bne.n	8001b12 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001b06:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_ADC_Start+0x158>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d108      	bne.n	8001b24 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689a      	ldr	r2, [r3, #8]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	e00c      	b.n	8001b3e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	e003      	b.n	8001b3e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40012800 	.word	0x40012800
 8001b4c:	40012400 	.word	0x40012400

08001b50 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b72:	2300      	movs	r3, #0
 8001b74:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d101      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x20>
 8001b84:	2302      	movs	r3, #2
 8001b86:	e0dc      	b.n	8001d42 <HAL_ADC_ConfigChannel+0x1da>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b06      	cmp	r3, #6
 8001b96:	d81c      	bhi.n	8001bd2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	3b05      	subs	r3, #5
 8001baa:	221f      	movs	r2, #31
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	4019      	ands	r1, r3
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	6818      	ldr	r0, [r3, #0]
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685a      	ldr	r2, [r3, #4]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	3b05      	subs	r3, #5
 8001bc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	635a      	str	r2, [r3, #52]	; 0x34
 8001bd0:	e03c      	b.n	8001c4c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	2b0c      	cmp	r3, #12
 8001bd8:	d81c      	bhi.n	8001c14 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	3b23      	subs	r3, #35	; 0x23
 8001bec:	221f      	movs	r2, #31
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	4019      	ands	r1, r3
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	6818      	ldr	r0, [r3, #0]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685a      	ldr	r2, [r3, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	3b23      	subs	r3, #35	; 0x23
 8001c06:	fa00 f203 	lsl.w	r2, r0, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	631a      	str	r2, [r3, #48]	; 0x30
 8001c12:	e01b      	b.n	8001c4c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4413      	add	r3, r2
 8001c24:	3b41      	subs	r3, #65	; 0x41
 8001c26:	221f      	movs	r2, #31
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	4019      	ands	r1, r3
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	6818      	ldr	r0, [r3, #0]
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3b41      	subs	r3, #65	; 0x41
 8001c40:	fa00 f203 	lsl.w	r2, r0, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b09      	cmp	r3, #9
 8001c52:	d91c      	bls.n	8001c8e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68d9      	ldr	r1, [r3, #12]
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	3b1e      	subs	r3, #30
 8001c66:	2207      	movs	r2, #7
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	4019      	ands	r1, r3
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	6898      	ldr	r0, [r3, #8]
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	3b1e      	subs	r3, #30
 8001c80:	fa00 f203 	lsl.w	r2, r0, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	60da      	str	r2, [r3, #12]
 8001c8c:	e019      	b.n	8001cc2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6919      	ldr	r1, [r3, #16]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	4019      	ands	r1, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	6898      	ldr	r0, [r3, #8]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	4413      	add	r3, r2
 8001cb6:	fa00 f203 	lsl.w	r2, r0, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2b10      	cmp	r3, #16
 8001cc8:	d003      	beq.n	8001cd2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001cce:	2b11      	cmp	r3, #17
 8001cd0:	d132      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a1d      	ldr	r2, [pc, #116]	; (8001d4c <HAL_ADC_ConfigChannel+0x1e4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d125      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d126      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001cf8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b10      	cmp	r3, #16
 8001d00:	d11a      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <HAL_ADC_ConfigChannel+0x1e8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a13      	ldr	r2, [pc, #76]	; (8001d54 <HAL_ADC_ConfigChannel+0x1ec>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	0c9a      	lsrs	r2, r3, #18
 8001d0e:	4613      	mov	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d18:	e002      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f9      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x1b2>
 8001d26:	e007      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2c:	f043 0220 	orr.w	r2, r3, #32
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	40012400 	.word	0x40012400
 8001d50:	20000004 	.word	0x20000004
 8001d54:	431bde83 	.word	0x431bde83

08001d58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d040      	beq.n	8001df8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f042 0201 	orr.w	r2, r2, #1
 8001d84:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d86:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <ADC_Enable+0xac>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1f      	ldr	r2, [pc, #124]	; (8001e08 <ADC_Enable+0xb0>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	0c9b      	lsrs	r3, r3, #18
 8001d92:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d94:	e002      	b.n	8001d9c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f9      	bne.n	8001d96 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001da2:	f7ff fd21 	bl	80017e8 <HAL_GetTick>
 8001da6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001da8:	e01f      	b.n	8001dea <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001daa:	f7ff fd1d 	bl	80017e8 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d918      	bls.n	8001dea <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d011      	beq.n	8001dea <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	f043 0210 	orr.w	r2, r3, #16
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd6:	f043 0201 	orr.w	r2, r3, #1
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e007      	b.n	8001dfa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d1d8      	bne.n	8001daa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000004 	.word	0x20000004
 8001e08:	431bde83 	.word	0x431bde83

08001e0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d12e      	bne.n	8001e84 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0201 	bic.w	r2, r2, #1
 8001e34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e36:	f7ff fcd7 	bl	80017e8 <HAL_GetTick>
 8001e3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e3c:	e01b      	b.n	8001e76 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e3e:	f7ff fcd3 	bl	80017e8 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d914      	bls.n	8001e76 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d10d      	bne.n	8001e76 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5e:	f043 0210 	orr.w	r2, r3, #16
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	f043 0201 	orr.w	r2, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e007      	b.n	8001e86 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d0dc      	beq.n	8001e3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001eac:	4013      	ands	r3, r2
 8001eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ec2:	4a04      	ldr	r2, [pc, #16]	; (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	60d3      	str	r3, [r2, #12]
}
 8001ec8:	bf00      	nop
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	f003 0307 	and.w	r3, r3, #7
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	db0b      	blt.n	8001f1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	f003 021f 	and.w	r2, r3, #31
 8001f0c:	4906      	ldr	r1, [pc, #24]	; (8001f28 <__NVIC_EnableIRQ+0x34>)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	095b      	lsrs	r3, r3, #5
 8001f14:	2001      	movs	r0, #1
 8001f16:	fa00 f202 	lsl.w	r2, r0, r2
 8001f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	e000e100 	.word	0xe000e100

08001f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	6039      	str	r1, [r7, #0]
 8001f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	db0a      	blt.n	8001f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	490c      	ldr	r1, [pc, #48]	; (8001f78 <__NVIC_SetPriority+0x4c>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	0112      	lsls	r2, r2, #4
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	440b      	add	r3, r1
 8001f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f54:	e00a      	b.n	8001f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	4908      	ldr	r1, [pc, #32]	; (8001f7c <__NVIC_SetPriority+0x50>)
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	3b04      	subs	r3, #4
 8001f64:	0112      	lsls	r2, r2, #4
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	440b      	add	r3, r1
 8001f6a:	761a      	strb	r2, [r3, #24]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	e000e100 	.word	0xe000e100
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b089      	sub	sp, #36	; 0x24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f1c3 0307 	rsb	r3, r3, #7
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	bf28      	it	cs
 8001f9e:	2304      	movcs	r3, #4
 8001fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	2b06      	cmp	r3, #6
 8001fa8:	d902      	bls.n	8001fb0 <NVIC_EncodePriority+0x30>
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3b03      	subs	r3, #3
 8001fae:	e000      	b.n	8001fb2 <NVIC_EncodePriority+0x32>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43da      	mvns	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd2:	43d9      	mvns	r1, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd8:	4313      	orrs	r3, r2
         );
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3724      	adds	r7, #36	; 0x24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ff4:	d301      	bcc.n	8001ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e00f      	b.n	800201a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <SysTick_Config+0x40>)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002002:	210f      	movs	r1, #15
 8002004:	f04f 30ff 	mov.w	r0, #4294967295
 8002008:	f7ff ff90 	bl	8001f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800200c:	4b05      	ldr	r3, [pc, #20]	; (8002024 <SysTick_Config+0x40>)
 800200e:	2200      	movs	r2, #0
 8002010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002012:	4b04      	ldr	r3, [pc, #16]	; (8002024 <SysTick_Config+0x40>)
 8002014:	2207      	movs	r2, #7
 8002016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	e000e010 	.word	0xe000e010

08002028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ff2d 	bl	8001e90 <__NVIC_SetPriorityGrouping>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800203e:	b580      	push	{r7, lr}
 8002040:	b086      	sub	sp, #24
 8002042:	af00      	add	r7, sp, #0
 8002044:	4603      	mov	r3, r0
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
 800204a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002050:	f7ff ff42 	bl	8001ed8 <__NVIC_GetPriorityGrouping>
 8002054:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	6978      	ldr	r0, [r7, #20]
 800205c:	f7ff ff90 	bl	8001f80 <NVIC_EncodePriority>
 8002060:	4602      	mov	r2, r0
 8002062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff5f 	bl	8001f2c <__NVIC_SetPriority>
}
 800206e:	bf00      	nop
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	4603      	mov	r3, r0
 800207e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff ff35 	bl	8001ef4 <__NVIC_EnableIRQ>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ffa2 	bl	8001fe4 <SysTick_Config>
 80020a0:	4603      	mov	r3, r0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b085      	sub	sp, #20
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d008      	beq.n	80020d4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2204      	movs	r2, #4
 80020c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e020      	b.n	8002116 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f022 020e 	bic.w	r2, r2, #14
 80020e2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0201 	bic.w	r2, r2, #1
 80020f2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020fc:	2101      	movs	r1, #1
 80020fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002102:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002114:	7bfb      	ldrb	r3, [r7, #15]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d005      	beq.n	8002144 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2204      	movs	r2, #4
 800213c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	73fb      	strb	r3, [r7, #15]
 8002142:	e051      	b.n	80021e8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 020e 	bic.w	r2, r2, #14
 8002152:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f022 0201 	bic.w	r2, r2, #1
 8002162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a22      	ldr	r2, [pc, #136]	; (80021f4 <HAL_DMA_Abort_IT+0xd4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d029      	beq.n	80021c2 <HAL_DMA_Abort_IT+0xa2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a21      	ldr	r2, [pc, #132]	; (80021f8 <HAL_DMA_Abort_IT+0xd8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d022      	beq.n	80021be <HAL_DMA_Abort_IT+0x9e>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a1f      	ldr	r2, [pc, #124]	; (80021fc <HAL_DMA_Abort_IT+0xdc>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d01a      	beq.n	80021b8 <HAL_DMA_Abort_IT+0x98>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a1e      	ldr	r2, [pc, #120]	; (8002200 <HAL_DMA_Abort_IT+0xe0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d012      	beq.n	80021b2 <HAL_DMA_Abort_IT+0x92>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a1c      	ldr	r2, [pc, #112]	; (8002204 <HAL_DMA_Abort_IT+0xe4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00a      	beq.n	80021ac <HAL_DMA_Abort_IT+0x8c>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a1b      	ldr	r2, [pc, #108]	; (8002208 <HAL_DMA_Abort_IT+0xe8>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d102      	bne.n	80021a6 <HAL_DMA_Abort_IT+0x86>
 80021a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80021a4:	e00e      	b.n	80021c4 <HAL_DMA_Abort_IT+0xa4>
 80021a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021aa:	e00b      	b.n	80021c4 <HAL_DMA_Abort_IT+0xa4>
 80021ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021b0:	e008      	b.n	80021c4 <HAL_DMA_Abort_IT+0xa4>
 80021b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021b6:	e005      	b.n	80021c4 <HAL_DMA_Abort_IT+0xa4>
 80021b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021bc:	e002      	b.n	80021c4 <HAL_DMA_Abort_IT+0xa4>
 80021be:	2310      	movs	r3, #16
 80021c0:	e000      	b.n	80021c4 <HAL_DMA_Abort_IT+0xa4>
 80021c2:	2301      	movs	r3, #1
 80021c4:	4a11      	ldr	r2, [pc, #68]	; (800220c <HAL_DMA_Abort_IT+0xec>)
 80021c6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	4798      	blx	r3
    } 
  }
  return status;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40020008 	.word	0x40020008
 80021f8:	4002001c 	.word	0x4002001c
 80021fc:	40020030 	.word	0x40020030
 8002200:	40020044 	.word	0x40020044
 8002204:	40020058 	.word	0x40020058
 8002208:	4002006c 	.word	0x4002006c
 800220c:	40020000 	.word	0x40020000

08002210 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002210:	b480      	push	{r7}
 8002212:	b08b      	sub	sp, #44	; 0x2c
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800221a:	2300      	movs	r3, #0
 800221c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800221e:	2300      	movs	r3, #0
 8002220:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002222:	e148      	b.n	80024b6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002224:	2201      	movs	r2, #1
 8002226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	4013      	ands	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	429a      	cmp	r2, r3
 800223e:	f040 8137 	bne.w	80024b0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	4aa3      	ldr	r2, [pc, #652]	; (80024d4 <HAL_GPIO_Init+0x2c4>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d05e      	beq.n	800230a <HAL_GPIO_Init+0xfa>
 800224c:	4aa1      	ldr	r2, [pc, #644]	; (80024d4 <HAL_GPIO_Init+0x2c4>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d875      	bhi.n	800233e <HAL_GPIO_Init+0x12e>
 8002252:	4aa1      	ldr	r2, [pc, #644]	; (80024d8 <HAL_GPIO_Init+0x2c8>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d058      	beq.n	800230a <HAL_GPIO_Init+0xfa>
 8002258:	4a9f      	ldr	r2, [pc, #636]	; (80024d8 <HAL_GPIO_Init+0x2c8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d86f      	bhi.n	800233e <HAL_GPIO_Init+0x12e>
 800225e:	4a9f      	ldr	r2, [pc, #636]	; (80024dc <HAL_GPIO_Init+0x2cc>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d052      	beq.n	800230a <HAL_GPIO_Init+0xfa>
 8002264:	4a9d      	ldr	r2, [pc, #628]	; (80024dc <HAL_GPIO_Init+0x2cc>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d869      	bhi.n	800233e <HAL_GPIO_Init+0x12e>
 800226a:	4a9d      	ldr	r2, [pc, #628]	; (80024e0 <HAL_GPIO_Init+0x2d0>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d04c      	beq.n	800230a <HAL_GPIO_Init+0xfa>
 8002270:	4a9b      	ldr	r2, [pc, #620]	; (80024e0 <HAL_GPIO_Init+0x2d0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d863      	bhi.n	800233e <HAL_GPIO_Init+0x12e>
 8002276:	4a9b      	ldr	r2, [pc, #620]	; (80024e4 <HAL_GPIO_Init+0x2d4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d046      	beq.n	800230a <HAL_GPIO_Init+0xfa>
 800227c:	4a99      	ldr	r2, [pc, #612]	; (80024e4 <HAL_GPIO_Init+0x2d4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d85d      	bhi.n	800233e <HAL_GPIO_Init+0x12e>
 8002282:	2b12      	cmp	r3, #18
 8002284:	d82a      	bhi.n	80022dc <HAL_GPIO_Init+0xcc>
 8002286:	2b12      	cmp	r3, #18
 8002288:	d859      	bhi.n	800233e <HAL_GPIO_Init+0x12e>
 800228a:	a201      	add	r2, pc, #4	; (adr r2, 8002290 <HAL_GPIO_Init+0x80>)
 800228c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002290:	0800230b 	.word	0x0800230b
 8002294:	080022e5 	.word	0x080022e5
 8002298:	080022f7 	.word	0x080022f7
 800229c:	08002339 	.word	0x08002339
 80022a0:	0800233f 	.word	0x0800233f
 80022a4:	0800233f 	.word	0x0800233f
 80022a8:	0800233f 	.word	0x0800233f
 80022ac:	0800233f 	.word	0x0800233f
 80022b0:	0800233f 	.word	0x0800233f
 80022b4:	0800233f 	.word	0x0800233f
 80022b8:	0800233f 	.word	0x0800233f
 80022bc:	0800233f 	.word	0x0800233f
 80022c0:	0800233f 	.word	0x0800233f
 80022c4:	0800233f 	.word	0x0800233f
 80022c8:	0800233f 	.word	0x0800233f
 80022cc:	0800233f 	.word	0x0800233f
 80022d0:	0800233f 	.word	0x0800233f
 80022d4:	080022ed 	.word	0x080022ed
 80022d8:	08002301 	.word	0x08002301
 80022dc:	4a82      	ldr	r2, [pc, #520]	; (80024e8 <HAL_GPIO_Init+0x2d8>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d013      	beq.n	800230a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022e2:	e02c      	b.n	800233e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	623b      	str	r3, [r7, #32]
          break;
 80022ea:	e029      	b.n	8002340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	3304      	adds	r3, #4
 80022f2:	623b      	str	r3, [r7, #32]
          break;
 80022f4:	e024      	b.n	8002340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	3308      	adds	r3, #8
 80022fc:	623b      	str	r3, [r7, #32]
          break;
 80022fe:	e01f      	b.n	8002340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	330c      	adds	r3, #12
 8002306:	623b      	str	r3, [r7, #32]
          break;
 8002308:	e01a      	b.n	8002340 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d102      	bne.n	8002318 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002312:	2304      	movs	r3, #4
 8002314:	623b      	str	r3, [r7, #32]
          break;
 8002316:	e013      	b.n	8002340 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	2b01      	cmp	r3, #1
 800231e:	d105      	bne.n	800232c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002320:	2308      	movs	r3, #8
 8002322:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69fa      	ldr	r2, [r7, #28]
 8002328:	611a      	str	r2, [r3, #16]
          break;
 800232a:	e009      	b.n	8002340 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800232c:	2308      	movs	r3, #8
 800232e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	69fa      	ldr	r2, [r7, #28]
 8002334:	615a      	str	r2, [r3, #20]
          break;
 8002336:	e003      	b.n	8002340 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002338:	2300      	movs	r3, #0
 800233a:	623b      	str	r3, [r7, #32]
          break;
 800233c:	e000      	b.n	8002340 <HAL_GPIO_Init+0x130>
          break;
 800233e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	2bff      	cmp	r3, #255	; 0xff
 8002344:	d801      	bhi.n	800234a <HAL_GPIO_Init+0x13a>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	e001      	b.n	800234e <HAL_GPIO_Init+0x13e>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3304      	adds	r3, #4
 800234e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	2bff      	cmp	r3, #255	; 0xff
 8002354:	d802      	bhi.n	800235c <HAL_GPIO_Init+0x14c>
 8002356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	e002      	b.n	8002362 <HAL_GPIO_Init+0x152>
 800235c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235e:	3b08      	subs	r3, #8
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	210f      	movs	r1, #15
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	fa01 f303 	lsl.w	r3, r1, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	401a      	ands	r2, r3
 8002374:	6a39      	ldr	r1, [r7, #32]
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	fa01 f303 	lsl.w	r3, r1, r3
 800237c:	431a      	orrs	r2, r3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 8090 	beq.w	80024b0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002390:	4b56      	ldr	r3, [pc, #344]	; (80024ec <HAL_GPIO_Init+0x2dc>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	4a55      	ldr	r2, [pc, #340]	; (80024ec <HAL_GPIO_Init+0x2dc>)
 8002396:	f043 0301 	orr.w	r3, r3, #1
 800239a:	6193      	str	r3, [r2, #24]
 800239c:	4b53      	ldr	r3, [pc, #332]	; (80024ec <HAL_GPIO_Init+0x2dc>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023a8:	4a51      	ldr	r2, [pc, #324]	; (80024f0 <HAL_GPIO_Init+0x2e0>)
 80023aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ac:	089b      	lsrs	r3, r3, #2
 80023ae:	3302      	adds	r3, #2
 80023b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	220f      	movs	r2, #15
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43db      	mvns	r3, r3
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4013      	ands	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a49      	ldr	r2, [pc, #292]	; (80024f4 <HAL_GPIO_Init+0x2e4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d00d      	beq.n	80023f0 <HAL_GPIO_Init+0x1e0>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a48      	ldr	r2, [pc, #288]	; (80024f8 <HAL_GPIO_Init+0x2e8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d007      	beq.n	80023ec <HAL_GPIO_Init+0x1dc>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a47      	ldr	r2, [pc, #284]	; (80024fc <HAL_GPIO_Init+0x2ec>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d101      	bne.n	80023e8 <HAL_GPIO_Init+0x1d8>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e004      	b.n	80023f2 <HAL_GPIO_Init+0x1e2>
 80023e8:	2303      	movs	r3, #3
 80023ea:	e002      	b.n	80023f2 <HAL_GPIO_Init+0x1e2>
 80023ec:	2301      	movs	r3, #1
 80023ee:	e000      	b.n	80023f2 <HAL_GPIO_Init+0x1e2>
 80023f0:	2300      	movs	r3, #0
 80023f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023f4:	f002 0203 	and.w	r2, r2, #3
 80023f8:	0092      	lsls	r2, r2, #2
 80023fa:	4093      	lsls	r3, r2
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002402:	493b      	ldr	r1, [pc, #236]	; (80024f0 <HAL_GPIO_Init+0x2e0>)
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	089b      	lsrs	r3, r3, #2
 8002408:	3302      	adds	r3, #2
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d006      	beq.n	800242a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800241c:	4b38      	ldr	r3, [pc, #224]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	4937      	ldr	r1, [pc, #220]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	608b      	str	r3, [r1, #8]
 8002428:	e006      	b.n	8002438 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800242a:	4b35      	ldr	r3, [pc, #212]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	43db      	mvns	r3, r3
 8002432:	4933      	ldr	r1, [pc, #204]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002434:	4013      	ands	r3, r2
 8002436:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d006      	beq.n	8002452 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002444:	4b2e      	ldr	r3, [pc, #184]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002446:	68da      	ldr	r2, [r3, #12]
 8002448:	492d      	ldr	r1, [pc, #180]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	60cb      	str	r3, [r1, #12]
 8002450:	e006      	b.n	8002460 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002452:	4b2b      	ldr	r3, [pc, #172]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	43db      	mvns	r3, r3
 800245a:	4929      	ldr	r1, [pc, #164]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800245c:	4013      	ands	r3, r2
 800245e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d006      	beq.n	800247a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800246c:	4b24      	ldr	r3, [pc, #144]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	4923      	ldr	r1, [pc, #140]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	4313      	orrs	r3, r2
 8002476:	604b      	str	r3, [r1, #4]
 8002478:	e006      	b.n	8002488 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800247a:	4b21      	ldr	r3, [pc, #132]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	43db      	mvns	r3, r3
 8002482:	491f      	ldr	r1, [pc, #124]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002484:	4013      	ands	r3, r2
 8002486:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d006      	beq.n	80024a2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002494:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4919      	ldr	r1, [pc, #100]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	4313      	orrs	r3, r2
 800249e:	600b      	str	r3, [r1, #0]
 80024a0:	e006      	b.n	80024b0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024a2:	4b17      	ldr	r3, [pc, #92]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	43db      	mvns	r3, r3
 80024aa:	4915      	ldr	r1, [pc, #84]	; (8002500 <HAL_GPIO_Init+0x2f0>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	3301      	adds	r3, #1
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f47f aeaf 	bne.w	8002224 <HAL_GPIO_Init+0x14>
  }
}
 80024c6:	bf00      	nop
 80024c8:	bf00      	nop
 80024ca:	372c      	adds	r7, #44	; 0x2c
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	10320000 	.word	0x10320000
 80024d8:	10310000 	.word	0x10310000
 80024dc:	10220000 	.word	0x10220000
 80024e0:	10210000 	.word	0x10210000
 80024e4:	10120000 	.word	0x10120000
 80024e8:	10110000 	.word	0x10110000
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40010000 	.word	0x40010000
 80024f4:	40010800 	.word	0x40010800
 80024f8:	40010c00 	.word	0x40010c00
 80024fc:	40011000 	.word	0x40011000
 8002500:	40010400 	.word	0x40010400

08002504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	807b      	strh	r3, [r7, #2]
 8002510:	4613      	mov	r3, r2
 8002512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002514:	787b      	ldrb	r3, [r7, #1]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800251a:	887a      	ldrh	r2, [r7, #2]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002520:	e003      	b.n	800252a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	041a      	lsls	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	611a      	str	r2, [r3, #16]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002546:	887a      	ldrh	r2, [r7, #2]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4013      	ands	r3, r2
 800254c:	041a      	lsls	r2, r3, #16
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	43d9      	mvns	r1, r3
 8002552:	887b      	ldrh	r3, [r7, #2]
 8002554:	400b      	ands	r3, r1
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	611a      	str	r2, [r3, #16]
}
 800255c:	bf00      	nop
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr
	...

08002568 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e26c      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 8087 	beq.w	8002696 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002588:	4b92      	ldr	r3, [pc, #584]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f003 030c 	and.w	r3, r3, #12
 8002590:	2b04      	cmp	r3, #4
 8002592:	d00c      	beq.n	80025ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002594:	4b8f      	ldr	r3, [pc, #572]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 030c 	and.w	r3, r3, #12
 800259c:	2b08      	cmp	r3, #8
 800259e:	d112      	bne.n	80025c6 <HAL_RCC_OscConfig+0x5e>
 80025a0:	4b8c      	ldr	r3, [pc, #560]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ac:	d10b      	bne.n	80025c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ae:	4b89      	ldr	r3, [pc, #548]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d06c      	beq.n	8002694 <HAL_RCC_OscConfig+0x12c>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d168      	bne.n	8002694 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e246      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ce:	d106      	bne.n	80025de <HAL_RCC_OscConfig+0x76>
 80025d0:	4b80      	ldr	r3, [pc, #512]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a7f      	ldr	r2, [pc, #508]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	e02e      	b.n	800263c <HAL_RCC_OscConfig+0xd4>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10c      	bne.n	8002600 <HAL_RCC_OscConfig+0x98>
 80025e6:	4b7b      	ldr	r3, [pc, #492]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a7a      	ldr	r2, [pc, #488]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	4b78      	ldr	r3, [pc, #480]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a77      	ldr	r2, [pc, #476]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80025f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e01d      	b.n	800263c <HAL_RCC_OscConfig+0xd4>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002608:	d10c      	bne.n	8002624 <HAL_RCC_OscConfig+0xbc>
 800260a:	4b72      	ldr	r3, [pc, #456]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a71      	ldr	r2, [pc, #452]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	4b6f      	ldr	r3, [pc, #444]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a6e      	ldr	r2, [pc, #440]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 800261c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	e00b      	b.n	800263c <HAL_RCC_OscConfig+0xd4>
 8002624:	4b6b      	ldr	r3, [pc, #428]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a6a      	ldr	r2, [pc, #424]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 800262a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	4b68      	ldr	r3, [pc, #416]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a67      	ldr	r2, [pc, #412]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800263a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d013      	beq.n	800266c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7ff f8d0 	bl	80017e8 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7ff f8cc 	bl	80017e8 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	; 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e1fa      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265e:	4b5d      	ldr	r3, [pc, #372]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0xe4>
 800266a:	e014      	b.n	8002696 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266c:	f7ff f8bc 	bl	80017e8 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002674:	f7ff f8b8 	bl	80017e8 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b64      	cmp	r3, #100	; 0x64
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e1e6      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002686:	4b53      	ldr	r3, [pc, #332]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0x10c>
 8002692:	e000      	b.n	8002696 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d063      	beq.n	800276a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026a2:	4b4c      	ldr	r3, [pc, #304]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026ae:	4b49      	ldr	r3, [pc, #292]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b08      	cmp	r3, #8
 80026b8:	d11c      	bne.n	80026f4 <HAL_RCC_OscConfig+0x18c>
 80026ba:	4b46      	ldr	r3, [pc, #280]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d116      	bne.n	80026f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026c6:	4b43      	ldr	r3, [pc, #268]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d005      	beq.n	80026de <HAL_RCC_OscConfig+0x176>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d001      	beq.n	80026de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e1ba      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026de:	4b3d      	ldr	r3, [pc, #244]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	4939      	ldr	r1, [pc, #228]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f2:	e03a      	b.n	800276a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d020      	beq.n	800273e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026fc:	4b36      	ldr	r3, [pc, #216]	; (80027d8 <HAL_RCC_OscConfig+0x270>)
 80026fe:	2201      	movs	r2, #1
 8002700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002702:	f7ff f871 	bl	80017e8 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800270a:	f7ff f86d 	bl	80017e8 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e19b      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800271c:	4b2d      	ldr	r3, [pc, #180]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0302 	and.w	r3, r3, #2
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f0      	beq.n	800270a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002728:	4b2a      	ldr	r3, [pc, #168]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4927      	ldr	r1, [pc, #156]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002738:	4313      	orrs	r3, r2
 800273a:	600b      	str	r3, [r1, #0]
 800273c:	e015      	b.n	800276a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800273e:	4b26      	ldr	r3, [pc, #152]	; (80027d8 <HAL_RCC_OscConfig+0x270>)
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002744:	f7ff f850 	bl	80017e8 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800274c:	f7ff f84c 	bl	80017e8 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e17a      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800275e:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1f0      	bne.n	800274c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b00      	cmp	r3, #0
 8002774:	d03a      	beq.n	80027ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d019      	beq.n	80027b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800277e:	4b17      	ldr	r3, [pc, #92]	; (80027dc <HAL_RCC_OscConfig+0x274>)
 8002780:	2201      	movs	r2, #1
 8002782:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002784:	f7ff f830 	bl	80017e8 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800278c:	f7ff f82c 	bl	80017e8 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e15a      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027aa:	2001      	movs	r0, #1
 80027ac:	f000 facc 	bl	8002d48 <RCC_Delay>
 80027b0:	e01c      	b.n	80027ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b2:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <HAL_RCC_OscConfig+0x274>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b8:	f7ff f816 	bl	80017e8 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027be:	e00f      	b.n	80027e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c0:	f7ff f812 	bl	80017e8 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d908      	bls.n	80027e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e140      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	42420000 	.word	0x42420000
 80027dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e0:	4b9e      	ldr	r3, [pc, #632]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80027e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1e9      	bne.n	80027c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 80a6 	beq.w	8002946 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027fa:	2300      	movs	r3, #0
 80027fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027fe:	4b97      	ldr	r3, [pc, #604]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10d      	bne.n	8002826 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	4b94      	ldr	r3, [pc, #592]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	4a93      	ldr	r2, [pc, #588]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002814:	61d3      	str	r3, [r2, #28]
 8002816:	4b91      	ldr	r3, [pc, #580]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281e:	60bb      	str	r3, [r7, #8]
 8002820:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002822:	2301      	movs	r3, #1
 8002824:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002826:	4b8e      	ldr	r3, [pc, #568]	; (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800282e:	2b00      	cmp	r3, #0
 8002830:	d118      	bne.n	8002864 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002832:	4b8b      	ldr	r3, [pc, #556]	; (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a8a      	ldr	r2, [pc, #552]	; (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800283c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800283e:	f7fe ffd3 	bl	80017e8 <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002846:	f7fe ffcf 	bl	80017e8 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b64      	cmp	r3, #100	; 0x64
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e0fd      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002858:	4b81      	ldr	r3, [pc, #516]	; (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0f0      	beq.n	8002846 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d106      	bne.n	800287a <HAL_RCC_OscConfig+0x312>
 800286c:	4b7b      	ldr	r3, [pc, #492]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	4a7a      	ldr	r2, [pc, #488]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6213      	str	r3, [r2, #32]
 8002878:	e02d      	b.n	80028d6 <HAL_RCC_OscConfig+0x36e>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10c      	bne.n	800289c <HAL_RCC_OscConfig+0x334>
 8002882:	4b76      	ldr	r3, [pc, #472]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	4a75      	ldr	r2, [pc, #468]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002888:	f023 0301 	bic.w	r3, r3, #1
 800288c:	6213      	str	r3, [r2, #32]
 800288e:	4b73      	ldr	r3, [pc, #460]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002890:	6a1b      	ldr	r3, [r3, #32]
 8002892:	4a72      	ldr	r2, [pc, #456]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002894:	f023 0304 	bic.w	r3, r3, #4
 8002898:	6213      	str	r3, [r2, #32]
 800289a:	e01c      	b.n	80028d6 <HAL_RCC_OscConfig+0x36e>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	2b05      	cmp	r3, #5
 80028a2:	d10c      	bne.n	80028be <HAL_RCC_OscConfig+0x356>
 80028a4:	4b6d      	ldr	r3, [pc, #436]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	4a6c      	ldr	r2, [pc, #432]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	6213      	str	r3, [r2, #32]
 80028b0:	4b6a      	ldr	r3, [pc, #424]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4a69      	ldr	r2, [pc, #420]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6213      	str	r3, [r2, #32]
 80028bc:	e00b      	b.n	80028d6 <HAL_RCC_OscConfig+0x36e>
 80028be:	4b67      	ldr	r3, [pc, #412]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	4a66      	ldr	r2, [pc, #408]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028c4:	f023 0301 	bic.w	r3, r3, #1
 80028c8:	6213      	str	r3, [r2, #32]
 80028ca:	4b64      	ldr	r3, [pc, #400]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	4a63      	ldr	r2, [pc, #396]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028d0:	f023 0304 	bic.w	r3, r3, #4
 80028d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d015      	beq.n	800290a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028de:	f7fe ff83 	bl	80017e8 <HAL_GetTick>
 80028e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e4:	e00a      	b.n	80028fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e6:	f7fe ff7f 	bl	80017e8 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e0ab      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028fc:	4b57      	ldr	r3, [pc, #348]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0ee      	beq.n	80028e6 <HAL_RCC_OscConfig+0x37e>
 8002908:	e014      	b.n	8002934 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800290a:	f7fe ff6d 	bl	80017e8 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002910:	e00a      	b.n	8002928 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002912:	f7fe ff69 	bl	80017e8 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002920:	4293      	cmp	r3, r2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e095      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002928:	4b4c      	ldr	r3, [pc, #304]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1ee      	bne.n	8002912 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002934:	7dfb      	ldrb	r3, [r7, #23]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d105      	bne.n	8002946 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800293a:	4b48      	ldr	r3, [pc, #288]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	4a47      	ldr	r2, [pc, #284]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002940:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002944:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 8081 	beq.w	8002a52 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002950:	4b42      	ldr	r3, [pc, #264]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 030c 	and.w	r3, r3, #12
 8002958:	2b08      	cmp	r3, #8
 800295a:	d061      	beq.n	8002a20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	2b02      	cmp	r3, #2
 8002962:	d146      	bne.n	80029f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002964:	4b3f      	ldr	r3, [pc, #252]	; (8002a64 <HAL_RCC_OscConfig+0x4fc>)
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296a:	f7fe ff3d 	bl	80017e8 <HAL_GetTick>
 800296e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002970:	e008      	b.n	8002984 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002972:	f7fe ff39 	bl	80017e8 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e067      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002984:	4b35      	ldr	r3, [pc, #212]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1f0      	bne.n	8002972 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002998:	d108      	bne.n	80029ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800299a:	4b30      	ldr	r3, [pc, #192]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	492d      	ldr	r1, [pc, #180]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029ac:	4b2b      	ldr	r3, [pc, #172]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a19      	ldr	r1, [r3, #32]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	430b      	orrs	r3, r1
 80029be:	4927      	ldr	r1, [pc, #156]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029c4:	4b27      	ldr	r3, [pc, #156]	; (8002a64 <HAL_RCC_OscConfig+0x4fc>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ca:	f7fe ff0d 	bl	80017e8 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d2:	f7fe ff09 	bl	80017e8 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e037      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029e4:	4b1d      	ldr	r3, [pc, #116]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x46a>
 80029f0:	e02f      	b.n	8002a52 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f2:	4b1c      	ldr	r3, [pc, #112]	; (8002a64 <HAL_RCC_OscConfig+0x4fc>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f8:	f7fe fef6 	bl	80017e8 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a00:	f7fe fef2 	bl	80017e8 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e020      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a12:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f0      	bne.n	8002a00 <HAL_RCC_OscConfig+0x498>
 8002a1e:	e018      	b.n	8002a52 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69db      	ldr	r3, [r3, #28]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e013      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a2c:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <HAL_RCC_OscConfig+0x4f4>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d106      	bne.n	8002a4e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d001      	beq.n	8002a52 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e000      	b.n	8002a54 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40007000 	.word	0x40007000
 8002a64:	42420060 	.word	0x42420060

08002a68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e0d0      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a7c:	4b6a      	ldr	r3, [pc, #424]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d910      	bls.n	8002aac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a8a:	4b67      	ldr	r3, [pc, #412]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f023 0207 	bic.w	r2, r3, #7
 8002a92:	4965      	ldr	r1, [pc, #404]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a9a:	4b63      	ldr	r3, [pc, #396]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d001      	beq.n	8002aac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e0b8      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d020      	beq.n	8002afa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d005      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ac4:	4b59      	ldr	r3, [pc, #356]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	4a58      	ldr	r2, [pc, #352]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002aca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ace:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002adc:	4b53      	ldr	r3, [pc, #332]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	4a52      	ldr	r2, [pc, #328]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ae6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae8:	4b50      	ldr	r3, [pc, #320]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	494d      	ldr	r1, [pc, #308]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d040      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d107      	bne.n	8002b1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0e:	4b47      	ldr	r3, [pc, #284]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d115      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e07f      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d107      	bne.n	8002b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b26:	4b41      	ldr	r3, [pc, #260]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d109      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e073      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b36:	4b3d      	ldr	r3, [pc, #244]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e06b      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b46:	4b39      	ldr	r3, [pc, #228]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f023 0203 	bic.w	r2, r3, #3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	4936      	ldr	r1, [pc, #216]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b58:	f7fe fe46 	bl	80017e8 <HAL_GetTick>
 8002b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5e:	e00a      	b.n	8002b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b60:	f7fe fe42 	bl	80017e8 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e053      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b76:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 020c 	and.w	r2, r3, #12
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d1eb      	bne.n	8002b60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b88:	4b27      	ldr	r3, [pc, #156]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d210      	bcs.n	8002bb8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b96:	4b24      	ldr	r3, [pc, #144]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f023 0207 	bic.w	r2, r3, #7
 8002b9e:	4922      	ldr	r1, [pc, #136]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba6:	4b20      	ldr	r3, [pc, #128]	; (8002c28 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e032      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc4:	4b19      	ldr	r3, [pc, #100]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	4916      	ldr	r1, [pc, #88]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d009      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002be2:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	490e      	ldr	r1, [pc, #56]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bf6:	f000 f821 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <HAL_RCC_ClockConfig+0x1c4>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	091b      	lsrs	r3, r3, #4
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	490a      	ldr	r1, [pc, #40]	; (8002c30 <HAL_RCC_ClockConfig+0x1c8>)
 8002c08:	5ccb      	ldrb	r3, [r1, r3]
 8002c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0e:	4a09      	ldr	r2, [pc, #36]	; (8002c34 <HAL_RCC_ClockConfig+0x1cc>)
 8002c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c12:	4b09      	ldr	r3, [pc, #36]	; (8002c38 <HAL_RCC_ClockConfig+0x1d0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe fda4 	bl	8001764 <HAL_InitTick>

  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40022000 	.word	0x40022000
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	08006a04 	.word	0x08006a04
 8002c34:	20000004 	.word	0x20000004
 8002c38:	20000008 	.word	0x20000008

08002c3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b087      	sub	sp, #28
 8002c40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c42:	2300      	movs	r3, #0
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	2300      	movs	r3, #0
 8002c48:	60bb      	str	r3, [r7, #8]
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	2300      	movs	r3, #0
 8002c50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c56:	4b1e      	ldr	r3, [pc, #120]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d002      	beq.n	8002c6c <HAL_RCC_GetSysClockFreq+0x30>
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d003      	beq.n	8002c72 <HAL_RCC_GetSysClockFreq+0x36>
 8002c6a:	e027      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c6c:	4b19      	ldr	r3, [pc, #100]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c6e:	613b      	str	r3, [r7, #16]
      break;
 8002c70:	e027      	b.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	0c9b      	lsrs	r3, r3, #18
 8002c76:	f003 030f 	and.w	r3, r3, #15
 8002c7a:	4a17      	ldr	r2, [pc, #92]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c7c:	5cd3      	ldrb	r3, [r2, r3]
 8002c7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d010      	beq.n	8002cac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c8a:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	0c5b      	lsrs	r3, r3, #17
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	4a11      	ldr	r2, [pc, #68]	; (8002cdc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c96:	5cd3      	ldrb	r3, [r2, r3]
 8002c98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a0d      	ldr	r2, [pc, #52]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9e:	fb02 f203 	mul.w	r2, r2, r3
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca8:	617b      	str	r3, [r7, #20]
 8002caa:	e004      	b.n	8002cb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4a0c      	ldr	r2, [pc, #48]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cb0:	fb02 f303 	mul.w	r3, r2, r3
 8002cb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	613b      	str	r3, [r7, #16]
      break;
 8002cba:	e002      	b.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cbc:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cbe:	613b      	str	r3, [r7, #16]
      break;
 8002cc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cc2:	693b      	ldr	r3, [r7, #16]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	371c      	adds	r7, #28
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	007a1200 	.word	0x007a1200
 8002cd8:	08006a1c 	.word	0x08006a1c
 8002cdc:	08006a2c 	.word	0x08006a2c
 8002ce0:	003d0900 	.word	0x003d0900

08002ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce8:	4b02      	ldr	r3, [pc, #8]	; (8002cf4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002cea:	681b      	ldr	r3, [r3, #0]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr
 8002cf4:	20000004 	.word	0x20000004

08002cf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cfc:	f7ff fff2 	bl	8002ce4 <HAL_RCC_GetHCLKFreq>
 8002d00:	4602      	mov	r2, r0
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	f003 0307 	and.w	r3, r3, #7
 8002d0c:	4903      	ldr	r1, [pc, #12]	; (8002d1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d0e:	5ccb      	ldrb	r3, [r1, r3]
 8002d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	08006a14 	.word	0x08006a14

08002d20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d24:	f7ff ffde 	bl	8002ce4 <HAL_RCC_GetHCLKFreq>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	4b05      	ldr	r3, [pc, #20]	; (8002d40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	0adb      	lsrs	r3, r3, #11
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	4903      	ldr	r1, [pc, #12]	; (8002d44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d36:	5ccb      	ldrb	r3, [r1, r3]
 8002d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000
 8002d44:	08006a14 	.word	0x08006a14

08002d48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d50:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <RCC_Delay+0x34>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a0a      	ldr	r2, [pc, #40]	; (8002d80 <RCC_Delay+0x38>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	0a5b      	lsrs	r3, r3, #9
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d64:	bf00      	nop
  }
  while (Delay --);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1e5a      	subs	r2, r3, #1
 8002d6a:	60fa      	str	r2, [r7, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f9      	bne.n	8002d64 <RCC_Delay+0x1c>
}
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	3714      	adds	r7, #20
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr
 8002d7c:	20000004 	.word	0x20000004
 8002d80:	10624dd3 	.word	0x10624dd3

08002d84 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	613b      	str	r3, [r7, #16]
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d07d      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002da0:	2300      	movs	r3, #0
 8002da2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002da4:	4b4f      	ldr	r3, [pc, #316]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10d      	bne.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002db0:	4b4c      	ldr	r3, [pc, #304]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	4a4b      	ldr	r2, [pc, #300]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dba:	61d3      	str	r3, [r2, #28]
 8002dbc:	4b49      	ldr	r3, [pc, #292]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dcc:	4b46      	ldr	r3, [pc, #280]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d118      	bne.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd8:	4b43      	ldr	r3, [pc, #268]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a42      	ldr	r2, [pc, #264]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de4:	f7fe fd00 	bl	80017e8 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dea:	e008      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dec:	f7fe fcfc 	bl	80017e8 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b64      	cmp	r3, #100	; 0x64
 8002df8:	d901      	bls.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e06d      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfe:	4b3a      	ldr	r3, [pc, #232]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0f0      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e0a:	4b36      	ldr	r3, [pc, #216]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e12:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d02e      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d027      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e28:	4b2e      	ldr	r3, [pc, #184]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e30:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e32:	4b2e      	ldr	r3, [pc, #184]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e38:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e3e:	4a29      	ldr	r2, [pc, #164]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d014      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4e:	f7fe fccb 	bl	80017e8 <HAL_GetTick>
 8002e52:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e54:	e00a      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e56:	f7fe fcc7 	bl	80017e8 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e036      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0ee      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e78:	4b1a      	ldr	r3, [pc, #104]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7a:	6a1b      	ldr	r3, [r3, #32]
 8002e7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	4917      	ldr	r1, [pc, #92]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e8a:	7dfb      	ldrb	r3, [r7, #23]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d105      	bne.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e90:	4b14      	ldr	r3, [pc, #80]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	4a13      	ldr	r2, [pc, #76]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e9a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ea8:	4b0e      	ldr	r3, [pc, #56]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	490b      	ldr	r1, [pc, #44]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0310 	and.w	r3, r3, #16
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d008      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ec6:	4b07      	ldr	r3, [pc, #28]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	4904      	ldr	r1, [pc, #16]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	40007000 	.word	0x40007000
 8002eec:	42420440 	.word	0x42420440

08002ef0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e042      	b.n	8002f88 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d106      	bne.n	8002f1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7fe fa9e 	bl	8001458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2224      	movs	r2, #36	; 0x24
 8002f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68da      	ldr	r2, [r3, #12]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fded 	bl	8003b14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	695a      	ldr	r2, [r3, #20]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08a      	sub	sp, #40	; 0x28
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d175      	bne.n	800309c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d002      	beq.n	8002fbc <HAL_UART_Transmit+0x2c>
 8002fb6:	88fb      	ldrh	r3, [r7, #6]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e06e      	b.n	800309e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2221      	movs	r2, #33	; 0x21
 8002fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fce:	f7fe fc0b 	bl	80017e8 <HAL_GetTick>
 8002fd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	88fa      	ldrh	r2, [r7, #6]
 8002fd8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	88fa      	ldrh	r2, [r7, #6]
 8002fde:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fe8:	d108      	bne.n	8002ffc <HAL_UART_Transmit+0x6c>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d104      	bne.n	8002ffc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	61bb      	str	r3, [r7, #24]
 8002ffa:	e003      	b.n	8003004 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003000:	2300      	movs	r3, #0
 8003002:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003004:	e02e      	b.n	8003064 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	2180      	movs	r1, #128	; 0x80
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 fb52 	bl	80036ba <UART_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e03a      	b.n	800309e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10b      	bne.n	8003046 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	461a      	mov	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800303c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	3302      	adds	r3, #2
 8003042:	61bb      	str	r3, [r7, #24]
 8003044:	e007      	b.n	8003056 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	781a      	ldrb	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	3301      	adds	r3, #1
 8003054:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800305a:	b29b      	uxth	r3, r3
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1cb      	bne.n	8003006 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2200      	movs	r2, #0
 8003076:	2140      	movs	r1, #64	; 0x40
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 fb1e 	bl	80036ba <UART_WaitOnFlagUntilTimeout>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d005      	beq.n	8003090 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e006      	b.n	800309e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	e000      	b.n	800309e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800309c:	2302      	movs	r3, #2
  }
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3720      	adds	r7, #32
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b085      	sub	sp, #20
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	60f8      	str	r0, [r7, #12]
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	4613      	mov	r3, r2
 80030b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b20      	cmp	r3, #32
 80030be:	d121      	bne.n	8003104 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_UART_Transmit_IT+0x26>
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e01a      	b.n	8003106 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	88fa      	ldrh	r2, [r7, #6]
 80030da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	88fa      	ldrh	r2, [r7, #6]
 80030e0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2221      	movs	r2, #33	; 0x21
 80030ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030fe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003100:	2300      	movs	r3, #0
 8003102:	e000      	b.n	8003106 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003104:	2302      	movs	r3, #2
  }
}
 8003106:	4618      	mov	r0, r3
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	bc80      	pop	{r7}
 800310e:	4770      	bx	lr

08003110 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	4613      	mov	r3, r2
 800311c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b20      	cmp	r3, #32
 8003128:	d112      	bne.n	8003150 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <HAL_UART_Receive_IT+0x26>
 8003130:	88fb      	ldrh	r3, [r7, #6]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e00b      	b.n	8003152 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003140:	88fb      	ldrh	r3, [r7, #6]
 8003142:	461a      	mov	r2, r3
 8003144:	68b9      	ldr	r1, [r7, #8]
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fb10 	bl	800376c <UART_Start_Receive_IT>
 800314c:	4603      	mov	r3, r0
 800314e:	e000      	b.n	8003152 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003150:	2302      	movs	r3, #2
  }
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b0ba      	sub	sp, #232	; 0xe8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003182:	2300      	movs	r3, #0
 8003184:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003188:	2300      	movs	r3, #0
 800318a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800318e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800319a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10f      	bne.n	80031c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031a6:	f003 0320 	and.w	r3, r3, #32
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <HAL_UART_IRQHandler+0x66>
 80031ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 fbec 	bl	8003998 <UART_Receive_IT>
      return;
 80031c0:	e25b      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 80de 	beq.w	8003388 <HAL_UART_IRQHandler+0x22c>
 80031cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f000 80d1 	beq.w	8003388 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00b      	beq.n	800320a <HAL_UART_IRQHandler+0xae>
 80031f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d005      	beq.n	800320a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003202:	f043 0201 	orr.w	r2, r3, #1
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800320a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800320e:	f003 0304 	and.w	r3, r3, #4
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00b      	beq.n	800322e <HAL_UART_IRQHandler+0xd2>
 8003216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003226:	f043 0202 	orr.w	r2, r3, #2
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800322e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00b      	beq.n	8003252 <HAL_UART_IRQHandler+0xf6>
 800323a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d005      	beq.n	8003252 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	f043 0204 	orr.w	r2, r3, #4
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b00      	cmp	r3, #0
 800325c:	d011      	beq.n	8003282 <HAL_UART_IRQHandler+0x126>
 800325e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003262:	f003 0320 	and.w	r3, r3, #32
 8003266:	2b00      	cmp	r3, #0
 8003268:	d105      	bne.n	8003276 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800326a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d005      	beq.n	8003282 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327a:	f043 0208 	orr.w	r2, r3, #8
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 81f2 	beq.w	8003670 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800328c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003290:	f003 0320 	and.w	r3, r3, #32
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_UART_IRQHandler+0x14e>
 8003298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800329c:	f003 0320 	and.w	r3, r3, #32
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d002      	beq.n	80032aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fb77 	bl	8003998 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	695b      	ldr	r3, [r3, #20]
 80032b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf14      	ite	ne
 80032b8:	2301      	movne	r3, #1
 80032ba:	2300      	moveq	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d103      	bne.n	80032d6 <HAL_UART_IRQHandler+0x17a>
 80032ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d04f      	beq.n	8003376 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 fa81 	bl	80037de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d041      	beq.n	800336e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	3314      	adds	r3, #20
 80032f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032f8:	e853 3f00 	ldrex	r3, [r3]
 80032fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003300:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	3314      	adds	r3, #20
 8003312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003316:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800331a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003326:	e841 2300 	strex	r3, r2, [r1]
 800332a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800332e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1d9      	bne.n	80032ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d013      	beq.n	8003366 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003342:	4a7e      	ldr	r2, [pc, #504]	; (800353c <HAL_UART_IRQHandler+0x3e0>)
 8003344:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe fee8 	bl	8002120 <HAL_DMA_Abort_IT>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d016      	beq.n	8003384 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800335a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003360:	4610      	mov	r0, r2
 8003362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003364:	e00e      	b.n	8003384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 f993 	bl	8003692 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800336c:	e00a      	b.n	8003384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 f98f 	bl	8003692 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003374:	e006      	b.n	8003384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f98b 	bl	8003692 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003382:	e175      	b.n	8003670 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003384:	bf00      	nop
    return;
 8003386:	e173      	b.n	8003670 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338c:	2b01      	cmp	r3, #1
 800338e:	f040 814f 	bne.w	8003630 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003396:	f003 0310 	and.w	r3, r3, #16
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8148 	beq.w	8003630 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80033a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 8141 	beq.w	8003630 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60bb      	str	r3, [r7, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f000 80b6 	beq.w	8003540 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 8145 	beq.w	8003674 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033f2:	429a      	cmp	r2, r3
 80033f4:	f080 813e 	bcs.w	8003674 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b20      	cmp	r3, #32
 8003408:	f000 8088 	beq.w	800351c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	330c      	adds	r3, #12
 8003412:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003416:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800341a:	e853 3f00 	ldrex	r3, [r3]
 800341e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003422:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003426:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800342a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	330c      	adds	r3, #12
 8003434:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003438:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800343c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003440:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003444:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003448:	e841 2300 	strex	r3, r2, [r1]
 800344c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003450:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1d9      	bne.n	800340c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3314      	adds	r3, #20
 800345e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003460:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003462:	e853 3f00 	ldrex	r3, [r3]
 8003466:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003468:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800346a:	f023 0301 	bic.w	r3, r3, #1
 800346e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	3314      	adds	r3, #20
 8003478:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800347c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003480:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003482:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003484:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003488:	e841 2300 	strex	r3, r2, [r1]
 800348c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800348e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1e1      	bne.n	8003458 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	3314      	adds	r3, #20
 800349a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800349c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800349e:	e853 3f00 	ldrex	r3, [r3]
 80034a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80034a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	3314      	adds	r3, #20
 80034b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80034b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80034ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80034be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80034c0:	e841 2300 	strex	r3, r2, [r1]
 80034c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80034c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1e3      	bne.n	8003494 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	330c      	adds	r3, #12
 80034e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034e4:	e853 3f00 	ldrex	r3, [r3]
 80034e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80034ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034ec:	f023 0310 	bic.w	r3, r3, #16
 80034f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	330c      	adds	r3, #12
 80034fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80034fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8003500:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003504:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003506:	e841 2300 	strex	r3, r2, [r1]
 800350a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800350c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1e3      	bne.n	80034da <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003516:	4618      	mov	r0, r3
 8003518:	f7fe fdc7 	bl	80020aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2202      	movs	r2, #2
 8003520:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800352a:	b29b      	uxth	r3, r3
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	b29b      	uxth	r3, r3
 8003530:	4619      	mov	r1, r3
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f8b6 	bl	80036a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003538:	e09c      	b.n	8003674 <HAL_UART_IRQHandler+0x518>
 800353a:	bf00      	nop
 800353c:	080038a3 	.word	0x080038a3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003548:	b29b      	uxth	r3, r3
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 808e 	beq.w	8003678 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800355c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 8089 	beq.w	8003678 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	330c      	adds	r3, #12
 800356c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003570:	e853 3f00 	ldrex	r3, [r3]
 8003574:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003578:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800357c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	330c      	adds	r3, #12
 8003586:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800358a:	647a      	str	r2, [r7, #68]	; 0x44
 800358c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003590:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003592:	e841 2300 	strex	r3, r2, [r1]
 8003596:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1e3      	bne.n	8003566 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	3314      	adds	r3, #20
 80035a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	e853 3f00 	ldrex	r3, [r3]
 80035ac:	623b      	str	r3, [r7, #32]
   return(result);
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	f023 0301 	bic.w	r3, r3, #1
 80035b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	3314      	adds	r3, #20
 80035be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80035c2:	633a      	str	r2, [r7, #48]	; 0x30
 80035c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035ca:	e841 2300 	strex	r3, r2, [r1]
 80035ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80035d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1e3      	bne.n	800359e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	330c      	adds	r3, #12
 80035ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	e853 3f00 	ldrex	r3, [r3]
 80035f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 0310 	bic.w	r3, r3, #16
 80035fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	330c      	adds	r3, #12
 8003604:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003608:	61fa      	str	r2, [r7, #28]
 800360a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360c:	69b9      	ldr	r1, [r7, #24]
 800360e:	69fa      	ldr	r2, [r7, #28]
 8003610:	e841 2300 	strex	r3, r2, [r1]
 8003614:	617b      	str	r3, [r7, #20]
   return(result);
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e3      	bne.n	80035e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003622:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003626:	4619      	mov	r1, r3
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f000 f83b 	bl	80036a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800362e:	e023      	b.n	8003678 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003638:	2b00      	cmp	r3, #0
 800363a:	d009      	beq.n	8003650 <HAL_UART_IRQHandler+0x4f4>
 800363c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f93e 	bl	80038ca <UART_Transmit_IT>
    return;
 800364e:	e014      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00e      	beq.n	800367a <HAL_UART_IRQHandler+0x51e>
 800365c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f97d 	bl	8003968 <UART_EndTransmit_IT>
    return;
 800366e:	e004      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
    return;
 8003670:	bf00      	nop
 8003672:	e002      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
      return;
 8003674:	bf00      	nop
 8003676:	e000      	b.n	800367a <HAL_UART_IRQHandler+0x51e>
      return;
 8003678:	bf00      	nop
  }
}
 800367a:	37e8      	adds	r7, #232	; 0xe8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr

08003692 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003692:	b480      	push	{r7}
 8003694:	b083      	sub	sp, #12
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr

080036a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	460b      	mov	r3, r1
 80036ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bc80      	pop	{r7}
 80036b8:	4770      	bx	lr

080036ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b086      	sub	sp, #24
 80036be:	af00      	add	r7, sp, #0
 80036c0:	60f8      	str	r0, [r7, #12]
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	603b      	str	r3, [r7, #0]
 80036c6:	4613      	mov	r3, r2
 80036c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ca:	e03b      	b.n	8003744 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036cc:	6a3b      	ldr	r3, [r7, #32]
 80036ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d2:	d037      	beq.n	8003744 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036d4:	f7fe f888 	bl	80017e8 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	6a3a      	ldr	r2, [r7, #32]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d302      	bcc.n	80036ea <UART_WaitOnFlagUntilTimeout+0x30>
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e03a      	b.n	8003764 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d023      	beq.n	8003744 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b80      	cmp	r3, #128	; 0x80
 8003700:	d020      	beq.n	8003744 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b40      	cmp	r3, #64	; 0x40
 8003706:	d01d      	beq.n	8003744 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b08      	cmp	r3, #8
 8003714:	d116      	bne.n	8003744 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	617b      	str	r3, [r7, #20]
 800372a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f856 	bl	80037de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2208      	movs	r2, #8
 8003736:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e00f      	b.n	8003764 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	429a      	cmp	r2, r3
 8003752:	bf0c      	ite	eq
 8003754:	2301      	moveq	r3, #1
 8003756:	2300      	movne	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	461a      	mov	r2, r3
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	429a      	cmp	r2, r3
 8003760:	d0b4      	beq.n	80036cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3718      	adds	r7, #24
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	4613      	mov	r3, r2
 8003778:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	88fa      	ldrh	r2, [r7, #6]
 8003784:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	88fa      	ldrh	r2, [r7, #6]
 800378a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2222      	movs	r2, #34	; 0x22
 8003796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d007      	beq.n	80037b2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695a      	ldr	r2, [r3, #20]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 0220 	orr.w	r2, r2, #32
 80037d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3714      	adds	r7, #20
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr

080037de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037de:	b480      	push	{r7}
 80037e0:	b095      	sub	sp, #84	; 0x54
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	330c      	adds	r3, #12
 80037ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f0:	e853 3f00 	ldrex	r3, [r3]
 80037f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80037f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80037fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	330c      	adds	r3, #12
 8003804:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003806:	643a      	str	r2, [r7, #64]	; 0x40
 8003808:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800380c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800380e:	e841 2300 	strex	r3, r2, [r1]
 8003812:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1e5      	bne.n	80037e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3314      	adds	r3, #20
 8003820:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	e853 3f00 	ldrex	r3, [r3]
 8003828:	61fb      	str	r3, [r7, #28]
   return(result);
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	f023 0301 	bic.w	r3, r3, #1
 8003830:	64bb      	str	r3, [r7, #72]	; 0x48
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	3314      	adds	r3, #20
 8003838:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800383a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800383c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003840:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003842:	e841 2300 	strex	r3, r2, [r1]
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1e5      	bne.n	800381a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003852:	2b01      	cmp	r3, #1
 8003854:	d119      	bne.n	800388a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	330c      	adds	r3, #12
 800385c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	e853 3f00 	ldrex	r3, [r3]
 8003864:	60bb      	str	r3, [r7, #8]
   return(result);
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	f023 0310 	bic.w	r3, r3, #16
 800386c:	647b      	str	r3, [r7, #68]	; 0x44
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	330c      	adds	r3, #12
 8003874:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003876:	61ba      	str	r2, [r7, #24]
 8003878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387a:	6979      	ldr	r1, [r7, #20]
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	e841 2300 	strex	r3, r2, [r1]
 8003882:	613b      	str	r3, [r7, #16]
   return(result);
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1e5      	bne.n	8003856 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2220      	movs	r2, #32
 800388e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003898:	bf00      	nop
 800389a:	3754      	adds	r7, #84	; 0x54
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr

080038a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b084      	sub	sp, #16
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f7ff fee8 	bl	8003692 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038c2:	bf00      	nop
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b21      	cmp	r3, #33	; 0x21
 80038dc:	d13e      	bne.n	800395c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038e6:	d114      	bne.n	8003912 <UART_Transmit_IT+0x48>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d110      	bne.n	8003912 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	881b      	ldrh	r3, [r3, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003904:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	1c9a      	adds	r2, r3, #2
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	621a      	str	r2, [r3, #32]
 8003910:	e008      	b.n	8003924 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	1c59      	adds	r1, r3, #1
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	6211      	str	r1, [r2, #32]
 800391c:	781a      	ldrb	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29b      	uxth	r3, r3
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	4619      	mov	r1, r3
 8003932:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10f      	bne.n	8003958 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68da      	ldr	r2, [r3, #12]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003946:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68da      	ldr	r2, [r3, #12]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003956:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003958:	2300      	movs	r3, #0
 800395a:	e000      	b.n	800395e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800395c:	2302      	movs	r3, #2
  }
}
 800395e:	4618      	mov	r0, r3
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800397e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7ff fe79 	bl	8003680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08c      	sub	sp, #48	; 0x30
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b22      	cmp	r3, #34	; 0x22
 80039aa:	f040 80ae 	bne.w	8003b0a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039b6:	d117      	bne.n	80039e8 <UART_Receive_IT+0x50>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d113      	bne.n	80039e8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e0:	1c9a      	adds	r2, r3, #2
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	629a      	str	r2, [r3, #40]	; 0x28
 80039e6:	e026      	b.n	8003a36 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039fa:	d007      	beq.n	8003a0c <UART_Receive_IT+0x74>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10a      	bne.n	8003a1a <UART_Receive_IT+0x82>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d106      	bne.n	8003a1a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	b2da      	uxtb	r2, r3
 8003a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a16:	701a      	strb	r2, [r3, #0]
 8003a18:	e008      	b.n	8003a2c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a2a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	4619      	mov	r1, r3
 8003a44:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d15d      	bne.n	8003b06 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0220 	bic.w	r2, r2, #32
 8003a58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695a      	ldr	r2, [r3, #20]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0201 	bic.w	r2, r2, #1
 8003a78:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d135      	bne.n	8003afc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	330c      	adds	r3, #12
 8003a9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	e853 3f00 	ldrex	r3, [r3]
 8003aa4:	613b      	str	r3, [r7, #16]
   return(result);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f023 0310 	bic.w	r3, r3, #16
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	330c      	adds	r3, #12
 8003ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ab6:	623a      	str	r2, [r7, #32]
 8003ab8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aba:	69f9      	ldr	r1, [r7, #28]
 8003abc:	6a3a      	ldr	r2, [r7, #32]
 8003abe:	e841 2300 	strex	r3, r2, [r1]
 8003ac2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1e5      	bne.n	8003a96 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0310 	and.w	r3, r3, #16
 8003ad4:	2b10      	cmp	r3, #16
 8003ad6:	d10a      	bne.n	8003aee <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60fb      	str	r3, [r7, #12]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003af2:	4619      	mov	r1, r3
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f7ff fdd5 	bl	80036a4 <HAL_UARTEx_RxEventCallback>
 8003afa:	e002      	b.n	8003b02 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f7fd fb91 	bl	8001224 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	e002      	b.n	8003b0c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	e000      	b.n	8003b0c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003b0a:	2302      	movs	r3, #2
  }
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3730      	adds	r7, #48	; 0x30
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68da      	ldr	r2, [r3, #12]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003b4e:	f023 030c 	bic.w	r3, r3, #12
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6812      	ldr	r2, [r2, #0]
 8003b56:	68b9      	ldr	r1, [r7, #8]
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	699a      	ldr	r2, [r3, #24]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a2c      	ldr	r2, [pc, #176]	; (8003c28 <UART_SetConfig+0x114>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d103      	bne.n	8003b84 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b7c:	f7ff f8d0 	bl	8002d20 <HAL_RCC_GetPCLK2Freq>
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	e002      	b.n	8003b8a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b84:	f7ff f8b8 	bl	8002cf8 <HAL_RCC_GetPCLK1Freq>
 8003b88:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b8a:	68fa      	ldr	r2, [r7, #12]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	009a      	lsls	r2, r3, #2
 8003b94:	441a      	add	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba0:	4a22      	ldr	r2, [pc, #136]	; (8003c2c <UART_SetConfig+0x118>)
 8003ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	0119      	lsls	r1, r3, #4
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4613      	mov	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009a      	lsls	r2, r3, #2
 8003bb4:	441a      	add	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bc0:	4b1a      	ldr	r3, [pc, #104]	; (8003c2c <UART_SetConfig+0x118>)
 8003bc2:	fba3 0302 	umull	r0, r3, r3, r2
 8003bc6:	095b      	lsrs	r3, r3, #5
 8003bc8:	2064      	movs	r0, #100	; 0x64
 8003bca:	fb00 f303 	mul.w	r3, r0, r3
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	3332      	adds	r3, #50	; 0x32
 8003bd4:	4a15      	ldr	r2, [pc, #84]	; (8003c2c <UART_SetConfig+0x118>)
 8003bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bda:	095b      	lsrs	r3, r3, #5
 8003bdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003be0:	4419      	add	r1, r3
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	009a      	lsls	r2, r3, #2
 8003bec:	441a      	add	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bf8:	4b0c      	ldr	r3, [pc, #48]	; (8003c2c <UART_SetConfig+0x118>)
 8003bfa:	fba3 0302 	umull	r0, r3, r3, r2
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	2064      	movs	r0, #100	; 0x64
 8003c02:	fb00 f303 	mul.w	r3, r0, r3
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	3332      	adds	r3, #50	; 0x32
 8003c0c:	4a07      	ldr	r2, [pc, #28]	; (8003c2c <UART_SetConfig+0x118>)
 8003c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c12:	095b      	lsrs	r3, r3, #5
 8003c14:	f003 020f 	and.w	r2, r3, #15
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	440a      	add	r2, r1
 8003c1e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c20:	bf00      	nop
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40013800 	.word	0x40013800
 8003c2c:	51eb851f 	.word	0x51eb851f

08003c30 <__errno>:
 8003c30:	4b01      	ldr	r3, [pc, #4]	; (8003c38 <__errno+0x8>)
 8003c32:	6818      	ldr	r0, [r3, #0]
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	20000010 	.word	0x20000010

08003c3c <__libc_init_array>:
 8003c3c:	b570      	push	{r4, r5, r6, lr}
 8003c3e:	2600      	movs	r6, #0
 8003c40:	4d0c      	ldr	r5, [pc, #48]	; (8003c74 <__libc_init_array+0x38>)
 8003c42:	4c0d      	ldr	r4, [pc, #52]	; (8003c78 <__libc_init_array+0x3c>)
 8003c44:	1b64      	subs	r4, r4, r5
 8003c46:	10a4      	asrs	r4, r4, #2
 8003c48:	42a6      	cmp	r6, r4
 8003c4a:	d109      	bne.n	8003c60 <__libc_init_array+0x24>
 8003c4c:	f002 feba 	bl	80069c4 <_init>
 8003c50:	2600      	movs	r6, #0
 8003c52:	4d0a      	ldr	r5, [pc, #40]	; (8003c7c <__libc_init_array+0x40>)
 8003c54:	4c0a      	ldr	r4, [pc, #40]	; (8003c80 <__libc_init_array+0x44>)
 8003c56:	1b64      	subs	r4, r4, r5
 8003c58:	10a4      	asrs	r4, r4, #2
 8003c5a:	42a6      	cmp	r6, r4
 8003c5c:	d105      	bne.n	8003c6a <__libc_init_array+0x2e>
 8003c5e:	bd70      	pop	{r4, r5, r6, pc}
 8003c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c64:	4798      	blx	r3
 8003c66:	3601      	adds	r6, #1
 8003c68:	e7ee      	b.n	8003c48 <__libc_init_array+0xc>
 8003c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c6e:	4798      	blx	r3
 8003c70:	3601      	adds	r6, #1
 8003c72:	e7f2      	b.n	8003c5a <__libc_init_array+0x1e>
 8003c74:	08006e14 	.word	0x08006e14
 8003c78:	08006e14 	.word	0x08006e14
 8003c7c:	08006e14 	.word	0x08006e14
 8003c80:	08006e18 	.word	0x08006e18

08003c84 <memset>:
 8003c84:	4603      	mov	r3, r0
 8003c86:	4402      	add	r2, r0
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d100      	bne.n	8003c8e <memset+0xa>
 8003c8c:	4770      	bx	lr
 8003c8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c92:	e7f9      	b.n	8003c88 <memset+0x4>

08003c94 <__cvt>:
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c9a:	461f      	mov	r7, r3
 8003c9c:	bfbb      	ittet	lt
 8003c9e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003ca2:	461f      	movlt	r7, r3
 8003ca4:	2300      	movge	r3, #0
 8003ca6:	232d      	movlt	r3, #45	; 0x2d
 8003ca8:	b088      	sub	sp, #32
 8003caa:	4614      	mov	r4, r2
 8003cac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003cae:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003cb0:	7013      	strb	r3, [r2, #0]
 8003cb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003cb4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003cb8:	f023 0820 	bic.w	r8, r3, #32
 8003cbc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003cc0:	d005      	beq.n	8003cce <__cvt+0x3a>
 8003cc2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003cc6:	d100      	bne.n	8003cca <__cvt+0x36>
 8003cc8:	3501      	adds	r5, #1
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e000      	b.n	8003cd0 <__cvt+0x3c>
 8003cce:	2303      	movs	r3, #3
 8003cd0:	aa07      	add	r2, sp, #28
 8003cd2:	9204      	str	r2, [sp, #16]
 8003cd4:	aa06      	add	r2, sp, #24
 8003cd6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003cda:	e9cd 3500 	strd	r3, r5, [sp]
 8003cde:	4622      	mov	r2, r4
 8003ce0:	463b      	mov	r3, r7
 8003ce2:	f000 fce5 	bl	80046b0 <_dtoa_r>
 8003ce6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003cea:	4606      	mov	r6, r0
 8003cec:	d102      	bne.n	8003cf4 <__cvt+0x60>
 8003cee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003cf0:	07db      	lsls	r3, r3, #31
 8003cf2:	d522      	bpl.n	8003d3a <__cvt+0xa6>
 8003cf4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003cf8:	eb06 0905 	add.w	r9, r6, r5
 8003cfc:	d110      	bne.n	8003d20 <__cvt+0x8c>
 8003cfe:	7833      	ldrb	r3, [r6, #0]
 8003d00:	2b30      	cmp	r3, #48	; 0x30
 8003d02:	d10a      	bne.n	8003d1a <__cvt+0x86>
 8003d04:	2200      	movs	r2, #0
 8003d06:	2300      	movs	r3, #0
 8003d08:	4620      	mov	r0, r4
 8003d0a:	4639      	mov	r1, r7
 8003d0c:	f7fc fe56 	bl	80009bc <__aeabi_dcmpeq>
 8003d10:	b918      	cbnz	r0, 8003d1a <__cvt+0x86>
 8003d12:	f1c5 0501 	rsb	r5, r5, #1
 8003d16:	f8ca 5000 	str.w	r5, [sl]
 8003d1a:	f8da 3000 	ldr.w	r3, [sl]
 8003d1e:	4499      	add	r9, r3
 8003d20:	2200      	movs	r2, #0
 8003d22:	2300      	movs	r3, #0
 8003d24:	4620      	mov	r0, r4
 8003d26:	4639      	mov	r1, r7
 8003d28:	f7fc fe48 	bl	80009bc <__aeabi_dcmpeq>
 8003d2c:	b108      	cbz	r0, 8003d32 <__cvt+0x9e>
 8003d2e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003d32:	2230      	movs	r2, #48	; 0x30
 8003d34:	9b07      	ldr	r3, [sp, #28]
 8003d36:	454b      	cmp	r3, r9
 8003d38:	d307      	bcc.n	8003d4a <__cvt+0xb6>
 8003d3a:	4630      	mov	r0, r6
 8003d3c:	9b07      	ldr	r3, [sp, #28]
 8003d3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003d40:	1b9b      	subs	r3, r3, r6
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	b008      	add	sp, #32
 8003d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d4a:	1c59      	adds	r1, r3, #1
 8003d4c:	9107      	str	r1, [sp, #28]
 8003d4e:	701a      	strb	r2, [r3, #0]
 8003d50:	e7f0      	b.n	8003d34 <__cvt+0xa0>

08003d52 <__exponent>:
 8003d52:	4603      	mov	r3, r0
 8003d54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d56:	2900      	cmp	r1, #0
 8003d58:	f803 2b02 	strb.w	r2, [r3], #2
 8003d5c:	bfb6      	itet	lt
 8003d5e:	222d      	movlt	r2, #45	; 0x2d
 8003d60:	222b      	movge	r2, #43	; 0x2b
 8003d62:	4249      	neglt	r1, r1
 8003d64:	2909      	cmp	r1, #9
 8003d66:	7042      	strb	r2, [r0, #1]
 8003d68:	dd2b      	ble.n	8003dc2 <__exponent+0x70>
 8003d6a:	f10d 0407 	add.w	r4, sp, #7
 8003d6e:	46a4      	mov	ip, r4
 8003d70:	270a      	movs	r7, #10
 8003d72:	fb91 f6f7 	sdiv	r6, r1, r7
 8003d76:	460a      	mov	r2, r1
 8003d78:	46a6      	mov	lr, r4
 8003d7a:	fb07 1516 	mls	r5, r7, r6, r1
 8003d7e:	2a63      	cmp	r2, #99	; 0x63
 8003d80:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003d84:	4631      	mov	r1, r6
 8003d86:	f104 34ff 	add.w	r4, r4, #4294967295
 8003d8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003d8e:	dcf0      	bgt.n	8003d72 <__exponent+0x20>
 8003d90:	3130      	adds	r1, #48	; 0x30
 8003d92:	f1ae 0502 	sub.w	r5, lr, #2
 8003d96:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	1c44      	adds	r4, r0, #1
 8003d9e:	4561      	cmp	r1, ip
 8003da0:	d30a      	bcc.n	8003db8 <__exponent+0x66>
 8003da2:	f10d 0209 	add.w	r2, sp, #9
 8003da6:	eba2 020e 	sub.w	r2, r2, lr
 8003daa:	4565      	cmp	r5, ip
 8003dac:	bf88      	it	hi
 8003dae:	2200      	movhi	r2, #0
 8003db0:	4413      	add	r3, r2
 8003db2:	1a18      	subs	r0, r3, r0
 8003db4:	b003      	add	sp, #12
 8003db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003db8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003dbc:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003dc0:	e7ed      	b.n	8003d9e <__exponent+0x4c>
 8003dc2:	2330      	movs	r3, #48	; 0x30
 8003dc4:	3130      	adds	r1, #48	; 0x30
 8003dc6:	7083      	strb	r3, [r0, #2]
 8003dc8:	70c1      	strb	r1, [r0, #3]
 8003dca:	1d03      	adds	r3, r0, #4
 8003dcc:	e7f1      	b.n	8003db2 <__exponent+0x60>
	...

08003dd0 <_printf_float>:
 8003dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd4:	b091      	sub	sp, #68	; 0x44
 8003dd6:	460c      	mov	r4, r1
 8003dd8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003ddc:	4616      	mov	r6, r2
 8003dde:	461f      	mov	r7, r3
 8003de0:	4605      	mov	r5, r0
 8003de2:	f001 fa53 	bl	800528c <_localeconv_r>
 8003de6:	6803      	ldr	r3, [r0, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	9309      	str	r3, [sp, #36]	; 0x24
 8003dec:	f7fc f9ba 	bl	8000164 <strlen>
 8003df0:	2300      	movs	r3, #0
 8003df2:	930e      	str	r3, [sp, #56]	; 0x38
 8003df4:	f8d8 3000 	ldr.w	r3, [r8]
 8003df8:	900a      	str	r0, [sp, #40]	; 0x28
 8003dfa:	3307      	adds	r3, #7
 8003dfc:	f023 0307 	bic.w	r3, r3, #7
 8003e00:	f103 0208 	add.w	r2, r3, #8
 8003e04:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003e08:	f8d4 b000 	ldr.w	fp, [r4]
 8003e0c:	f8c8 2000 	str.w	r2, [r8]
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003e18:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003e1c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003e20:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e22:	f04f 32ff 	mov.w	r2, #4294967295
 8003e26:	4640      	mov	r0, r8
 8003e28:	4b9c      	ldr	r3, [pc, #624]	; (800409c <_printf_float+0x2cc>)
 8003e2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e2c:	f7fc fdf8 	bl	8000a20 <__aeabi_dcmpun>
 8003e30:	bb70      	cbnz	r0, 8003e90 <_printf_float+0xc0>
 8003e32:	f04f 32ff 	mov.w	r2, #4294967295
 8003e36:	4640      	mov	r0, r8
 8003e38:	4b98      	ldr	r3, [pc, #608]	; (800409c <_printf_float+0x2cc>)
 8003e3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e3c:	f7fc fdd2 	bl	80009e4 <__aeabi_dcmple>
 8003e40:	bb30      	cbnz	r0, 8003e90 <_printf_float+0xc0>
 8003e42:	2200      	movs	r2, #0
 8003e44:	2300      	movs	r3, #0
 8003e46:	4640      	mov	r0, r8
 8003e48:	4651      	mov	r1, sl
 8003e4a:	f7fc fdc1 	bl	80009d0 <__aeabi_dcmplt>
 8003e4e:	b110      	cbz	r0, 8003e56 <_printf_float+0x86>
 8003e50:	232d      	movs	r3, #45	; 0x2d
 8003e52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e56:	4b92      	ldr	r3, [pc, #584]	; (80040a0 <_printf_float+0x2d0>)
 8003e58:	4892      	ldr	r0, [pc, #584]	; (80040a4 <_printf_float+0x2d4>)
 8003e5a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003e5e:	bf94      	ite	ls
 8003e60:	4698      	movls	r8, r3
 8003e62:	4680      	movhi	r8, r0
 8003e64:	2303      	movs	r3, #3
 8003e66:	f04f 0a00 	mov.w	sl, #0
 8003e6a:	6123      	str	r3, [r4, #16]
 8003e6c:	f02b 0304 	bic.w	r3, fp, #4
 8003e70:	6023      	str	r3, [r4, #0]
 8003e72:	4633      	mov	r3, r6
 8003e74:	4621      	mov	r1, r4
 8003e76:	4628      	mov	r0, r5
 8003e78:	9700      	str	r7, [sp, #0]
 8003e7a:	aa0f      	add	r2, sp, #60	; 0x3c
 8003e7c:	f000 f9d4 	bl	8004228 <_printf_common>
 8003e80:	3001      	adds	r0, #1
 8003e82:	f040 8090 	bne.w	8003fa6 <_printf_float+0x1d6>
 8003e86:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8a:	b011      	add	sp, #68	; 0x44
 8003e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e90:	4642      	mov	r2, r8
 8003e92:	4653      	mov	r3, sl
 8003e94:	4640      	mov	r0, r8
 8003e96:	4651      	mov	r1, sl
 8003e98:	f7fc fdc2 	bl	8000a20 <__aeabi_dcmpun>
 8003e9c:	b148      	cbz	r0, 8003eb2 <_printf_float+0xe2>
 8003e9e:	f1ba 0f00 	cmp.w	sl, #0
 8003ea2:	bfb8      	it	lt
 8003ea4:	232d      	movlt	r3, #45	; 0x2d
 8003ea6:	4880      	ldr	r0, [pc, #512]	; (80040a8 <_printf_float+0x2d8>)
 8003ea8:	bfb8      	it	lt
 8003eaa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003eae:	4b7f      	ldr	r3, [pc, #508]	; (80040ac <_printf_float+0x2dc>)
 8003eb0:	e7d3      	b.n	8003e5a <_printf_float+0x8a>
 8003eb2:	6863      	ldr	r3, [r4, #4]
 8003eb4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	d142      	bne.n	8003f42 <_printf_float+0x172>
 8003ebc:	2306      	movs	r3, #6
 8003ebe:	6063      	str	r3, [r4, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	9206      	str	r2, [sp, #24]
 8003ec4:	aa0e      	add	r2, sp, #56	; 0x38
 8003ec6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003eca:	aa0d      	add	r2, sp, #52	; 0x34
 8003ecc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003ed0:	9203      	str	r2, [sp, #12]
 8003ed2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003ed6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003eda:	6023      	str	r3, [r4, #0]
 8003edc:	6863      	ldr	r3, [r4, #4]
 8003ede:	4642      	mov	r2, r8
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	4653      	mov	r3, sl
 8003ee6:	910b      	str	r1, [sp, #44]	; 0x2c
 8003ee8:	f7ff fed4 	bl	8003c94 <__cvt>
 8003eec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003eee:	4680      	mov	r8, r0
 8003ef0:	2947      	cmp	r1, #71	; 0x47
 8003ef2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003ef4:	d108      	bne.n	8003f08 <_printf_float+0x138>
 8003ef6:	1cc8      	adds	r0, r1, #3
 8003ef8:	db02      	blt.n	8003f00 <_printf_float+0x130>
 8003efa:	6863      	ldr	r3, [r4, #4]
 8003efc:	4299      	cmp	r1, r3
 8003efe:	dd40      	ble.n	8003f82 <_printf_float+0x1b2>
 8003f00:	f1a9 0902 	sub.w	r9, r9, #2
 8003f04:	fa5f f989 	uxtb.w	r9, r9
 8003f08:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003f0c:	d81f      	bhi.n	8003f4e <_printf_float+0x17e>
 8003f0e:	464a      	mov	r2, r9
 8003f10:	3901      	subs	r1, #1
 8003f12:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003f16:	910d      	str	r1, [sp, #52]	; 0x34
 8003f18:	f7ff ff1b 	bl	8003d52 <__exponent>
 8003f1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f1e:	4682      	mov	sl, r0
 8003f20:	1813      	adds	r3, r2, r0
 8003f22:	2a01      	cmp	r2, #1
 8003f24:	6123      	str	r3, [r4, #16]
 8003f26:	dc02      	bgt.n	8003f2e <_printf_float+0x15e>
 8003f28:	6822      	ldr	r2, [r4, #0]
 8003f2a:	07d2      	lsls	r2, r2, #31
 8003f2c:	d501      	bpl.n	8003f32 <_printf_float+0x162>
 8003f2e:	3301      	adds	r3, #1
 8003f30:	6123      	str	r3, [r4, #16]
 8003f32:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d09b      	beq.n	8003e72 <_printf_float+0xa2>
 8003f3a:	232d      	movs	r3, #45	; 0x2d
 8003f3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f40:	e797      	b.n	8003e72 <_printf_float+0xa2>
 8003f42:	2947      	cmp	r1, #71	; 0x47
 8003f44:	d1bc      	bne.n	8003ec0 <_printf_float+0xf0>
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1ba      	bne.n	8003ec0 <_printf_float+0xf0>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e7b7      	b.n	8003ebe <_printf_float+0xee>
 8003f4e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003f52:	d118      	bne.n	8003f86 <_printf_float+0x1b6>
 8003f54:	2900      	cmp	r1, #0
 8003f56:	6863      	ldr	r3, [r4, #4]
 8003f58:	dd0b      	ble.n	8003f72 <_printf_float+0x1a2>
 8003f5a:	6121      	str	r1, [r4, #16]
 8003f5c:	b913      	cbnz	r3, 8003f64 <_printf_float+0x194>
 8003f5e:	6822      	ldr	r2, [r4, #0]
 8003f60:	07d0      	lsls	r0, r2, #31
 8003f62:	d502      	bpl.n	8003f6a <_printf_float+0x19a>
 8003f64:	3301      	adds	r3, #1
 8003f66:	440b      	add	r3, r1
 8003f68:	6123      	str	r3, [r4, #16]
 8003f6a:	f04f 0a00 	mov.w	sl, #0
 8003f6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8003f70:	e7df      	b.n	8003f32 <_printf_float+0x162>
 8003f72:	b913      	cbnz	r3, 8003f7a <_printf_float+0x1aa>
 8003f74:	6822      	ldr	r2, [r4, #0]
 8003f76:	07d2      	lsls	r2, r2, #31
 8003f78:	d501      	bpl.n	8003f7e <_printf_float+0x1ae>
 8003f7a:	3302      	adds	r3, #2
 8003f7c:	e7f4      	b.n	8003f68 <_printf_float+0x198>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e7f2      	b.n	8003f68 <_printf_float+0x198>
 8003f82:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003f86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f88:	4299      	cmp	r1, r3
 8003f8a:	db05      	blt.n	8003f98 <_printf_float+0x1c8>
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	6121      	str	r1, [r4, #16]
 8003f90:	07d8      	lsls	r0, r3, #31
 8003f92:	d5ea      	bpl.n	8003f6a <_printf_float+0x19a>
 8003f94:	1c4b      	adds	r3, r1, #1
 8003f96:	e7e7      	b.n	8003f68 <_printf_float+0x198>
 8003f98:	2900      	cmp	r1, #0
 8003f9a:	bfcc      	ite	gt
 8003f9c:	2201      	movgt	r2, #1
 8003f9e:	f1c1 0202 	rsble	r2, r1, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	e7e0      	b.n	8003f68 <_printf_float+0x198>
 8003fa6:	6823      	ldr	r3, [r4, #0]
 8003fa8:	055a      	lsls	r2, r3, #21
 8003faa:	d407      	bmi.n	8003fbc <_printf_float+0x1ec>
 8003fac:	6923      	ldr	r3, [r4, #16]
 8003fae:	4642      	mov	r2, r8
 8003fb0:	4631      	mov	r1, r6
 8003fb2:	4628      	mov	r0, r5
 8003fb4:	47b8      	blx	r7
 8003fb6:	3001      	adds	r0, #1
 8003fb8:	d12b      	bne.n	8004012 <_printf_float+0x242>
 8003fba:	e764      	b.n	8003e86 <_printf_float+0xb6>
 8003fbc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003fc0:	f240 80dd 	bls.w	800417e <_printf_float+0x3ae>
 8003fc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f7fc fcf6 	bl	80009bc <__aeabi_dcmpeq>
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	d033      	beq.n	800403c <_printf_float+0x26c>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	4631      	mov	r1, r6
 8003fd8:	4628      	mov	r0, r5
 8003fda:	4a35      	ldr	r2, [pc, #212]	; (80040b0 <_printf_float+0x2e0>)
 8003fdc:	47b8      	blx	r7
 8003fde:	3001      	adds	r0, #1
 8003fe0:	f43f af51 	beq.w	8003e86 <_printf_float+0xb6>
 8003fe4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	db02      	blt.n	8003ff2 <_printf_float+0x222>
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	07d8      	lsls	r0, r3, #31
 8003ff0:	d50f      	bpl.n	8004012 <_printf_float+0x242>
 8003ff2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ff6:	4631      	mov	r1, r6
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	47b8      	blx	r7
 8003ffc:	3001      	adds	r0, #1
 8003ffe:	f43f af42 	beq.w	8003e86 <_printf_float+0xb6>
 8004002:	f04f 0800 	mov.w	r8, #0
 8004006:	f104 091a 	add.w	r9, r4, #26
 800400a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800400c:	3b01      	subs	r3, #1
 800400e:	4543      	cmp	r3, r8
 8004010:	dc09      	bgt.n	8004026 <_printf_float+0x256>
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	079b      	lsls	r3, r3, #30
 8004016:	f100 8102 	bmi.w	800421e <_printf_float+0x44e>
 800401a:	68e0      	ldr	r0, [r4, #12]
 800401c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800401e:	4298      	cmp	r0, r3
 8004020:	bfb8      	it	lt
 8004022:	4618      	movlt	r0, r3
 8004024:	e731      	b.n	8003e8a <_printf_float+0xba>
 8004026:	2301      	movs	r3, #1
 8004028:	464a      	mov	r2, r9
 800402a:	4631      	mov	r1, r6
 800402c:	4628      	mov	r0, r5
 800402e:	47b8      	blx	r7
 8004030:	3001      	adds	r0, #1
 8004032:	f43f af28 	beq.w	8003e86 <_printf_float+0xb6>
 8004036:	f108 0801 	add.w	r8, r8, #1
 800403a:	e7e6      	b.n	800400a <_printf_float+0x23a>
 800403c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800403e:	2b00      	cmp	r3, #0
 8004040:	dc38      	bgt.n	80040b4 <_printf_float+0x2e4>
 8004042:	2301      	movs	r3, #1
 8004044:	4631      	mov	r1, r6
 8004046:	4628      	mov	r0, r5
 8004048:	4a19      	ldr	r2, [pc, #100]	; (80040b0 <_printf_float+0x2e0>)
 800404a:	47b8      	blx	r7
 800404c:	3001      	adds	r0, #1
 800404e:	f43f af1a 	beq.w	8003e86 <_printf_float+0xb6>
 8004052:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004056:	4313      	orrs	r3, r2
 8004058:	d102      	bne.n	8004060 <_printf_float+0x290>
 800405a:	6823      	ldr	r3, [r4, #0]
 800405c:	07d9      	lsls	r1, r3, #31
 800405e:	d5d8      	bpl.n	8004012 <_printf_float+0x242>
 8004060:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004064:	4631      	mov	r1, r6
 8004066:	4628      	mov	r0, r5
 8004068:	47b8      	blx	r7
 800406a:	3001      	adds	r0, #1
 800406c:	f43f af0b 	beq.w	8003e86 <_printf_float+0xb6>
 8004070:	f04f 0900 	mov.w	r9, #0
 8004074:	f104 0a1a 	add.w	sl, r4, #26
 8004078:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800407a:	425b      	negs	r3, r3
 800407c:	454b      	cmp	r3, r9
 800407e:	dc01      	bgt.n	8004084 <_printf_float+0x2b4>
 8004080:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004082:	e794      	b.n	8003fae <_printf_float+0x1de>
 8004084:	2301      	movs	r3, #1
 8004086:	4652      	mov	r2, sl
 8004088:	4631      	mov	r1, r6
 800408a:	4628      	mov	r0, r5
 800408c:	47b8      	blx	r7
 800408e:	3001      	adds	r0, #1
 8004090:	f43f aef9 	beq.w	8003e86 <_printf_float+0xb6>
 8004094:	f109 0901 	add.w	r9, r9, #1
 8004098:	e7ee      	b.n	8004078 <_printf_float+0x2a8>
 800409a:	bf00      	nop
 800409c:	7fefffff 	.word	0x7fefffff
 80040a0:	08006a34 	.word	0x08006a34
 80040a4:	08006a38 	.word	0x08006a38
 80040a8:	08006a40 	.word	0x08006a40
 80040ac:	08006a3c 	.word	0x08006a3c
 80040b0:	08006a44 	.word	0x08006a44
 80040b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80040b8:	429a      	cmp	r2, r3
 80040ba:	bfa8      	it	ge
 80040bc:	461a      	movge	r2, r3
 80040be:	2a00      	cmp	r2, #0
 80040c0:	4691      	mov	r9, r2
 80040c2:	dc37      	bgt.n	8004134 <_printf_float+0x364>
 80040c4:	f04f 0b00 	mov.w	fp, #0
 80040c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80040cc:	f104 021a 	add.w	r2, r4, #26
 80040d0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80040d4:	ebaa 0309 	sub.w	r3, sl, r9
 80040d8:	455b      	cmp	r3, fp
 80040da:	dc33      	bgt.n	8004144 <_printf_float+0x374>
 80040dc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80040e0:	429a      	cmp	r2, r3
 80040e2:	db3b      	blt.n	800415c <_printf_float+0x38c>
 80040e4:	6823      	ldr	r3, [r4, #0]
 80040e6:	07da      	lsls	r2, r3, #31
 80040e8:	d438      	bmi.n	800415c <_printf_float+0x38c>
 80040ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040ec:	990d      	ldr	r1, [sp, #52]	; 0x34
 80040ee:	eba2 030a 	sub.w	r3, r2, sl
 80040f2:	eba2 0901 	sub.w	r9, r2, r1
 80040f6:	4599      	cmp	r9, r3
 80040f8:	bfa8      	it	ge
 80040fa:	4699      	movge	r9, r3
 80040fc:	f1b9 0f00 	cmp.w	r9, #0
 8004100:	dc34      	bgt.n	800416c <_printf_float+0x39c>
 8004102:	f04f 0800 	mov.w	r8, #0
 8004106:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800410a:	f104 0a1a 	add.w	sl, r4, #26
 800410e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	eba3 0309 	sub.w	r3, r3, r9
 8004118:	4543      	cmp	r3, r8
 800411a:	f77f af7a 	ble.w	8004012 <_printf_float+0x242>
 800411e:	2301      	movs	r3, #1
 8004120:	4652      	mov	r2, sl
 8004122:	4631      	mov	r1, r6
 8004124:	4628      	mov	r0, r5
 8004126:	47b8      	blx	r7
 8004128:	3001      	adds	r0, #1
 800412a:	f43f aeac 	beq.w	8003e86 <_printf_float+0xb6>
 800412e:	f108 0801 	add.w	r8, r8, #1
 8004132:	e7ec      	b.n	800410e <_printf_float+0x33e>
 8004134:	4613      	mov	r3, r2
 8004136:	4631      	mov	r1, r6
 8004138:	4642      	mov	r2, r8
 800413a:	4628      	mov	r0, r5
 800413c:	47b8      	blx	r7
 800413e:	3001      	adds	r0, #1
 8004140:	d1c0      	bne.n	80040c4 <_printf_float+0x2f4>
 8004142:	e6a0      	b.n	8003e86 <_printf_float+0xb6>
 8004144:	2301      	movs	r3, #1
 8004146:	4631      	mov	r1, r6
 8004148:	4628      	mov	r0, r5
 800414a:	920b      	str	r2, [sp, #44]	; 0x2c
 800414c:	47b8      	blx	r7
 800414e:	3001      	adds	r0, #1
 8004150:	f43f ae99 	beq.w	8003e86 <_printf_float+0xb6>
 8004154:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004156:	f10b 0b01 	add.w	fp, fp, #1
 800415a:	e7b9      	b.n	80040d0 <_printf_float+0x300>
 800415c:	4631      	mov	r1, r6
 800415e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004162:	4628      	mov	r0, r5
 8004164:	47b8      	blx	r7
 8004166:	3001      	adds	r0, #1
 8004168:	d1bf      	bne.n	80040ea <_printf_float+0x31a>
 800416a:	e68c      	b.n	8003e86 <_printf_float+0xb6>
 800416c:	464b      	mov	r3, r9
 800416e:	4631      	mov	r1, r6
 8004170:	4628      	mov	r0, r5
 8004172:	eb08 020a 	add.w	r2, r8, sl
 8004176:	47b8      	blx	r7
 8004178:	3001      	adds	r0, #1
 800417a:	d1c2      	bne.n	8004102 <_printf_float+0x332>
 800417c:	e683      	b.n	8003e86 <_printf_float+0xb6>
 800417e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004180:	2a01      	cmp	r2, #1
 8004182:	dc01      	bgt.n	8004188 <_printf_float+0x3b8>
 8004184:	07db      	lsls	r3, r3, #31
 8004186:	d537      	bpl.n	80041f8 <_printf_float+0x428>
 8004188:	2301      	movs	r3, #1
 800418a:	4642      	mov	r2, r8
 800418c:	4631      	mov	r1, r6
 800418e:	4628      	mov	r0, r5
 8004190:	47b8      	blx	r7
 8004192:	3001      	adds	r0, #1
 8004194:	f43f ae77 	beq.w	8003e86 <_printf_float+0xb6>
 8004198:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800419c:	4631      	mov	r1, r6
 800419e:	4628      	mov	r0, r5
 80041a0:	47b8      	blx	r7
 80041a2:	3001      	adds	r0, #1
 80041a4:	f43f ae6f 	beq.w	8003e86 <_printf_float+0xb6>
 80041a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80041ac:	2200      	movs	r2, #0
 80041ae:	2300      	movs	r3, #0
 80041b0:	f7fc fc04 	bl	80009bc <__aeabi_dcmpeq>
 80041b4:	b9d8      	cbnz	r0, 80041ee <_printf_float+0x41e>
 80041b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041b8:	f108 0201 	add.w	r2, r8, #1
 80041bc:	3b01      	subs	r3, #1
 80041be:	4631      	mov	r1, r6
 80041c0:	4628      	mov	r0, r5
 80041c2:	47b8      	blx	r7
 80041c4:	3001      	adds	r0, #1
 80041c6:	d10e      	bne.n	80041e6 <_printf_float+0x416>
 80041c8:	e65d      	b.n	8003e86 <_printf_float+0xb6>
 80041ca:	2301      	movs	r3, #1
 80041cc:	464a      	mov	r2, r9
 80041ce:	4631      	mov	r1, r6
 80041d0:	4628      	mov	r0, r5
 80041d2:	47b8      	blx	r7
 80041d4:	3001      	adds	r0, #1
 80041d6:	f43f ae56 	beq.w	8003e86 <_printf_float+0xb6>
 80041da:	f108 0801 	add.w	r8, r8, #1
 80041de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041e0:	3b01      	subs	r3, #1
 80041e2:	4543      	cmp	r3, r8
 80041e4:	dcf1      	bgt.n	80041ca <_printf_float+0x3fa>
 80041e6:	4653      	mov	r3, sl
 80041e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80041ec:	e6e0      	b.n	8003fb0 <_printf_float+0x1e0>
 80041ee:	f04f 0800 	mov.w	r8, #0
 80041f2:	f104 091a 	add.w	r9, r4, #26
 80041f6:	e7f2      	b.n	80041de <_printf_float+0x40e>
 80041f8:	2301      	movs	r3, #1
 80041fa:	4642      	mov	r2, r8
 80041fc:	e7df      	b.n	80041be <_printf_float+0x3ee>
 80041fe:	2301      	movs	r3, #1
 8004200:	464a      	mov	r2, r9
 8004202:	4631      	mov	r1, r6
 8004204:	4628      	mov	r0, r5
 8004206:	47b8      	blx	r7
 8004208:	3001      	adds	r0, #1
 800420a:	f43f ae3c 	beq.w	8003e86 <_printf_float+0xb6>
 800420e:	f108 0801 	add.w	r8, r8, #1
 8004212:	68e3      	ldr	r3, [r4, #12]
 8004214:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004216:	1a5b      	subs	r3, r3, r1
 8004218:	4543      	cmp	r3, r8
 800421a:	dcf0      	bgt.n	80041fe <_printf_float+0x42e>
 800421c:	e6fd      	b.n	800401a <_printf_float+0x24a>
 800421e:	f04f 0800 	mov.w	r8, #0
 8004222:	f104 0919 	add.w	r9, r4, #25
 8004226:	e7f4      	b.n	8004212 <_printf_float+0x442>

08004228 <_printf_common>:
 8004228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800422c:	4616      	mov	r6, r2
 800422e:	4699      	mov	r9, r3
 8004230:	688a      	ldr	r2, [r1, #8]
 8004232:	690b      	ldr	r3, [r1, #16]
 8004234:	4607      	mov	r7, r0
 8004236:	4293      	cmp	r3, r2
 8004238:	bfb8      	it	lt
 800423a:	4613      	movlt	r3, r2
 800423c:	6033      	str	r3, [r6, #0]
 800423e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004242:	460c      	mov	r4, r1
 8004244:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004248:	b10a      	cbz	r2, 800424e <_printf_common+0x26>
 800424a:	3301      	adds	r3, #1
 800424c:	6033      	str	r3, [r6, #0]
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	0699      	lsls	r1, r3, #26
 8004252:	bf42      	ittt	mi
 8004254:	6833      	ldrmi	r3, [r6, #0]
 8004256:	3302      	addmi	r3, #2
 8004258:	6033      	strmi	r3, [r6, #0]
 800425a:	6825      	ldr	r5, [r4, #0]
 800425c:	f015 0506 	ands.w	r5, r5, #6
 8004260:	d106      	bne.n	8004270 <_printf_common+0x48>
 8004262:	f104 0a19 	add.w	sl, r4, #25
 8004266:	68e3      	ldr	r3, [r4, #12]
 8004268:	6832      	ldr	r2, [r6, #0]
 800426a:	1a9b      	subs	r3, r3, r2
 800426c:	42ab      	cmp	r3, r5
 800426e:	dc28      	bgt.n	80042c2 <_printf_common+0x9a>
 8004270:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004274:	1e13      	subs	r3, r2, #0
 8004276:	6822      	ldr	r2, [r4, #0]
 8004278:	bf18      	it	ne
 800427a:	2301      	movne	r3, #1
 800427c:	0692      	lsls	r2, r2, #26
 800427e:	d42d      	bmi.n	80042dc <_printf_common+0xb4>
 8004280:	4649      	mov	r1, r9
 8004282:	4638      	mov	r0, r7
 8004284:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004288:	47c0      	blx	r8
 800428a:	3001      	adds	r0, #1
 800428c:	d020      	beq.n	80042d0 <_printf_common+0xa8>
 800428e:	6823      	ldr	r3, [r4, #0]
 8004290:	68e5      	ldr	r5, [r4, #12]
 8004292:	f003 0306 	and.w	r3, r3, #6
 8004296:	2b04      	cmp	r3, #4
 8004298:	bf18      	it	ne
 800429a:	2500      	movne	r5, #0
 800429c:	6832      	ldr	r2, [r6, #0]
 800429e:	f04f 0600 	mov.w	r6, #0
 80042a2:	68a3      	ldr	r3, [r4, #8]
 80042a4:	bf08      	it	eq
 80042a6:	1aad      	subeq	r5, r5, r2
 80042a8:	6922      	ldr	r2, [r4, #16]
 80042aa:	bf08      	it	eq
 80042ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042b0:	4293      	cmp	r3, r2
 80042b2:	bfc4      	itt	gt
 80042b4:	1a9b      	subgt	r3, r3, r2
 80042b6:	18ed      	addgt	r5, r5, r3
 80042b8:	341a      	adds	r4, #26
 80042ba:	42b5      	cmp	r5, r6
 80042bc:	d11a      	bne.n	80042f4 <_printf_common+0xcc>
 80042be:	2000      	movs	r0, #0
 80042c0:	e008      	b.n	80042d4 <_printf_common+0xac>
 80042c2:	2301      	movs	r3, #1
 80042c4:	4652      	mov	r2, sl
 80042c6:	4649      	mov	r1, r9
 80042c8:	4638      	mov	r0, r7
 80042ca:	47c0      	blx	r8
 80042cc:	3001      	adds	r0, #1
 80042ce:	d103      	bne.n	80042d8 <_printf_common+0xb0>
 80042d0:	f04f 30ff 	mov.w	r0, #4294967295
 80042d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042d8:	3501      	adds	r5, #1
 80042da:	e7c4      	b.n	8004266 <_printf_common+0x3e>
 80042dc:	2030      	movs	r0, #48	; 0x30
 80042de:	18e1      	adds	r1, r4, r3
 80042e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042e4:	1c5a      	adds	r2, r3, #1
 80042e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042ea:	4422      	add	r2, r4
 80042ec:	3302      	adds	r3, #2
 80042ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042f2:	e7c5      	b.n	8004280 <_printf_common+0x58>
 80042f4:	2301      	movs	r3, #1
 80042f6:	4622      	mov	r2, r4
 80042f8:	4649      	mov	r1, r9
 80042fa:	4638      	mov	r0, r7
 80042fc:	47c0      	blx	r8
 80042fe:	3001      	adds	r0, #1
 8004300:	d0e6      	beq.n	80042d0 <_printf_common+0xa8>
 8004302:	3601      	adds	r6, #1
 8004304:	e7d9      	b.n	80042ba <_printf_common+0x92>
	...

08004308 <_printf_i>:
 8004308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800430c:	460c      	mov	r4, r1
 800430e:	7e27      	ldrb	r7, [r4, #24]
 8004310:	4691      	mov	r9, r2
 8004312:	2f78      	cmp	r7, #120	; 0x78
 8004314:	4680      	mov	r8, r0
 8004316:	469a      	mov	sl, r3
 8004318:	990c      	ldr	r1, [sp, #48]	; 0x30
 800431a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800431e:	d807      	bhi.n	8004330 <_printf_i+0x28>
 8004320:	2f62      	cmp	r7, #98	; 0x62
 8004322:	d80a      	bhi.n	800433a <_printf_i+0x32>
 8004324:	2f00      	cmp	r7, #0
 8004326:	f000 80d9 	beq.w	80044dc <_printf_i+0x1d4>
 800432a:	2f58      	cmp	r7, #88	; 0x58
 800432c:	f000 80a4 	beq.w	8004478 <_printf_i+0x170>
 8004330:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004334:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004338:	e03a      	b.n	80043b0 <_printf_i+0xa8>
 800433a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800433e:	2b15      	cmp	r3, #21
 8004340:	d8f6      	bhi.n	8004330 <_printf_i+0x28>
 8004342:	a001      	add	r0, pc, #4	; (adr r0, 8004348 <_printf_i+0x40>)
 8004344:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004348:	080043a1 	.word	0x080043a1
 800434c:	080043b5 	.word	0x080043b5
 8004350:	08004331 	.word	0x08004331
 8004354:	08004331 	.word	0x08004331
 8004358:	08004331 	.word	0x08004331
 800435c:	08004331 	.word	0x08004331
 8004360:	080043b5 	.word	0x080043b5
 8004364:	08004331 	.word	0x08004331
 8004368:	08004331 	.word	0x08004331
 800436c:	08004331 	.word	0x08004331
 8004370:	08004331 	.word	0x08004331
 8004374:	080044c3 	.word	0x080044c3
 8004378:	080043e5 	.word	0x080043e5
 800437c:	080044a5 	.word	0x080044a5
 8004380:	08004331 	.word	0x08004331
 8004384:	08004331 	.word	0x08004331
 8004388:	080044e5 	.word	0x080044e5
 800438c:	08004331 	.word	0x08004331
 8004390:	080043e5 	.word	0x080043e5
 8004394:	08004331 	.word	0x08004331
 8004398:	08004331 	.word	0x08004331
 800439c:	080044ad 	.word	0x080044ad
 80043a0:	680b      	ldr	r3, [r1, #0]
 80043a2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80043a6:	1d1a      	adds	r2, r3, #4
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	600a      	str	r2, [r1, #0]
 80043ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043b0:	2301      	movs	r3, #1
 80043b2:	e0a4      	b.n	80044fe <_printf_i+0x1f6>
 80043b4:	6825      	ldr	r5, [r4, #0]
 80043b6:	6808      	ldr	r0, [r1, #0]
 80043b8:	062e      	lsls	r6, r5, #24
 80043ba:	f100 0304 	add.w	r3, r0, #4
 80043be:	d50a      	bpl.n	80043d6 <_printf_i+0xce>
 80043c0:	6805      	ldr	r5, [r0, #0]
 80043c2:	600b      	str	r3, [r1, #0]
 80043c4:	2d00      	cmp	r5, #0
 80043c6:	da03      	bge.n	80043d0 <_printf_i+0xc8>
 80043c8:	232d      	movs	r3, #45	; 0x2d
 80043ca:	426d      	negs	r5, r5
 80043cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043d0:	230a      	movs	r3, #10
 80043d2:	485e      	ldr	r0, [pc, #376]	; (800454c <_printf_i+0x244>)
 80043d4:	e019      	b.n	800440a <_printf_i+0x102>
 80043d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80043da:	6805      	ldr	r5, [r0, #0]
 80043dc:	600b      	str	r3, [r1, #0]
 80043de:	bf18      	it	ne
 80043e0:	b22d      	sxthne	r5, r5
 80043e2:	e7ef      	b.n	80043c4 <_printf_i+0xbc>
 80043e4:	680b      	ldr	r3, [r1, #0]
 80043e6:	6825      	ldr	r5, [r4, #0]
 80043e8:	1d18      	adds	r0, r3, #4
 80043ea:	6008      	str	r0, [r1, #0]
 80043ec:	0628      	lsls	r0, r5, #24
 80043ee:	d501      	bpl.n	80043f4 <_printf_i+0xec>
 80043f0:	681d      	ldr	r5, [r3, #0]
 80043f2:	e002      	b.n	80043fa <_printf_i+0xf2>
 80043f4:	0669      	lsls	r1, r5, #25
 80043f6:	d5fb      	bpl.n	80043f0 <_printf_i+0xe8>
 80043f8:	881d      	ldrh	r5, [r3, #0]
 80043fa:	2f6f      	cmp	r7, #111	; 0x6f
 80043fc:	bf0c      	ite	eq
 80043fe:	2308      	moveq	r3, #8
 8004400:	230a      	movne	r3, #10
 8004402:	4852      	ldr	r0, [pc, #328]	; (800454c <_printf_i+0x244>)
 8004404:	2100      	movs	r1, #0
 8004406:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800440a:	6866      	ldr	r6, [r4, #4]
 800440c:	2e00      	cmp	r6, #0
 800440e:	bfa8      	it	ge
 8004410:	6821      	ldrge	r1, [r4, #0]
 8004412:	60a6      	str	r6, [r4, #8]
 8004414:	bfa4      	itt	ge
 8004416:	f021 0104 	bicge.w	r1, r1, #4
 800441a:	6021      	strge	r1, [r4, #0]
 800441c:	b90d      	cbnz	r5, 8004422 <_printf_i+0x11a>
 800441e:	2e00      	cmp	r6, #0
 8004420:	d04d      	beq.n	80044be <_printf_i+0x1b6>
 8004422:	4616      	mov	r6, r2
 8004424:	fbb5 f1f3 	udiv	r1, r5, r3
 8004428:	fb03 5711 	mls	r7, r3, r1, r5
 800442c:	5dc7      	ldrb	r7, [r0, r7]
 800442e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004432:	462f      	mov	r7, r5
 8004434:	42bb      	cmp	r3, r7
 8004436:	460d      	mov	r5, r1
 8004438:	d9f4      	bls.n	8004424 <_printf_i+0x11c>
 800443a:	2b08      	cmp	r3, #8
 800443c:	d10b      	bne.n	8004456 <_printf_i+0x14e>
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	07df      	lsls	r7, r3, #31
 8004442:	d508      	bpl.n	8004456 <_printf_i+0x14e>
 8004444:	6923      	ldr	r3, [r4, #16]
 8004446:	6861      	ldr	r1, [r4, #4]
 8004448:	4299      	cmp	r1, r3
 800444a:	bfde      	ittt	le
 800444c:	2330      	movle	r3, #48	; 0x30
 800444e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004452:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004456:	1b92      	subs	r2, r2, r6
 8004458:	6122      	str	r2, [r4, #16]
 800445a:	464b      	mov	r3, r9
 800445c:	4621      	mov	r1, r4
 800445e:	4640      	mov	r0, r8
 8004460:	f8cd a000 	str.w	sl, [sp]
 8004464:	aa03      	add	r2, sp, #12
 8004466:	f7ff fedf 	bl	8004228 <_printf_common>
 800446a:	3001      	adds	r0, #1
 800446c:	d14c      	bne.n	8004508 <_printf_i+0x200>
 800446e:	f04f 30ff 	mov.w	r0, #4294967295
 8004472:	b004      	add	sp, #16
 8004474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004478:	4834      	ldr	r0, [pc, #208]	; (800454c <_printf_i+0x244>)
 800447a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800447e:	680e      	ldr	r6, [r1, #0]
 8004480:	6823      	ldr	r3, [r4, #0]
 8004482:	f856 5b04 	ldr.w	r5, [r6], #4
 8004486:	061f      	lsls	r7, r3, #24
 8004488:	600e      	str	r6, [r1, #0]
 800448a:	d514      	bpl.n	80044b6 <_printf_i+0x1ae>
 800448c:	07d9      	lsls	r1, r3, #31
 800448e:	bf44      	itt	mi
 8004490:	f043 0320 	orrmi.w	r3, r3, #32
 8004494:	6023      	strmi	r3, [r4, #0]
 8004496:	b91d      	cbnz	r5, 80044a0 <_printf_i+0x198>
 8004498:	6823      	ldr	r3, [r4, #0]
 800449a:	f023 0320 	bic.w	r3, r3, #32
 800449e:	6023      	str	r3, [r4, #0]
 80044a0:	2310      	movs	r3, #16
 80044a2:	e7af      	b.n	8004404 <_printf_i+0xfc>
 80044a4:	6823      	ldr	r3, [r4, #0]
 80044a6:	f043 0320 	orr.w	r3, r3, #32
 80044aa:	6023      	str	r3, [r4, #0]
 80044ac:	2378      	movs	r3, #120	; 0x78
 80044ae:	4828      	ldr	r0, [pc, #160]	; (8004550 <_printf_i+0x248>)
 80044b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044b4:	e7e3      	b.n	800447e <_printf_i+0x176>
 80044b6:	065e      	lsls	r6, r3, #25
 80044b8:	bf48      	it	mi
 80044ba:	b2ad      	uxthmi	r5, r5
 80044bc:	e7e6      	b.n	800448c <_printf_i+0x184>
 80044be:	4616      	mov	r6, r2
 80044c0:	e7bb      	b.n	800443a <_printf_i+0x132>
 80044c2:	680b      	ldr	r3, [r1, #0]
 80044c4:	6826      	ldr	r6, [r4, #0]
 80044c6:	1d1d      	adds	r5, r3, #4
 80044c8:	6960      	ldr	r0, [r4, #20]
 80044ca:	600d      	str	r5, [r1, #0]
 80044cc:	0635      	lsls	r5, r6, #24
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	d501      	bpl.n	80044d6 <_printf_i+0x1ce>
 80044d2:	6018      	str	r0, [r3, #0]
 80044d4:	e002      	b.n	80044dc <_printf_i+0x1d4>
 80044d6:	0671      	lsls	r1, r6, #25
 80044d8:	d5fb      	bpl.n	80044d2 <_printf_i+0x1ca>
 80044da:	8018      	strh	r0, [r3, #0]
 80044dc:	2300      	movs	r3, #0
 80044de:	4616      	mov	r6, r2
 80044e0:	6123      	str	r3, [r4, #16]
 80044e2:	e7ba      	b.n	800445a <_printf_i+0x152>
 80044e4:	680b      	ldr	r3, [r1, #0]
 80044e6:	1d1a      	adds	r2, r3, #4
 80044e8:	600a      	str	r2, [r1, #0]
 80044ea:	681e      	ldr	r6, [r3, #0]
 80044ec:	2100      	movs	r1, #0
 80044ee:	4630      	mov	r0, r6
 80044f0:	6862      	ldr	r2, [r4, #4]
 80044f2:	f000 fed7 	bl	80052a4 <memchr>
 80044f6:	b108      	cbz	r0, 80044fc <_printf_i+0x1f4>
 80044f8:	1b80      	subs	r0, r0, r6
 80044fa:	6060      	str	r0, [r4, #4]
 80044fc:	6863      	ldr	r3, [r4, #4]
 80044fe:	6123      	str	r3, [r4, #16]
 8004500:	2300      	movs	r3, #0
 8004502:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004506:	e7a8      	b.n	800445a <_printf_i+0x152>
 8004508:	4632      	mov	r2, r6
 800450a:	4649      	mov	r1, r9
 800450c:	4640      	mov	r0, r8
 800450e:	6923      	ldr	r3, [r4, #16]
 8004510:	47d0      	blx	sl
 8004512:	3001      	adds	r0, #1
 8004514:	d0ab      	beq.n	800446e <_printf_i+0x166>
 8004516:	6823      	ldr	r3, [r4, #0]
 8004518:	079b      	lsls	r3, r3, #30
 800451a:	d413      	bmi.n	8004544 <_printf_i+0x23c>
 800451c:	68e0      	ldr	r0, [r4, #12]
 800451e:	9b03      	ldr	r3, [sp, #12]
 8004520:	4298      	cmp	r0, r3
 8004522:	bfb8      	it	lt
 8004524:	4618      	movlt	r0, r3
 8004526:	e7a4      	b.n	8004472 <_printf_i+0x16a>
 8004528:	2301      	movs	r3, #1
 800452a:	4632      	mov	r2, r6
 800452c:	4649      	mov	r1, r9
 800452e:	4640      	mov	r0, r8
 8004530:	47d0      	blx	sl
 8004532:	3001      	adds	r0, #1
 8004534:	d09b      	beq.n	800446e <_printf_i+0x166>
 8004536:	3501      	adds	r5, #1
 8004538:	68e3      	ldr	r3, [r4, #12]
 800453a:	9903      	ldr	r1, [sp, #12]
 800453c:	1a5b      	subs	r3, r3, r1
 800453e:	42ab      	cmp	r3, r5
 8004540:	dcf2      	bgt.n	8004528 <_printf_i+0x220>
 8004542:	e7eb      	b.n	800451c <_printf_i+0x214>
 8004544:	2500      	movs	r5, #0
 8004546:	f104 0619 	add.w	r6, r4, #25
 800454a:	e7f5      	b.n	8004538 <_printf_i+0x230>
 800454c:	08006a46 	.word	0x08006a46
 8004550:	08006a57 	.word	0x08006a57

08004554 <siprintf>:
 8004554:	b40e      	push	{r1, r2, r3}
 8004556:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800455a:	b500      	push	{lr}
 800455c:	b09c      	sub	sp, #112	; 0x70
 800455e:	ab1d      	add	r3, sp, #116	; 0x74
 8004560:	9002      	str	r0, [sp, #8]
 8004562:	9006      	str	r0, [sp, #24]
 8004564:	9107      	str	r1, [sp, #28]
 8004566:	9104      	str	r1, [sp, #16]
 8004568:	4808      	ldr	r0, [pc, #32]	; (800458c <siprintf+0x38>)
 800456a:	4909      	ldr	r1, [pc, #36]	; (8004590 <siprintf+0x3c>)
 800456c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004570:	9105      	str	r1, [sp, #20]
 8004572:	6800      	ldr	r0, [r0, #0]
 8004574:	a902      	add	r1, sp, #8
 8004576:	9301      	str	r3, [sp, #4]
 8004578:	f001 fb42 	bl	8005c00 <_svfiprintf_r>
 800457c:	2200      	movs	r2, #0
 800457e:	9b02      	ldr	r3, [sp, #8]
 8004580:	701a      	strb	r2, [r3, #0]
 8004582:	b01c      	add	sp, #112	; 0x70
 8004584:	f85d eb04 	ldr.w	lr, [sp], #4
 8004588:	b003      	add	sp, #12
 800458a:	4770      	bx	lr
 800458c:	20000010 	.word	0x20000010
 8004590:	ffff0208 	.word	0xffff0208

08004594 <quorem>:
 8004594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004598:	6903      	ldr	r3, [r0, #16]
 800459a:	690c      	ldr	r4, [r1, #16]
 800459c:	4607      	mov	r7, r0
 800459e:	42a3      	cmp	r3, r4
 80045a0:	f2c0 8083 	blt.w	80046aa <quorem+0x116>
 80045a4:	3c01      	subs	r4, #1
 80045a6:	f100 0514 	add.w	r5, r0, #20
 80045aa:	f101 0814 	add.w	r8, r1, #20
 80045ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045b2:	9301      	str	r3, [sp, #4]
 80045b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80045b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045bc:	3301      	adds	r3, #1
 80045be:	429a      	cmp	r2, r3
 80045c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80045c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80045c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80045cc:	d332      	bcc.n	8004634 <quorem+0xa0>
 80045ce:	f04f 0e00 	mov.w	lr, #0
 80045d2:	4640      	mov	r0, r8
 80045d4:	46ac      	mov	ip, r5
 80045d6:	46f2      	mov	sl, lr
 80045d8:	f850 2b04 	ldr.w	r2, [r0], #4
 80045dc:	b293      	uxth	r3, r2
 80045de:	fb06 e303 	mla	r3, r6, r3, lr
 80045e2:	0c12      	lsrs	r2, r2, #16
 80045e4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80045e8:	fb06 e202 	mla	r2, r6, r2, lr
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	ebaa 0303 	sub.w	r3, sl, r3
 80045f2:	f8dc a000 	ldr.w	sl, [ip]
 80045f6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80045fa:	fa1f fa8a 	uxth.w	sl, sl
 80045fe:	4453      	add	r3, sl
 8004600:	fa1f fa82 	uxth.w	sl, r2
 8004604:	f8dc 2000 	ldr.w	r2, [ip]
 8004608:	4581      	cmp	r9, r0
 800460a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800460e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004612:	b29b      	uxth	r3, r3
 8004614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004618:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800461c:	f84c 3b04 	str.w	r3, [ip], #4
 8004620:	d2da      	bcs.n	80045d8 <quorem+0x44>
 8004622:	f855 300b 	ldr.w	r3, [r5, fp]
 8004626:	b92b      	cbnz	r3, 8004634 <quorem+0xa0>
 8004628:	9b01      	ldr	r3, [sp, #4]
 800462a:	3b04      	subs	r3, #4
 800462c:	429d      	cmp	r5, r3
 800462e:	461a      	mov	r2, r3
 8004630:	d32f      	bcc.n	8004692 <quorem+0xfe>
 8004632:	613c      	str	r4, [r7, #16]
 8004634:	4638      	mov	r0, r7
 8004636:	f001 f8cb 	bl	80057d0 <__mcmp>
 800463a:	2800      	cmp	r0, #0
 800463c:	db25      	blt.n	800468a <quorem+0xf6>
 800463e:	4628      	mov	r0, r5
 8004640:	f04f 0c00 	mov.w	ip, #0
 8004644:	3601      	adds	r6, #1
 8004646:	f858 1b04 	ldr.w	r1, [r8], #4
 800464a:	f8d0 e000 	ldr.w	lr, [r0]
 800464e:	b28b      	uxth	r3, r1
 8004650:	ebac 0303 	sub.w	r3, ip, r3
 8004654:	fa1f f28e 	uxth.w	r2, lr
 8004658:	4413      	add	r3, r2
 800465a:	0c0a      	lsrs	r2, r1, #16
 800465c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004660:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004664:	b29b      	uxth	r3, r3
 8004666:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800466a:	45c1      	cmp	r9, r8
 800466c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004670:	f840 3b04 	str.w	r3, [r0], #4
 8004674:	d2e7      	bcs.n	8004646 <quorem+0xb2>
 8004676:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800467a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800467e:	b922      	cbnz	r2, 800468a <quorem+0xf6>
 8004680:	3b04      	subs	r3, #4
 8004682:	429d      	cmp	r5, r3
 8004684:	461a      	mov	r2, r3
 8004686:	d30a      	bcc.n	800469e <quorem+0x10a>
 8004688:	613c      	str	r4, [r7, #16]
 800468a:	4630      	mov	r0, r6
 800468c:	b003      	add	sp, #12
 800468e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	3b04      	subs	r3, #4
 8004696:	2a00      	cmp	r2, #0
 8004698:	d1cb      	bne.n	8004632 <quorem+0x9e>
 800469a:	3c01      	subs	r4, #1
 800469c:	e7c6      	b.n	800462c <quorem+0x98>
 800469e:	6812      	ldr	r2, [r2, #0]
 80046a0:	3b04      	subs	r3, #4
 80046a2:	2a00      	cmp	r2, #0
 80046a4:	d1f0      	bne.n	8004688 <quorem+0xf4>
 80046a6:	3c01      	subs	r4, #1
 80046a8:	e7eb      	b.n	8004682 <quorem+0xee>
 80046aa:	2000      	movs	r0, #0
 80046ac:	e7ee      	b.n	800468c <quorem+0xf8>
	...

080046b0 <_dtoa_r>:
 80046b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b4:	4616      	mov	r6, r2
 80046b6:	461f      	mov	r7, r3
 80046b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80046ba:	b099      	sub	sp, #100	; 0x64
 80046bc:	4605      	mov	r5, r0
 80046be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80046c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80046c6:	b974      	cbnz	r4, 80046e6 <_dtoa_r+0x36>
 80046c8:	2010      	movs	r0, #16
 80046ca:	f000 fde3 	bl	8005294 <malloc>
 80046ce:	4602      	mov	r2, r0
 80046d0:	6268      	str	r0, [r5, #36]	; 0x24
 80046d2:	b920      	cbnz	r0, 80046de <_dtoa_r+0x2e>
 80046d4:	21ea      	movs	r1, #234	; 0xea
 80046d6:	4bae      	ldr	r3, [pc, #696]	; (8004990 <_dtoa_r+0x2e0>)
 80046d8:	48ae      	ldr	r0, [pc, #696]	; (8004994 <_dtoa_r+0x2e4>)
 80046da:	f001 fba1 	bl	8005e20 <__assert_func>
 80046de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80046e2:	6004      	str	r4, [r0, #0]
 80046e4:	60c4      	str	r4, [r0, #12]
 80046e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046e8:	6819      	ldr	r1, [r3, #0]
 80046ea:	b151      	cbz	r1, 8004702 <_dtoa_r+0x52>
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	2301      	movs	r3, #1
 80046f0:	4093      	lsls	r3, r2
 80046f2:	604a      	str	r2, [r1, #4]
 80046f4:	608b      	str	r3, [r1, #8]
 80046f6:	4628      	mov	r0, r5
 80046f8:	f000 fe30 	bl	800535c <_Bfree>
 80046fc:	2200      	movs	r2, #0
 80046fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	1e3b      	subs	r3, r7, #0
 8004704:	bfaf      	iteee	ge
 8004706:	2300      	movge	r3, #0
 8004708:	2201      	movlt	r2, #1
 800470a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800470e:	9305      	strlt	r3, [sp, #20]
 8004710:	bfa8      	it	ge
 8004712:	f8c8 3000 	strge.w	r3, [r8]
 8004716:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800471a:	4b9f      	ldr	r3, [pc, #636]	; (8004998 <_dtoa_r+0x2e8>)
 800471c:	bfb8      	it	lt
 800471e:	f8c8 2000 	strlt.w	r2, [r8]
 8004722:	ea33 0309 	bics.w	r3, r3, r9
 8004726:	d119      	bne.n	800475c <_dtoa_r+0xac>
 8004728:	f242 730f 	movw	r3, #9999	; 0x270f
 800472c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004734:	4333      	orrs	r3, r6
 8004736:	f000 8580 	beq.w	800523a <_dtoa_r+0xb8a>
 800473a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800473c:	b953      	cbnz	r3, 8004754 <_dtoa_r+0xa4>
 800473e:	4b97      	ldr	r3, [pc, #604]	; (800499c <_dtoa_r+0x2ec>)
 8004740:	e022      	b.n	8004788 <_dtoa_r+0xd8>
 8004742:	4b97      	ldr	r3, [pc, #604]	; (80049a0 <_dtoa_r+0x2f0>)
 8004744:	9308      	str	r3, [sp, #32]
 8004746:	3308      	adds	r3, #8
 8004748:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	9808      	ldr	r0, [sp, #32]
 800474e:	b019      	add	sp, #100	; 0x64
 8004750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004754:	4b91      	ldr	r3, [pc, #580]	; (800499c <_dtoa_r+0x2ec>)
 8004756:	9308      	str	r3, [sp, #32]
 8004758:	3303      	adds	r3, #3
 800475a:	e7f5      	b.n	8004748 <_dtoa_r+0x98>
 800475c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004760:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004764:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004768:	2200      	movs	r2, #0
 800476a:	2300      	movs	r3, #0
 800476c:	f7fc f926 	bl	80009bc <__aeabi_dcmpeq>
 8004770:	4680      	mov	r8, r0
 8004772:	b158      	cbz	r0, 800478c <_dtoa_r+0xdc>
 8004774:	2301      	movs	r3, #1
 8004776:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 8559 	beq.w	8005234 <_dtoa_r+0xb84>
 8004782:	4888      	ldr	r0, [pc, #544]	; (80049a4 <_dtoa_r+0x2f4>)
 8004784:	6018      	str	r0, [r3, #0]
 8004786:	1e43      	subs	r3, r0, #1
 8004788:	9308      	str	r3, [sp, #32]
 800478a:	e7df      	b.n	800474c <_dtoa_r+0x9c>
 800478c:	ab16      	add	r3, sp, #88	; 0x58
 800478e:	9301      	str	r3, [sp, #4]
 8004790:	ab17      	add	r3, sp, #92	; 0x5c
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	4628      	mov	r0, r5
 8004796:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800479a:	f001 f8c5 	bl	8005928 <__d2b>
 800479e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80047a2:	4682      	mov	sl, r0
 80047a4:	2c00      	cmp	r4, #0
 80047a6:	d07e      	beq.n	80048a6 <_dtoa_r+0x1f6>
 80047a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80047b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80047ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80047be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80047c2:	2200      	movs	r2, #0
 80047c4:	4b78      	ldr	r3, [pc, #480]	; (80049a8 <_dtoa_r+0x2f8>)
 80047c6:	f7fb fcd9 	bl	800017c <__aeabi_dsub>
 80047ca:	a36b      	add	r3, pc, #428	; (adr r3, 8004978 <_dtoa_r+0x2c8>)
 80047cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d0:	f7fb fe8c 	bl	80004ec <__aeabi_dmul>
 80047d4:	a36a      	add	r3, pc, #424	; (adr r3, 8004980 <_dtoa_r+0x2d0>)
 80047d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047da:	f7fb fcd1 	bl	8000180 <__adddf3>
 80047de:	4606      	mov	r6, r0
 80047e0:	4620      	mov	r0, r4
 80047e2:	460f      	mov	r7, r1
 80047e4:	f7fb fe18 	bl	8000418 <__aeabi_i2d>
 80047e8:	a367      	add	r3, pc, #412	; (adr r3, 8004988 <_dtoa_r+0x2d8>)
 80047ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ee:	f7fb fe7d 	bl	80004ec <__aeabi_dmul>
 80047f2:	4602      	mov	r2, r0
 80047f4:	460b      	mov	r3, r1
 80047f6:	4630      	mov	r0, r6
 80047f8:	4639      	mov	r1, r7
 80047fa:	f7fb fcc1 	bl	8000180 <__adddf3>
 80047fe:	4606      	mov	r6, r0
 8004800:	460f      	mov	r7, r1
 8004802:	f7fc f923 	bl	8000a4c <__aeabi_d2iz>
 8004806:	2200      	movs	r2, #0
 8004808:	4681      	mov	r9, r0
 800480a:	2300      	movs	r3, #0
 800480c:	4630      	mov	r0, r6
 800480e:	4639      	mov	r1, r7
 8004810:	f7fc f8de 	bl	80009d0 <__aeabi_dcmplt>
 8004814:	b148      	cbz	r0, 800482a <_dtoa_r+0x17a>
 8004816:	4648      	mov	r0, r9
 8004818:	f7fb fdfe 	bl	8000418 <__aeabi_i2d>
 800481c:	4632      	mov	r2, r6
 800481e:	463b      	mov	r3, r7
 8004820:	f7fc f8cc 	bl	80009bc <__aeabi_dcmpeq>
 8004824:	b908      	cbnz	r0, 800482a <_dtoa_r+0x17a>
 8004826:	f109 39ff 	add.w	r9, r9, #4294967295
 800482a:	f1b9 0f16 	cmp.w	r9, #22
 800482e:	d857      	bhi.n	80048e0 <_dtoa_r+0x230>
 8004830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004834:	4b5d      	ldr	r3, [pc, #372]	; (80049ac <_dtoa_r+0x2fc>)
 8004836:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800483a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483e:	f7fc f8c7 	bl	80009d0 <__aeabi_dcmplt>
 8004842:	2800      	cmp	r0, #0
 8004844:	d04e      	beq.n	80048e4 <_dtoa_r+0x234>
 8004846:	2300      	movs	r3, #0
 8004848:	f109 39ff 	add.w	r9, r9, #4294967295
 800484c:	930f      	str	r3, [sp, #60]	; 0x3c
 800484e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004850:	1b1c      	subs	r4, r3, r4
 8004852:	1e63      	subs	r3, r4, #1
 8004854:	9309      	str	r3, [sp, #36]	; 0x24
 8004856:	bf49      	itett	mi
 8004858:	f1c4 0301 	rsbmi	r3, r4, #1
 800485c:	2300      	movpl	r3, #0
 800485e:	9306      	strmi	r3, [sp, #24]
 8004860:	2300      	movmi	r3, #0
 8004862:	bf54      	ite	pl
 8004864:	9306      	strpl	r3, [sp, #24]
 8004866:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004868:	f1b9 0f00 	cmp.w	r9, #0
 800486c:	db3c      	blt.n	80048e8 <_dtoa_r+0x238>
 800486e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004870:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004874:	444b      	add	r3, r9
 8004876:	9309      	str	r3, [sp, #36]	; 0x24
 8004878:	2300      	movs	r3, #0
 800487a:	930a      	str	r3, [sp, #40]	; 0x28
 800487c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800487e:	2b09      	cmp	r3, #9
 8004880:	d86c      	bhi.n	800495c <_dtoa_r+0x2ac>
 8004882:	2b05      	cmp	r3, #5
 8004884:	bfc4      	itt	gt
 8004886:	3b04      	subgt	r3, #4
 8004888:	9322      	strgt	r3, [sp, #136]	; 0x88
 800488a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800488c:	bfc8      	it	gt
 800488e:	2400      	movgt	r4, #0
 8004890:	f1a3 0302 	sub.w	r3, r3, #2
 8004894:	bfd8      	it	le
 8004896:	2401      	movle	r4, #1
 8004898:	2b03      	cmp	r3, #3
 800489a:	f200 808b 	bhi.w	80049b4 <_dtoa_r+0x304>
 800489e:	e8df f003 	tbb	[pc, r3]
 80048a2:	4f2d      	.short	0x4f2d
 80048a4:	5b4d      	.short	0x5b4d
 80048a6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80048aa:	441c      	add	r4, r3
 80048ac:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	bfc3      	ittte	gt
 80048b4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80048b8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80048bc:	fa09 f303 	lslgt.w	r3, r9, r3
 80048c0:	f1c3 0320 	rsble	r3, r3, #32
 80048c4:	bfc6      	itte	gt
 80048c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80048ca:	4318      	orrgt	r0, r3
 80048cc:	fa06 f003 	lslle.w	r0, r6, r3
 80048d0:	f7fb fd92 	bl	80003f8 <__aeabi_ui2d>
 80048d4:	2301      	movs	r3, #1
 80048d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80048da:	3c01      	subs	r4, #1
 80048dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80048de:	e770      	b.n	80047c2 <_dtoa_r+0x112>
 80048e0:	2301      	movs	r3, #1
 80048e2:	e7b3      	b.n	800484c <_dtoa_r+0x19c>
 80048e4:	900f      	str	r0, [sp, #60]	; 0x3c
 80048e6:	e7b2      	b.n	800484e <_dtoa_r+0x19e>
 80048e8:	9b06      	ldr	r3, [sp, #24]
 80048ea:	eba3 0309 	sub.w	r3, r3, r9
 80048ee:	9306      	str	r3, [sp, #24]
 80048f0:	f1c9 0300 	rsb	r3, r9, #0
 80048f4:	930a      	str	r3, [sp, #40]	; 0x28
 80048f6:	2300      	movs	r3, #0
 80048f8:	930e      	str	r3, [sp, #56]	; 0x38
 80048fa:	e7bf      	b.n	800487c <_dtoa_r+0x1cc>
 80048fc:	2300      	movs	r3, #0
 80048fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8004900:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004902:	2b00      	cmp	r3, #0
 8004904:	dc59      	bgt.n	80049ba <_dtoa_r+0x30a>
 8004906:	f04f 0b01 	mov.w	fp, #1
 800490a:	465b      	mov	r3, fp
 800490c:	f8cd b008 	str.w	fp, [sp, #8]
 8004910:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004914:	2200      	movs	r2, #0
 8004916:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004918:	6042      	str	r2, [r0, #4]
 800491a:	2204      	movs	r2, #4
 800491c:	f102 0614 	add.w	r6, r2, #20
 8004920:	429e      	cmp	r6, r3
 8004922:	6841      	ldr	r1, [r0, #4]
 8004924:	d94f      	bls.n	80049c6 <_dtoa_r+0x316>
 8004926:	4628      	mov	r0, r5
 8004928:	f000 fcd8 	bl	80052dc <_Balloc>
 800492c:	9008      	str	r0, [sp, #32]
 800492e:	2800      	cmp	r0, #0
 8004930:	d14d      	bne.n	80049ce <_dtoa_r+0x31e>
 8004932:	4602      	mov	r2, r0
 8004934:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004938:	4b1d      	ldr	r3, [pc, #116]	; (80049b0 <_dtoa_r+0x300>)
 800493a:	e6cd      	b.n	80046d8 <_dtoa_r+0x28>
 800493c:	2301      	movs	r3, #1
 800493e:	e7de      	b.n	80048fe <_dtoa_r+0x24e>
 8004940:	2300      	movs	r3, #0
 8004942:	930b      	str	r3, [sp, #44]	; 0x2c
 8004944:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004946:	eb09 0b03 	add.w	fp, r9, r3
 800494a:	f10b 0301 	add.w	r3, fp, #1
 800494e:	2b01      	cmp	r3, #1
 8004950:	9302      	str	r3, [sp, #8]
 8004952:	bfb8      	it	lt
 8004954:	2301      	movlt	r3, #1
 8004956:	e7dd      	b.n	8004914 <_dtoa_r+0x264>
 8004958:	2301      	movs	r3, #1
 800495a:	e7f2      	b.n	8004942 <_dtoa_r+0x292>
 800495c:	2401      	movs	r4, #1
 800495e:	2300      	movs	r3, #0
 8004960:	940b      	str	r4, [sp, #44]	; 0x2c
 8004962:	9322      	str	r3, [sp, #136]	; 0x88
 8004964:	f04f 3bff 	mov.w	fp, #4294967295
 8004968:	2200      	movs	r2, #0
 800496a:	2312      	movs	r3, #18
 800496c:	f8cd b008 	str.w	fp, [sp, #8]
 8004970:	9223      	str	r2, [sp, #140]	; 0x8c
 8004972:	e7cf      	b.n	8004914 <_dtoa_r+0x264>
 8004974:	f3af 8000 	nop.w
 8004978:	636f4361 	.word	0x636f4361
 800497c:	3fd287a7 	.word	0x3fd287a7
 8004980:	8b60c8b3 	.word	0x8b60c8b3
 8004984:	3fc68a28 	.word	0x3fc68a28
 8004988:	509f79fb 	.word	0x509f79fb
 800498c:	3fd34413 	.word	0x3fd34413
 8004990:	08006a75 	.word	0x08006a75
 8004994:	08006a8c 	.word	0x08006a8c
 8004998:	7ff00000 	.word	0x7ff00000
 800499c:	08006a71 	.word	0x08006a71
 80049a0:	08006a68 	.word	0x08006a68
 80049a4:	08006a45 	.word	0x08006a45
 80049a8:	3ff80000 	.word	0x3ff80000
 80049ac:	08006b88 	.word	0x08006b88
 80049b0:	08006aeb 	.word	0x08006aeb
 80049b4:	2301      	movs	r3, #1
 80049b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80049b8:	e7d4      	b.n	8004964 <_dtoa_r+0x2b4>
 80049ba:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80049be:	465b      	mov	r3, fp
 80049c0:	f8cd b008 	str.w	fp, [sp, #8]
 80049c4:	e7a6      	b.n	8004914 <_dtoa_r+0x264>
 80049c6:	3101      	adds	r1, #1
 80049c8:	6041      	str	r1, [r0, #4]
 80049ca:	0052      	lsls	r2, r2, #1
 80049cc:	e7a6      	b.n	800491c <_dtoa_r+0x26c>
 80049ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80049d0:	9a08      	ldr	r2, [sp, #32]
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	9b02      	ldr	r3, [sp, #8]
 80049d6:	2b0e      	cmp	r3, #14
 80049d8:	f200 80a8 	bhi.w	8004b2c <_dtoa_r+0x47c>
 80049dc:	2c00      	cmp	r4, #0
 80049de:	f000 80a5 	beq.w	8004b2c <_dtoa_r+0x47c>
 80049e2:	f1b9 0f00 	cmp.w	r9, #0
 80049e6:	dd34      	ble.n	8004a52 <_dtoa_r+0x3a2>
 80049e8:	4a9a      	ldr	r2, [pc, #616]	; (8004c54 <_dtoa_r+0x5a4>)
 80049ea:	f009 030f 	and.w	r3, r9, #15
 80049ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049f2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80049f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80049fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80049fe:	ea4f 1429 	mov.w	r4, r9, asr #4
 8004a02:	d016      	beq.n	8004a32 <_dtoa_r+0x382>
 8004a04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a08:	4b93      	ldr	r3, [pc, #588]	; (8004c58 <_dtoa_r+0x5a8>)
 8004a0a:	2703      	movs	r7, #3
 8004a0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a10:	f7fb fe96 	bl	8000740 <__aeabi_ddiv>
 8004a14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a18:	f004 040f 	and.w	r4, r4, #15
 8004a1c:	4e8e      	ldr	r6, [pc, #568]	; (8004c58 <_dtoa_r+0x5a8>)
 8004a1e:	b954      	cbnz	r4, 8004a36 <_dtoa_r+0x386>
 8004a20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a28:	f7fb fe8a 	bl	8000740 <__aeabi_ddiv>
 8004a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a30:	e029      	b.n	8004a86 <_dtoa_r+0x3d6>
 8004a32:	2702      	movs	r7, #2
 8004a34:	e7f2      	b.n	8004a1c <_dtoa_r+0x36c>
 8004a36:	07e1      	lsls	r1, r4, #31
 8004a38:	d508      	bpl.n	8004a4c <_dtoa_r+0x39c>
 8004a3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a3e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004a42:	f7fb fd53 	bl	80004ec <__aeabi_dmul>
 8004a46:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a4a:	3701      	adds	r7, #1
 8004a4c:	1064      	asrs	r4, r4, #1
 8004a4e:	3608      	adds	r6, #8
 8004a50:	e7e5      	b.n	8004a1e <_dtoa_r+0x36e>
 8004a52:	f000 80a5 	beq.w	8004ba0 <_dtoa_r+0x4f0>
 8004a56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a5a:	f1c9 0400 	rsb	r4, r9, #0
 8004a5e:	4b7d      	ldr	r3, [pc, #500]	; (8004c54 <_dtoa_r+0x5a4>)
 8004a60:	f004 020f 	and.w	r2, r4, #15
 8004a64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a6c:	f7fb fd3e 	bl	80004ec <__aeabi_dmul>
 8004a70:	2702      	movs	r7, #2
 8004a72:	2300      	movs	r3, #0
 8004a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a78:	4e77      	ldr	r6, [pc, #476]	; (8004c58 <_dtoa_r+0x5a8>)
 8004a7a:	1124      	asrs	r4, r4, #4
 8004a7c:	2c00      	cmp	r4, #0
 8004a7e:	f040 8084 	bne.w	8004b8a <_dtoa_r+0x4da>
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1d2      	bne.n	8004a2c <_dtoa_r+0x37c>
 8004a86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 808b 	beq.w	8004ba4 <_dtoa_r+0x4f4>
 8004a8e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004a92:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004a96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	4b6f      	ldr	r3, [pc, #444]	; (8004c5c <_dtoa_r+0x5ac>)
 8004a9e:	f7fb ff97 	bl	80009d0 <__aeabi_dcmplt>
 8004aa2:	2800      	cmp	r0, #0
 8004aa4:	d07e      	beq.n	8004ba4 <_dtoa_r+0x4f4>
 8004aa6:	9b02      	ldr	r3, [sp, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d07b      	beq.n	8004ba4 <_dtoa_r+0x4f4>
 8004aac:	f1bb 0f00 	cmp.w	fp, #0
 8004ab0:	dd38      	ble.n	8004b24 <_dtoa_r+0x474>
 8004ab2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	4b69      	ldr	r3, [pc, #420]	; (8004c60 <_dtoa_r+0x5b0>)
 8004aba:	f7fb fd17 	bl	80004ec <__aeabi_dmul>
 8004abe:	465c      	mov	r4, fp
 8004ac0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ac4:	f109 38ff 	add.w	r8, r9, #4294967295
 8004ac8:	3701      	adds	r7, #1
 8004aca:	4638      	mov	r0, r7
 8004acc:	f7fb fca4 	bl	8000418 <__aeabi_i2d>
 8004ad0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ad4:	f7fb fd0a 	bl	80004ec <__aeabi_dmul>
 8004ad8:	2200      	movs	r2, #0
 8004ada:	4b62      	ldr	r3, [pc, #392]	; (8004c64 <_dtoa_r+0x5b4>)
 8004adc:	f7fb fb50 	bl	8000180 <__adddf3>
 8004ae0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004ae4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ae8:	9611      	str	r6, [sp, #68]	; 0x44
 8004aea:	2c00      	cmp	r4, #0
 8004aec:	d15d      	bne.n	8004baa <_dtoa_r+0x4fa>
 8004aee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004af2:	2200      	movs	r2, #0
 8004af4:	4b5c      	ldr	r3, [pc, #368]	; (8004c68 <_dtoa_r+0x5b8>)
 8004af6:	f7fb fb41 	bl	800017c <__aeabi_dsub>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b02:	4633      	mov	r3, r6
 8004b04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b06:	f7fb ff81 	bl	8000a0c <__aeabi_dcmpgt>
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	f040 829e 	bne.w	800504c <_dtoa_r+0x99c>
 8004b10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b16:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004b1a:	f7fb ff59 	bl	80009d0 <__aeabi_dcmplt>
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	f040 8292 	bne.w	8005048 <_dtoa_r+0x998>
 8004b24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004b28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004b2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f2c0 8153 	blt.w	8004dda <_dtoa_r+0x72a>
 8004b34:	f1b9 0f0e 	cmp.w	r9, #14
 8004b38:	f300 814f 	bgt.w	8004dda <_dtoa_r+0x72a>
 8004b3c:	4b45      	ldr	r3, [pc, #276]	; (8004c54 <_dtoa_r+0x5a4>)
 8004b3e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004b42:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b46:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004b4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f280 80db 	bge.w	8004d08 <_dtoa_r+0x658>
 8004b52:	9b02      	ldr	r3, [sp, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f300 80d7 	bgt.w	8004d08 <_dtoa_r+0x658>
 8004b5a:	f040 8274 	bne.w	8005046 <_dtoa_r+0x996>
 8004b5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b62:	2200      	movs	r2, #0
 8004b64:	4b40      	ldr	r3, [pc, #256]	; (8004c68 <_dtoa_r+0x5b8>)
 8004b66:	f7fb fcc1 	bl	80004ec <__aeabi_dmul>
 8004b6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b6e:	f7fb ff43 	bl	80009f8 <__aeabi_dcmpge>
 8004b72:	9c02      	ldr	r4, [sp, #8]
 8004b74:	4626      	mov	r6, r4
 8004b76:	2800      	cmp	r0, #0
 8004b78:	f040 824a 	bne.w	8005010 <_dtoa_r+0x960>
 8004b7c:	2331      	movs	r3, #49	; 0x31
 8004b7e:	9f08      	ldr	r7, [sp, #32]
 8004b80:	f109 0901 	add.w	r9, r9, #1
 8004b84:	f807 3b01 	strb.w	r3, [r7], #1
 8004b88:	e246      	b.n	8005018 <_dtoa_r+0x968>
 8004b8a:	07e2      	lsls	r2, r4, #31
 8004b8c:	d505      	bpl.n	8004b9a <_dtoa_r+0x4ea>
 8004b8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004b92:	f7fb fcab 	bl	80004ec <__aeabi_dmul>
 8004b96:	2301      	movs	r3, #1
 8004b98:	3701      	adds	r7, #1
 8004b9a:	1064      	asrs	r4, r4, #1
 8004b9c:	3608      	adds	r6, #8
 8004b9e:	e76d      	b.n	8004a7c <_dtoa_r+0x3cc>
 8004ba0:	2702      	movs	r7, #2
 8004ba2:	e770      	b.n	8004a86 <_dtoa_r+0x3d6>
 8004ba4:	46c8      	mov	r8, r9
 8004ba6:	9c02      	ldr	r4, [sp, #8]
 8004ba8:	e78f      	b.n	8004aca <_dtoa_r+0x41a>
 8004baa:	9908      	ldr	r1, [sp, #32]
 8004bac:	4b29      	ldr	r3, [pc, #164]	; (8004c54 <_dtoa_r+0x5a4>)
 8004bae:	4421      	add	r1, r4
 8004bb0:	9112      	str	r1, [sp, #72]	; 0x48
 8004bb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004bb8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004bbc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004bc0:	2900      	cmp	r1, #0
 8004bc2:	d055      	beq.n	8004c70 <_dtoa_r+0x5c0>
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	4929      	ldr	r1, [pc, #164]	; (8004c6c <_dtoa_r+0x5bc>)
 8004bc8:	f7fb fdba 	bl	8000740 <__aeabi_ddiv>
 8004bcc:	463b      	mov	r3, r7
 8004bce:	4632      	mov	r2, r6
 8004bd0:	f7fb fad4 	bl	800017c <__aeabi_dsub>
 8004bd4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004bd8:	9f08      	ldr	r7, [sp, #32]
 8004bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bde:	f7fb ff35 	bl	8000a4c <__aeabi_d2iz>
 8004be2:	4604      	mov	r4, r0
 8004be4:	f7fb fc18 	bl	8000418 <__aeabi_i2d>
 8004be8:	4602      	mov	r2, r0
 8004bea:	460b      	mov	r3, r1
 8004bec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bf0:	f7fb fac4 	bl	800017c <__aeabi_dsub>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	3430      	adds	r4, #48	; 0x30
 8004bfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004bfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c02:	f807 4b01 	strb.w	r4, [r7], #1
 8004c06:	f7fb fee3 	bl	80009d0 <__aeabi_dcmplt>
 8004c0a:	2800      	cmp	r0, #0
 8004c0c:	d174      	bne.n	8004cf8 <_dtoa_r+0x648>
 8004c0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c12:	2000      	movs	r0, #0
 8004c14:	4911      	ldr	r1, [pc, #68]	; (8004c5c <_dtoa_r+0x5ac>)
 8004c16:	f7fb fab1 	bl	800017c <__aeabi_dsub>
 8004c1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c1e:	f7fb fed7 	bl	80009d0 <__aeabi_dcmplt>
 8004c22:	2800      	cmp	r0, #0
 8004c24:	f040 80b6 	bne.w	8004d94 <_dtoa_r+0x6e4>
 8004c28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c2a:	429f      	cmp	r7, r3
 8004c2c:	f43f af7a 	beq.w	8004b24 <_dtoa_r+0x474>
 8004c30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c34:	2200      	movs	r2, #0
 8004c36:	4b0a      	ldr	r3, [pc, #40]	; (8004c60 <_dtoa_r+0x5b0>)
 8004c38:	f7fb fc58 	bl	80004ec <__aeabi_dmul>
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c46:	4b06      	ldr	r3, [pc, #24]	; (8004c60 <_dtoa_r+0x5b0>)
 8004c48:	f7fb fc50 	bl	80004ec <__aeabi_dmul>
 8004c4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c50:	e7c3      	b.n	8004bda <_dtoa_r+0x52a>
 8004c52:	bf00      	nop
 8004c54:	08006b88 	.word	0x08006b88
 8004c58:	08006b60 	.word	0x08006b60
 8004c5c:	3ff00000 	.word	0x3ff00000
 8004c60:	40240000 	.word	0x40240000
 8004c64:	401c0000 	.word	0x401c0000
 8004c68:	40140000 	.word	0x40140000
 8004c6c:	3fe00000 	.word	0x3fe00000
 8004c70:	4630      	mov	r0, r6
 8004c72:	4639      	mov	r1, r7
 8004c74:	f7fb fc3a 	bl	80004ec <__aeabi_dmul>
 8004c78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c7e:	9c08      	ldr	r4, [sp, #32]
 8004c80:	9314      	str	r3, [sp, #80]	; 0x50
 8004c82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c86:	f7fb fee1 	bl	8000a4c <__aeabi_d2iz>
 8004c8a:	9015      	str	r0, [sp, #84]	; 0x54
 8004c8c:	f7fb fbc4 	bl	8000418 <__aeabi_i2d>
 8004c90:	4602      	mov	r2, r0
 8004c92:	460b      	mov	r3, r1
 8004c94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c98:	f7fb fa70 	bl	800017c <__aeabi_dsub>
 8004c9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c9e:	4606      	mov	r6, r0
 8004ca0:	3330      	adds	r3, #48	; 0x30
 8004ca2:	f804 3b01 	strb.w	r3, [r4], #1
 8004ca6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ca8:	460f      	mov	r7, r1
 8004caa:	429c      	cmp	r4, r3
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	d124      	bne.n	8004cfc <_dtoa_r+0x64c>
 8004cb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004cb6:	4bb3      	ldr	r3, [pc, #716]	; (8004f84 <_dtoa_r+0x8d4>)
 8004cb8:	f7fb fa62 	bl	8000180 <__adddf3>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4630      	mov	r0, r6
 8004cc2:	4639      	mov	r1, r7
 8004cc4:	f7fb fea2 	bl	8000a0c <__aeabi_dcmpgt>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	d162      	bne.n	8004d92 <_dtoa_r+0x6e2>
 8004ccc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	49ac      	ldr	r1, [pc, #688]	; (8004f84 <_dtoa_r+0x8d4>)
 8004cd4:	f7fb fa52 	bl	800017c <__aeabi_dsub>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	460b      	mov	r3, r1
 8004cdc:	4630      	mov	r0, r6
 8004cde:	4639      	mov	r1, r7
 8004ce0:	f7fb fe76 	bl	80009d0 <__aeabi_dcmplt>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	f43f af1d 	beq.w	8004b24 <_dtoa_r+0x474>
 8004cea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004cec:	1e7b      	subs	r3, r7, #1
 8004cee:	9314      	str	r3, [sp, #80]	; 0x50
 8004cf0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004cf4:	2b30      	cmp	r3, #48	; 0x30
 8004cf6:	d0f8      	beq.n	8004cea <_dtoa_r+0x63a>
 8004cf8:	46c1      	mov	r9, r8
 8004cfa:	e03a      	b.n	8004d72 <_dtoa_r+0x6c2>
 8004cfc:	4ba2      	ldr	r3, [pc, #648]	; (8004f88 <_dtoa_r+0x8d8>)
 8004cfe:	f7fb fbf5 	bl	80004ec <__aeabi_dmul>
 8004d02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d06:	e7bc      	b.n	8004c82 <_dtoa_r+0x5d2>
 8004d08:	9f08      	ldr	r7, [sp, #32]
 8004d0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d12:	f7fb fd15 	bl	8000740 <__aeabi_ddiv>
 8004d16:	f7fb fe99 	bl	8000a4c <__aeabi_d2iz>
 8004d1a:	4604      	mov	r4, r0
 8004d1c:	f7fb fb7c 	bl	8000418 <__aeabi_i2d>
 8004d20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d24:	f7fb fbe2 	bl	80004ec <__aeabi_dmul>
 8004d28:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4602      	mov	r2, r0
 8004d30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d34:	f7fb fa22 	bl	800017c <__aeabi_dsub>
 8004d38:	f807 6b01 	strb.w	r6, [r7], #1
 8004d3c:	9e08      	ldr	r6, [sp, #32]
 8004d3e:	9b02      	ldr	r3, [sp, #8]
 8004d40:	1bbe      	subs	r6, r7, r6
 8004d42:	42b3      	cmp	r3, r6
 8004d44:	d13a      	bne.n	8004dbc <_dtoa_r+0x70c>
 8004d46:	4602      	mov	r2, r0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	f7fb fa19 	bl	8000180 <__adddf3>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	460b      	mov	r3, r1
 8004d52:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d5a:	f7fb fe57 	bl	8000a0c <__aeabi_dcmpgt>
 8004d5e:	bb58      	cbnz	r0, 8004db8 <_dtoa_r+0x708>
 8004d60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004d64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d68:	f7fb fe28 	bl	80009bc <__aeabi_dcmpeq>
 8004d6c:	b108      	cbz	r0, 8004d72 <_dtoa_r+0x6c2>
 8004d6e:	07e1      	lsls	r1, r4, #31
 8004d70:	d422      	bmi.n	8004db8 <_dtoa_r+0x708>
 8004d72:	4628      	mov	r0, r5
 8004d74:	4651      	mov	r1, sl
 8004d76:	f000 faf1 	bl	800535c <_Bfree>
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	703b      	strb	r3, [r7, #0]
 8004d7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004d80:	f109 0001 	add.w	r0, r9, #1
 8004d84:	6018      	str	r0, [r3, #0]
 8004d86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f43f acdf 	beq.w	800474c <_dtoa_r+0x9c>
 8004d8e:	601f      	str	r7, [r3, #0]
 8004d90:	e4dc      	b.n	800474c <_dtoa_r+0x9c>
 8004d92:	4627      	mov	r7, r4
 8004d94:	463b      	mov	r3, r7
 8004d96:	461f      	mov	r7, r3
 8004d98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d9c:	2a39      	cmp	r2, #57	; 0x39
 8004d9e:	d107      	bne.n	8004db0 <_dtoa_r+0x700>
 8004da0:	9a08      	ldr	r2, [sp, #32]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d1f7      	bne.n	8004d96 <_dtoa_r+0x6e6>
 8004da6:	2230      	movs	r2, #48	; 0x30
 8004da8:	9908      	ldr	r1, [sp, #32]
 8004daa:	f108 0801 	add.w	r8, r8, #1
 8004dae:	700a      	strb	r2, [r1, #0]
 8004db0:	781a      	ldrb	r2, [r3, #0]
 8004db2:	3201      	adds	r2, #1
 8004db4:	701a      	strb	r2, [r3, #0]
 8004db6:	e79f      	b.n	8004cf8 <_dtoa_r+0x648>
 8004db8:	46c8      	mov	r8, r9
 8004dba:	e7eb      	b.n	8004d94 <_dtoa_r+0x6e4>
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	4b72      	ldr	r3, [pc, #456]	; (8004f88 <_dtoa_r+0x8d8>)
 8004dc0:	f7fb fb94 	bl	80004ec <__aeabi_dmul>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f7fb fdf4 	bl	80009bc <__aeabi_dcmpeq>
 8004dd4:	2800      	cmp	r0, #0
 8004dd6:	d098      	beq.n	8004d0a <_dtoa_r+0x65a>
 8004dd8:	e7cb      	b.n	8004d72 <_dtoa_r+0x6c2>
 8004dda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ddc:	2a00      	cmp	r2, #0
 8004dde:	f000 80cd 	beq.w	8004f7c <_dtoa_r+0x8cc>
 8004de2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004de4:	2a01      	cmp	r2, #1
 8004de6:	f300 80af 	bgt.w	8004f48 <_dtoa_r+0x898>
 8004dea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004dec:	2a00      	cmp	r2, #0
 8004dee:	f000 80a7 	beq.w	8004f40 <_dtoa_r+0x890>
 8004df2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004df6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004df8:	9f06      	ldr	r7, [sp, #24]
 8004dfa:	9a06      	ldr	r2, [sp, #24]
 8004dfc:	2101      	movs	r1, #1
 8004dfe:	441a      	add	r2, r3
 8004e00:	9206      	str	r2, [sp, #24]
 8004e02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e04:	4628      	mov	r0, r5
 8004e06:	441a      	add	r2, r3
 8004e08:	9209      	str	r2, [sp, #36]	; 0x24
 8004e0a:	f000 fb61 	bl	80054d0 <__i2b>
 8004e0e:	4606      	mov	r6, r0
 8004e10:	2f00      	cmp	r7, #0
 8004e12:	dd0c      	ble.n	8004e2e <_dtoa_r+0x77e>
 8004e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	dd09      	ble.n	8004e2e <_dtoa_r+0x77e>
 8004e1a:	42bb      	cmp	r3, r7
 8004e1c:	bfa8      	it	ge
 8004e1e:	463b      	movge	r3, r7
 8004e20:	9a06      	ldr	r2, [sp, #24]
 8004e22:	1aff      	subs	r7, r7, r3
 8004e24:	1ad2      	subs	r2, r2, r3
 8004e26:	9206      	str	r2, [sp, #24]
 8004e28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e30:	b1f3      	cbz	r3, 8004e70 <_dtoa_r+0x7c0>
 8004e32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 80a9 	beq.w	8004f8c <_dtoa_r+0x8dc>
 8004e3a:	2c00      	cmp	r4, #0
 8004e3c:	dd10      	ble.n	8004e60 <_dtoa_r+0x7b0>
 8004e3e:	4631      	mov	r1, r6
 8004e40:	4622      	mov	r2, r4
 8004e42:	4628      	mov	r0, r5
 8004e44:	f000 fbfe 	bl	8005644 <__pow5mult>
 8004e48:	4652      	mov	r2, sl
 8004e4a:	4601      	mov	r1, r0
 8004e4c:	4606      	mov	r6, r0
 8004e4e:	4628      	mov	r0, r5
 8004e50:	f000 fb54 	bl	80054fc <__multiply>
 8004e54:	4680      	mov	r8, r0
 8004e56:	4651      	mov	r1, sl
 8004e58:	4628      	mov	r0, r5
 8004e5a:	f000 fa7f 	bl	800535c <_Bfree>
 8004e5e:	46c2      	mov	sl, r8
 8004e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e62:	1b1a      	subs	r2, r3, r4
 8004e64:	d004      	beq.n	8004e70 <_dtoa_r+0x7c0>
 8004e66:	4651      	mov	r1, sl
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f000 fbeb 	bl	8005644 <__pow5mult>
 8004e6e:	4682      	mov	sl, r0
 8004e70:	2101      	movs	r1, #1
 8004e72:	4628      	mov	r0, r5
 8004e74:	f000 fb2c 	bl	80054d0 <__i2b>
 8004e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f340 8087 	ble.w	8004f90 <_dtoa_r+0x8e0>
 8004e82:	461a      	mov	r2, r3
 8004e84:	4601      	mov	r1, r0
 8004e86:	4628      	mov	r0, r5
 8004e88:	f000 fbdc 	bl	8005644 <__pow5mult>
 8004e8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e8e:	4604      	mov	r4, r0
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	f340 8080 	ble.w	8004f96 <_dtoa_r+0x8e6>
 8004e96:	f04f 0800 	mov.w	r8, #0
 8004e9a:	6923      	ldr	r3, [r4, #16]
 8004e9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ea0:	6918      	ldr	r0, [r3, #16]
 8004ea2:	f000 fac7 	bl	8005434 <__hi0bits>
 8004ea6:	f1c0 0020 	rsb	r0, r0, #32
 8004eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eac:	4418      	add	r0, r3
 8004eae:	f010 001f 	ands.w	r0, r0, #31
 8004eb2:	f000 8092 	beq.w	8004fda <_dtoa_r+0x92a>
 8004eb6:	f1c0 0320 	rsb	r3, r0, #32
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	f340 808a 	ble.w	8004fd4 <_dtoa_r+0x924>
 8004ec0:	f1c0 001c 	rsb	r0, r0, #28
 8004ec4:	9b06      	ldr	r3, [sp, #24]
 8004ec6:	4407      	add	r7, r0
 8004ec8:	4403      	add	r3, r0
 8004eca:	9306      	str	r3, [sp, #24]
 8004ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ece:	4403      	add	r3, r0
 8004ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ed2:	9b06      	ldr	r3, [sp, #24]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	dd05      	ble.n	8004ee4 <_dtoa_r+0x834>
 8004ed8:	4651      	mov	r1, sl
 8004eda:	461a      	mov	r2, r3
 8004edc:	4628      	mov	r0, r5
 8004ede:	f000 fc0b 	bl	80056f8 <__lshift>
 8004ee2:	4682      	mov	sl, r0
 8004ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	dd05      	ble.n	8004ef6 <_dtoa_r+0x846>
 8004eea:	4621      	mov	r1, r4
 8004eec:	461a      	mov	r2, r3
 8004eee:	4628      	mov	r0, r5
 8004ef0:	f000 fc02 	bl	80056f8 <__lshift>
 8004ef4:	4604      	mov	r4, r0
 8004ef6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d070      	beq.n	8004fde <_dtoa_r+0x92e>
 8004efc:	4621      	mov	r1, r4
 8004efe:	4650      	mov	r0, sl
 8004f00:	f000 fc66 	bl	80057d0 <__mcmp>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	da6a      	bge.n	8004fde <_dtoa_r+0x92e>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	4651      	mov	r1, sl
 8004f0c:	220a      	movs	r2, #10
 8004f0e:	4628      	mov	r0, r5
 8004f10:	f000 fa46 	bl	80053a0 <__multadd>
 8004f14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f16:	4682      	mov	sl, r0
 8004f18:	f109 39ff 	add.w	r9, r9, #4294967295
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 8193 	beq.w	8005248 <_dtoa_r+0xb98>
 8004f22:	4631      	mov	r1, r6
 8004f24:	2300      	movs	r3, #0
 8004f26:	220a      	movs	r2, #10
 8004f28:	4628      	mov	r0, r5
 8004f2a:	f000 fa39 	bl	80053a0 <__multadd>
 8004f2e:	f1bb 0f00 	cmp.w	fp, #0
 8004f32:	4606      	mov	r6, r0
 8004f34:	f300 8093 	bgt.w	800505e <_dtoa_r+0x9ae>
 8004f38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	dc57      	bgt.n	8004fee <_dtoa_r+0x93e>
 8004f3e:	e08e      	b.n	800505e <_dtoa_r+0x9ae>
 8004f40:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004f42:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f46:	e756      	b.n	8004df6 <_dtoa_r+0x746>
 8004f48:	9b02      	ldr	r3, [sp, #8]
 8004f4a:	1e5c      	subs	r4, r3, #1
 8004f4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f4e:	42a3      	cmp	r3, r4
 8004f50:	bfb7      	itett	lt
 8004f52:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004f54:	1b1c      	subge	r4, r3, r4
 8004f56:	1ae2      	sublt	r2, r4, r3
 8004f58:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004f5a:	bfbe      	ittt	lt
 8004f5c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004f5e:	189b      	addlt	r3, r3, r2
 8004f60:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f62:	9b02      	ldr	r3, [sp, #8]
 8004f64:	bfb8      	it	lt
 8004f66:	2400      	movlt	r4, #0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	bfbb      	ittet	lt
 8004f6c:	9b06      	ldrlt	r3, [sp, #24]
 8004f6e:	9a02      	ldrlt	r2, [sp, #8]
 8004f70:	9f06      	ldrge	r7, [sp, #24]
 8004f72:	1a9f      	sublt	r7, r3, r2
 8004f74:	bfac      	ite	ge
 8004f76:	9b02      	ldrge	r3, [sp, #8]
 8004f78:	2300      	movlt	r3, #0
 8004f7a:	e73e      	b.n	8004dfa <_dtoa_r+0x74a>
 8004f7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004f7e:	9f06      	ldr	r7, [sp, #24]
 8004f80:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004f82:	e745      	b.n	8004e10 <_dtoa_r+0x760>
 8004f84:	3fe00000 	.word	0x3fe00000
 8004f88:	40240000 	.word	0x40240000
 8004f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f8e:	e76a      	b.n	8004e66 <_dtoa_r+0x7b6>
 8004f90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	dc19      	bgt.n	8004fca <_dtoa_r+0x91a>
 8004f96:	9b04      	ldr	r3, [sp, #16]
 8004f98:	b9bb      	cbnz	r3, 8004fca <_dtoa_r+0x91a>
 8004f9a:	9b05      	ldr	r3, [sp, #20]
 8004f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fa0:	b99b      	cbnz	r3, 8004fca <_dtoa_r+0x91a>
 8004fa2:	9b05      	ldr	r3, [sp, #20]
 8004fa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fa8:	0d1b      	lsrs	r3, r3, #20
 8004faa:	051b      	lsls	r3, r3, #20
 8004fac:	b183      	cbz	r3, 8004fd0 <_dtoa_r+0x920>
 8004fae:	f04f 0801 	mov.w	r8, #1
 8004fb2:	9b06      	ldr	r3, [sp, #24]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	9306      	str	r3, [sp, #24]
 8004fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fba:	3301      	adds	r3, #1
 8004fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8004fbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f47f af6a 	bne.w	8004e9a <_dtoa_r+0x7ea>
 8004fc6:	2001      	movs	r0, #1
 8004fc8:	e76f      	b.n	8004eaa <_dtoa_r+0x7fa>
 8004fca:	f04f 0800 	mov.w	r8, #0
 8004fce:	e7f6      	b.n	8004fbe <_dtoa_r+0x90e>
 8004fd0:	4698      	mov	r8, r3
 8004fd2:	e7f4      	b.n	8004fbe <_dtoa_r+0x90e>
 8004fd4:	f43f af7d 	beq.w	8004ed2 <_dtoa_r+0x822>
 8004fd8:	4618      	mov	r0, r3
 8004fda:	301c      	adds	r0, #28
 8004fdc:	e772      	b.n	8004ec4 <_dtoa_r+0x814>
 8004fde:	9b02      	ldr	r3, [sp, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	dc36      	bgt.n	8005052 <_dtoa_r+0x9a2>
 8004fe4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	dd33      	ble.n	8005052 <_dtoa_r+0x9a2>
 8004fea:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004fee:	f1bb 0f00 	cmp.w	fp, #0
 8004ff2:	d10d      	bne.n	8005010 <_dtoa_r+0x960>
 8004ff4:	4621      	mov	r1, r4
 8004ff6:	465b      	mov	r3, fp
 8004ff8:	2205      	movs	r2, #5
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	f000 f9d0 	bl	80053a0 <__multadd>
 8005000:	4601      	mov	r1, r0
 8005002:	4604      	mov	r4, r0
 8005004:	4650      	mov	r0, sl
 8005006:	f000 fbe3 	bl	80057d0 <__mcmp>
 800500a:	2800      	cmp	r0, #0
 800500c:	f73f adb6 	bgt.w	8004b7c <_dtoa_r+0x4cc>
 8005010:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005012:	9f08      	ldr	r7, [sp, #32]
 8005014:	ea6f 0903 	mvn.w	r9, r3
 8005018:	f04f 0800 	mov.w	r8, #0
 800501c:	4621      	mov	r1, r4
 800501e:	4628      	mov	r0, r5
 8005020:	f000 f99c 	bl	800535c <_Bfree>
 8005024:	2e00      	cmp	r6, #0
 8005026:	f43f aea4 	beq.w	8004d72 <_dtoa_r+0x6c2>
 800502a:	f1b8 0f00 	cmp.w	r8, #0
 800502e:	d005      	beq.n	800503c <_dtoa_r+0x98c>
 8005030:	45b0      	cmp	r8, r6
 8005032:	d003      	beq.n	800503c <_dtoa_r+0x98c>
 8005034:	4641      	mov	r1, r8
 8005036:	4628      	mov	r0, r5
 8005038:	f000 f990 	bl	800535c <_Bfree>
 800503c:	4631      	mov	r1, r6
 800503e:	4628      	mov	r0, r5
 8005040:	f000 f98c 	bl	800535c <_Bfree>
 8005044:	e695      	b.n	8004d72 <_dtoa_r+0x6c2>
 8005046:	2400      	movs	r4, #0
 8005048:	4626      	mov	r6, r4
 800504a:	e7e1      	b.n	8005010 <_dtoa_r+0x960>
 800504c:	46c1      	mov	r9, r8
 800504e:	4626      	mov	r6, r4
 8005050:	e594      	b.n	8004b7c <_dtoa_r+0x4cc>
 8005052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005054:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 80fc 	beq.w	8005256 <_dtoa_r+0xba6>
 800505e:	2f00      	cmp	r7, #0
 8005060:	dd05      	ble.n	800506e <_dtoa_r+0x9be>
 8005062:	4631      	mov	r1, r6
 8005064:	463a      	mov	r2, r7
 8005066:	4628      	mov	r0, r5
 8005068:	f000 fb46 	bl	80056f8 <__lshift>
 800506c:	4606      	mov	r6, r0
 800506e:	f1b8 0f00 	cmp.w	r8, #0
 8005072:	d05c      	beq.n	800512e <_dtoa_r+0xa7e>
 8005074:	4628      	mov	r0, r5
 8005076:	6871      	ldr	r1, [r6, #4]
 8005078:	f000 f930 	bl	80052dc <_Balloc>
 800507c:	4607      	mov	r7, r0
 800507e:	b928      	cbnz	r0, 800508c <_dtoa_r+0x9dc>
 8005080:	4602      	mov	r2, r0
 8005082:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005086:	4b7e      	ldr	r3, [pc, #504]	; (8005280 <_dtoa_r+0xbd0>)
 8005088:	f7ff bb26 	b.w	80046d8 <_dtoa_r+0x28>
 800508c:	6932      	ldr	r2, [r6, #16]
 800508e:	f106 010c 	add.w	r1, r6, #12
 8005092:	3202      	adds	r2, #2
 8005094:	0092      	lsls	r2, r2, #2
 8005096:	300c      	adds	r0, #12
 8005098:	f000 f912 	bl	80052c0 <memcpy>
 800509c:	2201      	movs	r2, #1
 800509e:	4639      	mov	r1, r7
 80050a0:	4628      	mov	r0, r5
 80050a2:	f000 fb29 	bl	80056f8 <__lshift>
 80050a6:	46b0      	mov	r8, r6
 80050a8:	4606      	mov	r6, r0
 80050aa:	9b08      	ldr	r3, [sp, #32]
 80050ac:	3301      	adds	r3, #1
 80050ae:	9302      	str	r3, [sp, #8]
 80050b0:	9b08      	ldr	r3, [sp, #32]
 80050b2:	445b      	add	r3, fp
 80050b4:	930a      	str	r3, [sp, #40]	; 0x28
 80050b6:	9b04      	ldr	r3, [sp, #16]
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	9309      	str	r3, [sp, #36]	; 0x24
 80050be:	9b02      	ldr	r3, [sp, #8]
 80050c0:	4621      	mov	r1, r4
 80050c2:	4650      	mov	r0, sl
 80050c4:	f103 3bff 	add.w	fp, r3, #4294967295
 80050c8:	f7ff fa64 	bl	8004594 <quorem>
 80050cc:	4603      	mov	r3, r0
 80050ce:	4641      	mov	r1, r8
 80050d0:	3330      	adds	r3, #48	; 0x30
 80050d2:	9004      	str	r0, [sp, #16]
 80050d4:	4650      	mov	r0, sl
 80050d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80050d8:	f000 fb7a 	bl	80057d0 <__mcmp>
 80050dc:	4632      	mov	r2, r6
 80050de:	9006      	str	r0, [sp, #24]
 80050e0:	4621      	mov	r1, r4
 80050e2:	4628      	mov	r0, r5
 80050e4:	f000 fb90 	bl	8005808 <__mdiff>
 80050e8:	68c2      	ldr	r2, [r0, #12]
 80050ea:	4607      	mov	r7, r0
 80050ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050ee:	bb02      	cbnz	r2, 8005132 <_dtoa_r+0xa82>
 80050f0:	4601      	mov	r1, r0
 80050f2:	4650      	mov	r0, sl
 80050f4:	f000 fb6c 	bl	80057d0 <__mcmp>
 80050f8:	4602      	mov	r2, r0
 80050fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050fc:	4639      	mov	r1, r7
 80050fe:	4628      	mov	r0, r5
 8005100:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005104:	f000 f92a 	bl	800535c <_Bfree>
 8005108:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800510a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800510c:	9f02      	ldr	r7, [sp, #8]
 800510e:	ea43 0102 	orr.w	r1, r3, r2
 8005112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005114:	430b      	orrs	r3, r1
 8005116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005118:	d10d      	bne.n	8005136 <_dtoa_r+0xa86>
 800511a:	2b39      	cmp	r3, #57	; 0x39
 800511c:	d027      	beq.n	800516e <_dtoa_r+0xabe>
 800511e:	9a06      	ldr	r2, [sp, #24]
 8005120:	2a00      	cmp	r2, #0
 8005122:	dd01      	ble.n	8005128 <_dtoa_r+0xa78>
 8005124:	9b04      	ldr	r3, [sp, #16]
 8005126:	3331      	adds	r3, #49	; 0x31
 8005128:	f88b 3000 	strb.w	r3, [fp]
 800512c:	e776      	b.n	800501c <_dtoa_r+0x96c>
 800512e:	4630      	mov	r0, r6
 8005130:	e7b9      	b.n	80050a6 <_dtoa_r+0x9f6>
 8005132:	2201      	movs	r2, #1
 8005134:	e7e2      	b.n	80050fc <_dtoa_r+0xa4c>
 8005136:	9906      	ldr	r1, [sp, #24]
 8005138:	2900      	cmp	r1, #0
 800513a:	db04      	blt.n	8005146 <_dtoa_r+0xa96>
 800513c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800513e:	4301      	orrs	r1, r0
 8005140:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005142:	4301      	orrs	r1, r0
 8005144:	d120      	bne.n	8005188 <_dtoa_r+0xad8>
 8005146:	2a00      	cmp	r2, #0
 8005148:	ddee      	ble.n	8005128 <_dtoa_r+0xa78>
 800514a:	4651      	mov	r1, sl
 800514c:	2201      	movs	r2, #1
 800514e:	4628      	mov	r0, r5
 8005150:	9302      	str	r3, [sp, #8]
 8005152:	f000 fad1 	bl	80056f8 <__lshift>
 8005156:	4621      	mov	r1, r4
 8005158:	4682      	mov	sl, r0
 800515a:	f000 fb39 	bl	80057d0 <__mcmp>
 800515e:	2800      	cmp	r0, #0
 8005160:	9b02      	ldr	r3, [sp, #8]
 8005162:	dc02      	bgt.n	800516a <_dtoa_r+0xaba>
 8005164:	d1e0      	bne.n	8005128 <_dtoa_r+0xa78>
 8005166:	07da      	lsls	r2, r3, #31
 8005168:	d5de      	bpl.n	8005128 <_dtoa_r+0xa78>
 800516a:	2b39      	cmp	r3, #57	; 0x39
 800516c:	d1da      	bne.n	8005124 <_dtoa_r+0xa74>
 800516e:	2339      	movs	r3, #57	; 0x39
 8005170:	f88b 3000 	strb.w	r3, [fp]
 8005174:	463b      	mov	r3, r7
 8005176:	461f      	mov	r7, r3
 8005178:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800517c:	3b01      	subs	r3, #1
 800517e:	2a39      	cmp	r2, #57	; 0x39
 8005180:	d050      	beq.n	8005224 <_dtoa_r+0xb74>
 8005182:	3201      	adds	r2, #1
 8005184:	701a      	strb	r2, [r3, #0]
 8005186:	e749      	b.n	800501c <_dtoa_r+0x96c>
 8005188:	2a00      	cmp	r2, #0
 800518a:	dd03      	ble.n	8005194 <_dtoa_r+0xae4>
 800518c:	2b39      	cmp	r3, #57	; 0x39
 800518e:	d0ee      	beq.n	800516e <_dtoa_r+0xabe>
 8005190:	3301      	adds	r3, #1
 8005192:	e7c9      	b.n	8005128 <_dtoa_r+0xa78>
 8005194:	9a02      	ldr	r2, [sp, #8]
 8005196:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005198:	f802 3c01 	strb.w	r3, [r2, #-1]
 800519c:	428a      	cmp	r2, r1
 800519e:	d02a      	beq.n	80051f6 <_dtoa_r+0xb46>
 80051a0:	4651      	mov	r1, sl
 80051a2:	2300      	movs	r3, #0
 80051a4:	220a      	movs	r2, #10
 80051a6:	4628      	mov	r0, r5
 80051a8:	f000 f8fa 	bl	80053a0 <__multadd>
 80051ac:	45b0      	cmp	r8, r6
 80051ae:	4682      	mov	sl, r0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	f04f 020a 	mov.w	r2, #10
 80051b8:	4641      	mov	r1, r8
 80051ba:	4628      	mov	r0, r5
 80051bc:	d107      	bne.n	80051ce <_dtoa_r+0xb1e>
 80051be:	f000 f8ef 	bl	80053a0 <__multadd>
 80051c2:	4680      	mov	r8, r0
 80051c4:	4606      	mov	r6, r0
 80051c6:	9b02      	ldr	r3, [sp, #8]
 80051c8:	3301      	adds	r3, #1
 80051ca:	9302      	str	r3, [sp, #8]
 80051cc:	e777      	b.n	80050be <_dtoa_r+0xa0e>
 80051ce:	f000 f8e7 	bl	80053a0 <__multadd>
 80051d2:	4631      	mov	r1, r6
 80051d4:	4680      	mov	r8, r0
 80051d6:	2300      	movs	r3, #0
 80051d8:	220a      	movs	r2, #10
 80051da:	4628      	mov	r0, r5
 80051dc:	f000 f8e0 	bl	80053a0 <__multadd>
 80051e0:	4606      	mov	r6, r0
 80051e2:	e7f0      	b.n	80051c6 <_dtoa_r+0xb16>
 80051e4:	f1bb 0f00 	cmp.w	fp, #0
 80051e8:	bfcc      	ite	gt
 80051ea:	465f      	movgt	r7, fp
 80051ec:	2701      	movle	r7, #1
 80051ee:	f04f 0800 	mov.w	r8, #0
 80051f2:	9a08      	ldr	r2, [sp, #32]
 80051f4:	4417      	add	r7, r2
 80051f6:	4651      	mov	r1, sl
 80051f8:	2201      	movs	r2, #1
 80051fa:	4628      	mov	r0, r5
 80051fc:	9302      	str	r3, [sp, #8]
 80051fe:	f000 fa7b 	bl	80056f8 <__lshift>
 8005202:	4621      	mov	r1, r4
 8005204:	4682      	mov	sl, r0
 8005206:	f000 fae3 	bl	80057d0 <__mcmp>
 800520a:	2800      	cmp	r0, #0
 800520c:	dcb2      	bgt.n	8005174 <_dtoa_r+0xac4>
 800520e:	d102      	bne.n	8005216 <_dtoa_r+0xb66>
 8005210:	9b02      	ldr	r3, [sp, #8]
 8005212:	07db      	lsls	r3, r3, #31
 8005214:	d4ae      	bmi.n	8005174 <_dtoa_r+0xac4>
 8005216:	463b      	mov	r3, r7
 8005218:	461f      	mov	r7, r3
 800521a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800521e:	2a30      	cmp	r2, #48	; 0x30
 8005220:	d0fa      	beq.n	8005218 <_dtoa_r+0xb68>
 8005222:	e6fb      	b.n	800501c <_dtoa_r+0x96c>
 8005224:	9a08      	ldr	r2, [sp, #32]
 8005226:	429a      	cmp	r2, r3
 8005228:	d1a5      	bne.n	8005176 <_dtoa_r+0xac6>
 800522a:	2331      	movs	r3, #49	; 0x31
 800522c:	f109 0901 	add.w	r9, r9, #1
 8005230:	7013      	strb	r3, [r2, #0]
 8005232:	e6f3      	b.n	800501c <_dtoa_r+0x96c>
 8005234:	4b13      	ldr	r3, [pc, #76]	; (8005284 <_dtoa_r+0xbd4>)
 8005236:	f7ff baa7 	b.w	8004788 <_dtoa_r+0xd8>
 800523a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800523c:	2b00      	cmp	r3, #0
 800523e:	f47f aa80 	bne.w	8004742 <_dtoa_r+0x92>
 8005242:	4b11      	ldr	r3, [pc, #68]	; (8005288 <_dtoa_r+0xbd8>)
 8005244:	f7ff baa0 	b.w	8004788 <_dtoa_r+0xd8>
 8005248:	f1bb 0f00 	cmp.w	fp, #0
 800524c:	dc03      	bgt.n	8005256 <_dtoa_r+0xba6>
 800524e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005250:	2b02      	cmp	r3, #2
 8005252:	f73f aecc 	bgt.w	8004fee <_dtoa_r+0x93e>
 8005256:	9f08      	ldr	r7, [sp, #32]
 8005258:	4621      	mov	r1, r4
 800525a:	4650      	mov	r0, sl
 800525c:	f7ff f99a 	bl	8004594 <quorem>
 8005260:	9a08      	ldr	r2, [sp, #32]
 8005262:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005266:	f807 3b01 	strb.w	r3, [r7], #1
 800526a:	1aba      	subs	r2, r7, r2
 800526c:	4593      	cmp	fp, r2
 800526e:	ddb9      	ble.n	80051e4 <_dtoa_r+0xb34>
 8005270:	4651      	mov	r1, sl
 8005272:	2300      	movs	r3, #0
 8005274:	220a      	movs	r2, #10
 8005276:	4628      	mov	r0, r5
 8005278:	f000 f892 	bl	80053a0 <__multadd>
 800527c:	4682      	mov	sl, r0
 800527e:	e7eb      	b.n	8005258 <_dtoa_r+0xba8>
 8005280:	08006aeb 	.word	0x08006aeb
 8005284:	08006a44 	.word	0x08006a44
 8005288:	08006a68 	.word	0x08006a68

0800528c <_localeconv_r>:
 800528c:	4800      	ldr	r0, [pc, #0]	; (8005290 <_localeconv_r+0x4>)
 800528e:	4770      	bx	lr
 8005290:	20000164 	.word	0x20000164

08005294 <malloc>:
 8005294:	4b02      	ldr	r3, [pc, #8]	; (80052a0 <malloc+0xc>)
 8005296:	4601      	mov	r1, r0
 8005298:	6818      	ldr	r0, [r3, #0]
 800529a:	f000 bbfb 	b.w	8005a94 <_malloc_r>
 800529e:	bf00      	nop
 80052a0:	20000010 	.word	0x20000010

080052a4 <memchr>:
 80052a4:	4603      	mov	r3, r0
 80052a6:	b510      	push	{r4, lr}
 80052a8:	b2c9      	uxtb	r1, r1
 80052aa:	4402      	add	r2, r0
 80052ac:	4293      	cmp	r3, r2
 80052ae:	4618      	mov	r0, r3
 80052b0:	d101      	bne.n	80052b6 <memchr+0x12>
 80052b2:	2000      	movs	r0, #0
 80052b4:	e003      	b.n	80052be <memchr+0x1a>
 80052b6:	7804      	ldrb	r4, [r0, #0]
 80052b8:	3301      	adds	r3, #1
 80052ba:	428c      	cmp	r4, r1
 80052bc:	d1f6      	bne.n	80052ac <memchr+0x8>
 80052be:	bd10      	pop	{r4, pc}

080052c0 <memcpy>:
 80052c0:	440a      	add	r2, r1
 80052c2:	4291      	cmp	r1, r2
 80052c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80052c8:	d100      	bne.n	80052cc <memcpy+0xc>
 80052ca:	4770      	bx	lr
 80052cc:	b510      	push	{r4, lr}
 80052ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052d2:	4291      	cmp	r1, r2
 80052d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052d8:	d1f9      	bne.n	80052ce <memcpy+0xe>
 80052da:	bd10      	pop	{r4, pc}

080052dc <_Balloc>:
 80052dc:	b570      	push	{r4, r5, r6, lr}
 80052de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80052e0:	4604      	mov	r4, r0
 80052e2:	460d      	mov	r5, r1
 80052e4:	b976      	cbnz	r6, 8005304 <_Balloc+0x28>
 80052e6:	2010      	movs	r0, #16
 80052e8:	f7ff ffd4 	bl	8005294 <malloc>
 80052ec:	4602      	mov	r2, r0
 80052ee:	6260      	str	r0, [r4, #36]	; 0x24
 80052f0:	b920      	cbnz	r0, 80052fc <_Balloc+0x20>
 80052f2:	2166      	movs	r1, #102	; 0x66
 80052f4:	4b17      	ldr	r3, [pc, #92]	; (8005354 <_Balloc+0x78>)
 80052f6:	4818      	ldr	r0, [pc, #96]	; (8005358 <_Balloc+0x7c>)
 80052f8:	f000 fd92 	bl	8005e20 <__assert_func>
 80052fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005300:	6006      	str	r6, [r0, #0]
 8005302:	60c6      	str	r6, [r0, #12]
 8005304:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005306:	68f3      	ldr	r3, [r6, #12]
 8005308:	b183      	cbz	r3, 800532c <_Balloc+0x50>
 800530a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005312:	b9b8      	cbnz	r0, 8005344 <_Balloc+0x68>
 8005314:	2101      	movs	r1, #1
 8005316:	fa01 f605 	lsl.w	r6, r1, r5
 800531a:	1d72      	adds	r2, r6, #5
 800531c:	4620      	mov	r0, r4
 800531e:	0092      	lsls	r2, r2, #2
 8005320:	f000 fb5e 	bl	80059e0 <_calloc_r>
 8005324:	b160      	cbz	r0, 8005340 <_Balloc+0x64>
 8005326:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800532a:	e00e      	b.n	800534a <_Balloc+0x6e>
 800532c:	2221      	movs	r2, #33	; 0x21
 800532e:	2104      	movs	r1, #4
 8005330:	4620      	mov	r0, r4
 8005332:	f000 fb55 	bl	80059e0 <_calloc_r>
 8005336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005338:	60f0      	str	r0, [r6, #12]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1e4      	bne.n	800530a <_Balloc+0x2e>
 8005340:	2000      	movs	r0, #0
 8005342:	bd70      	pop	{r4, r5, r6, pc}
 8005344:	6802      	ldr	r2, [r0, #0]
 8005346:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800534a:	2300      	movs	r3, #0
 800534c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005350:	e7f7      	b.n	8005342 <_Balloc+0x66>
 8005352:	bf00      	nop
 8005354:	08006a75 	.word	0x08006a75
 8005358:	08006afc 	.word	0x08006afc

0800535c <_Bfree>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005360:	4605      	mov	r5, r0
 8005362:	460c      	mov	r4, r1
 8005364:	b976      	cbnz	r6, 8005384 <_Bfree+0x28>
 8005366:	2010      	movs	r0, #16
 8005368:	f7ff ff94 	bl	8005294 <malloc>
 800536c:	4602      	mov	r2, r0
 800536e:	6268      	str	r0, [r5, #36]	; 0x24
 8005370:	b920      	cbnz	r0, 800537c <_Bfree+0x20>
 8005372:	218a      	movs	r1, #138	; 0x8a
 8005374:	4b08      	ldr	r3, [pc, #32]	; (8005398 <_Bfree+0x3c>)
 8005376:	4809      	ldr	r0, [pc, #36]	; (800539c <_Bfree+0x40>)
 8005378:	f000 fd52 	bl	8005e20 <__assert_func>
 800537c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005380:	6006      	str	r6, [r0, #0]
 8005382:	60c6      	str	r6, [r0, #12]
 8005384:	b13c      	cbz	r4, 8005396 <_Bfree+0x3a>
 8005386:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005388:	6862      	ldr	r2, [r4, #4]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005390:	6021      	str	r1, [r4, #0]
 8005392:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005396:	bd70      	pop	{r4, r5, r6, pc}
 8005398:	08006a75 	.word	0x08006a75
 800539c:	08006afc 	.word	0x08006afc

080053a0 <__multadd>:
 80053a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053a4:	4698      	mov	r8, r3
 80053a6:	460c      	mov	r4, r1
 80053a8:	2300      	movs	r3, #0
 80053aa:	690e      	ldr	r6, [r1, #16]
 80053ac:	4607      	mov	r7, r0
 80053ae:	f101 0014 	add.w	r0, r1, #20
 80053b2:	6805      	ldr	r5, [r0, #0]
 80053b4:	3301      	adds	r3, #1
 80053b6:	b2a9      	uxth	r1, r5
 80053b8:	fb02 8101 	mla	r1, r2, r1, r8
 80053bc:	0c2d      	lsrs	r5, r5, #16
 80053be:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80053c2:	fb02 c505 	mla	r5, r2, r5, ip
 80053c6:	b289      	uxth	r1, r1
 80053c8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80053cc:	429e      	cmp	r6, r3
 80053ce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80053d2:	f840 1b04 	str.w	r1, [r0], #4
 80053d6:	dcec      	bgt.n	80053b2 <__multadd+0x12>
 80053d8:	f1b8 0f00 	cmp.w	r8, #0
 80053dc:	d022      	beq.n	8005424 <__multadd+0x84>
 80053de:	68a3      	ldr	r3, [r4, #8]
 80053e0:	42b3      	cmp	r3, r6
 80053e2:	dc19      	bgt.n	8005418 <__multadd+0x78>
 80053e4:	6861      	ldr	r1, [r4, #4]
 80053e6:	4638      	mov	r0, r7
 80053e8:	3101      	adds	r1, #1
 80053ea:	f7ff ff77 	bl	80052dc <_Balloc>
 80053ee:	4605      	mov	r5, r0
 80053f0:	b928      	cbnz	r0, 80053fe <__multadd+0x5e>
 80053f2:	4602      	mov	r2, r0
 80053f4:	21b5      	movs	r1, #181	; 0xb5
 80053f6:	4b0d      	ldr	r3, [pc, #52]	; (800542c <__multadd+0x8c>)
 80053f8:	480d      	ldr	r0, [pc, #52]	; (8005430 <__multadd+0x90>)
 80053fa:	f000 fd11 	bl	8005e20 <__assert_func>
 80053fe:	6922      	ldr	r2, [r4, #16]
 8005400:	f104 010c 	add.w	r1, r4, #12
 8005404:	3202      	adds	r2, #2
 8005406:	0092      	lsls	r2, r2, #2
 8005408:	300c      	adds	r0, #12
 800540a:	f7ff ff59 	bl	80052c0 <memcpy>
 800540e:	4621      	mov	r1, r4
 8005410:	4638      	mov	r0, r7
 8005412:	f7ff ffa3 	bl	800535c <_Bfree>
 8005416:	462c      	mov	r4, r5
 8005418:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800541c:	3601      	adds	r6, #1
 800541e:	f8c3 8014 	str.w	r8, [r3, #20]
 8005422:	6126      	str	r6, [r4, #16]
 8005424:	4620      	mov	r0, r4
 8005426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800542a:	bf00      	nop
 800542c:	08006aeb 	.word	0x08006aeb
 8005430:	08006afc 	.word	0x08006afc

08005434 <__hi0bits>:
 8005434:	0c02      	lsrs	r2, r0, #16
 8005436:	0412      	lsls	r2, r2, #16
 8005438:	4603      	mov	r3, r0
 800543a:	b9ca      	cbnz	r2, 8005470 <__hi0bits+0x3c>
 800543c:	0403      	lsls	r3, r0, #16
 800543e:	2010      	movs	r0, #16
 8005440:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005444:	bf04      	itt	eq
 8005446:	021b      	lsleq	r3, r3, #8
 8005448:	3008      	addeq	r0, #8
 800544a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800544e:	bf04      	itt	eq
 8005450:	011b      	lsleq	r3, r3, #4
 8005452:	3004      	addeq	r0, #4
 8005454:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005458:	bf04      	itt	eq
 800545a:	009b      	lsleq	r3, r3, #2
 800545c:	3002      	addeq	r0, #2
 800545e:	2b00      	cmp	r3, #0
 8005460:	db05      	blt.n	800546e <__hi0bits+0x3a>
 8005462:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005466:	f100 0001 	add.w	r0, r0, #1
 800546a:	bf08      	it	eq
 800546c:	2020      	moveq	r0, #32
 800546e:	4770      	bx	lr
 8005470:	2000      	movs	r0, #0
 8005472:	e7e5      	b.n	8005440 <__hi0bits+0xc>

08005474 <__lo0bits>:
 8005474:	6803      	ldr	r3, [r0, #0]
 8005476:	4602      	mov	r2, r0
 8005478:	f013 0007 	ands.w	r0, r3, #7
 800547c:	d00b      	beq.n	8005496 <__lo0bits+0x22>
 800547e:	07d9      	lsls	r1, r3, #31
 8005480:	d422      	bmi.n	80054c8 <__lo0bits+0x54>
 8005482:	0798      	lsls	r0, r3, #30
 8005484:	bf49      	itett	mi
 8005486:	085b      	lsrmi	r3, r3, #1
 8005488:	089b      	lsrpl	r3, r3, #2
 800548a:	2001      	movmi	r0, #1
 800548c:	6013      	strmi	r3, [r2, #0]
 800548e:	bf5c      	itt	pl
 8005490:	2002      	movpl	r0, #2
 8005492:	6013      	strpl	r3, [r2, #0]
 8005494:	4770      	bx	lr
 8005496:	b299      	uxth	r1, r3
 8005498:	b909      	cbnz	r1, 800549e <__lo0bits+0x2a>
 800549a:	2010      	movs	r0, #16
 800549c:	0c1b      	lsrs	r3, r3, #16
 800549e:	f013 0fff 	tst.w	r3, #255	; 0xff
 80054a2:	bf04      	itt	eq
 80054a4:	0a1b      	lsreq	r3, r3, #8
 80054a6:	3008      	addeq	r0, #8
 80054a8:	0719      	lsls	r1, r3, #28
 80054aa:	bf04      	itt	eq
 80054ac:	091b      	lsreq	r3, r3, #4
 80054ae:	3004      	addeq	r0, #4
 80054b0:	0799      	lsls	r1, r3, #30
 80054b2:	bf04      	itt	eq
 80054b4:	089b      	lsreq	r3, r3, #2
 80054b6:	3002      	addeq	r0, #2
 80054b8:	07d9      	lsls	r1, r3, #31
 80054ba:	d403      	bmi.n	80054c4 <__lo0bits+0x50>
 80054bc:	085b      	lsrs	r3, r3, #1
 80054be:	f100 0001 	add.w	r0, r0, #1
 80054c2:	d003      	beq.n	80054cc <__lo0bits+0x58>
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	4770      	bx	lr
 80054c8:	2000      	movs	r0, #0
 80054ca:	4770      	bx	lr
 80054cc:	2020      	movs	r0, #32
 80054ce:	4770      	bx	lr

080054d0 <__i2b>:
 80054d0:	b510      	push	{r4, lr}
 80054d2:	460c      	mov	r4, r1
 80054d4:	2101      	movs	r1, #1
 80054d6:	f7ff ff01 	bl	80052dc <_Balloc>
 80054da:	4602      	mov	r2, r0
 80054dc:	b928      	cbnz	r0, 80054ea <__i2b+0x1a>
 80054de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80054e2:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <__i2b+0x24>)
 80054e4:	4804      	ldr	r0, [pc, #16]	; (80054f8 <__i2b+0x28>)
 80054e6:	f000 fc9b 	bl	8005e20 <__assert_func>
 80054ea:	2301      	movs	r3, #1
 80054ec:	6144      	str	r4, [r0, #20]
 80054ee:	6103      	str	r3, [r0, #16]
 80054f0:	bd10      	pop	{r4, pc}
 80054f2:	bf00      	nop
 80054f4:	08006aeb 	.word	0x08006aeb
 80054f8:	08006afc 	.word	0x08006afc

080054fc <__multiply>:
 80054fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005500:	4614      	mov	r4, r2
 8005502:	690a      	ldr	r2, [r1, #16]
 8005504:	6923      	ldr	r3, [r4, #16]
 8005506:	460d      	mov	r5, r1
 8005508:	429a      	cmp	r2, r3
 800550a:	bfbe      	ittt	lt
 800550c:	460b      	movlt	r3, r1
 800550e:	4625      	movlt	r5, r4
 8005510:	461c      	movlt	r4, r3
 8005512:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005516:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800551a:	68ab      	ldr	r3, [r5, #8]
 800551c:	6869      	ldr	r1, [r5, #4]
 800551e:	eb0a 0709 	add.w	r7, sl, r9
 8005522:	42bb      	cmp	r3, r7
 8005524:	b085      	sub	sp, #20
 8005526:	bfb8      	it	lt
 8005528:	3101      	addlt	r1, #1
 800552a:	f7ff fed7 	bl	80052dc <_Balloc>
 800552e:	b930      	cbnz	r0, 800553e <__multiply+0x42>
 8005530:	4602      	mov	r2, r0
 8005532:	f240 115d 	movw	r1, #349	; 0x15d
 8005536:	4b41      	ldr	r3, [pc, #260]	; (800563c <__multiply+0x140>)
 8005538:	4841      	ldr	r0, [pc, #260]	; (8005640 <__multiply+0x144>)
 800553a:	f000 fc71 	bl	8005e20 <__assert_func>
 800553e:	f100 0614 	add.w	r6, r0, #20
 8005542:	4633      	mov	r3, r6
 8005544:	2200      	movs	r2, #0
 8005546:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800554a:	4543      	cmp	r3, r8
 800554c:	d31e      	bcc.n	800558c <__multiply+0x90>
 800554e:	f105 0c14 	add.w	ip, r5, #20
 8005552:	f104 0314 	add.w	r3, r4, #20
 8005556:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800555a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800555e:	9202      	str	r2, [sp, #8]
 8005560:	ebac 0205 	sub.w	r2, ip, r5
 8005564:	3a15      	subs	r2, #21
 8005566:	f022 0203 	bic.w	r2, r2, #3
 800556a:	3204      	adds	r2, #4
 800556c:	f105 0115 	add.w	r1, r5, #21
 8005570:	458c      	cmp	ip, r1
 8005572:	bf38      	it	cc
 8005574:	2204      	movcc	r2, #4
 8005576:	9201      	str	r2, [sp, #4]
 8005578:	9a02      	ldr	r2, [sp, #8]
 800557a:	9303      	str	r3, [sp, #12]
 800557c:	429a      	cmp	r2, r3
 800557e:	d808      	bhi.n	8005592 <__multiply+0x96>
 8005580:	2f00      	cmp	r7, #0
 8005582:	dc55      	bgt.n	8005630 <__multiply+0x134>
 8005584:	6107      	str	r7, [r0, #16]
 8005586:	b005      	add	sp, #20
 8005588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800558c:	f843 2b04 	str.w	r2, [r3], #4
 8005590:	e7db      	b.n	800554a <__multiply+0x4e>
 8005592:	f8b3 a000 	ldrh.w	sl, [r3]
 8005596:	f1ba 0f00 	cmp.w	sl, #0
 800559a:	d020      	beq.n	80055de <__multiply+0xe2>
 800559c:	46b1      	mov	r9, r6
 800559e:	2200      	movs	r2, #0
 80055a0:	f105 0e14 	add.w	lr, r5, #20
 80055a4:	f85e 4b04 	ldr.w	r4, [lr], #4
 80055a8:	f8d9 b000 	ldr.w	fp, [r9]
 80055ac:	b2a1      	uxth	r1, r4
 80055ae:	fa1f fb8b 	uxth.w	fp, fp
 80055b2:	fb0a b101 	mla	r1, sl, r1, fp
 80055b6:	4411      	add	r1, r2
 80055b8:	f8d9 2000 	ldr.w	r2, [r9]
 80055bc:	0c24      	lsrs	r4, r4, #16
 80055be:	0c12      	lsrs	r2, r2, #16
 80055c0:	fb0a 2404 	mla	r4, sl, r4, r2
 80055c4:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80055c8:	b289      	uxth	r1, r1
 80055ca:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80055ce:	45f4      	cmp	ip, lr
 80055d0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80055d4:	f849 1b04 	str.w	r1, [r9], #4
 80055d8:	d8e4      	bhi.n	80055a4 <__multiply+0xa8>
 80055da:	9901      	ldr	r1, [sp, #4]
 80055dc:	5072      	str	r2, [r6, r1]
 80055de:	9a03      	ldr	r2, [sp, #12]
 80055e0:	3304      	adds	r3, #4
 80055e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80055e6:	f1b9 0f00 	cmp.w	r9, #0
 80055ea:	d01f      	beq.n	800562c <__multiply+0x130>
 80055ec:	46b6      	mov	lr, r6
 80055ee:	f04f 0a00 	mov.w	sl, #0
 80055f2:	6834      	ldr	r4, [r6, #0]
 80055f4:	f105 0114 	add.w	r1, r5, #20
 80055f8:	880a      	ldrh	r2, [r1, #0]
 80055fa:	f8be b002 	ldrh.w	fp, [lr, #2]
 80055fe:	b2a4      	uxth	r4, r4
 8005600:	fb09 b202 	mla	r2, r9, r2, fp
 8005604:	4492      	add	sl, r2
 8005606:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800560a:	f84e 4b04 	str.w	r4, [lr], #4
 800560e:	f851 4b04 	ldr.w	r4, [r1], #4
 8005612:	f8be 2000 	ldrh.w	r2, [lr]
 8005616:	0c24      	lsrs	r4, r4, #16
 8005618:	fb09 2404 	mla	r4, r9, r4, r2
 800561c:	458c      	cmp	ip, r1
 800561e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005622:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005626:	d8e7      	bhi.n	80055f8 <__multiply+0xfc>
 8005628:	9a01      	ldr	r2, [sp, #4]
 800562a:	50b4      	str	r4, [r6, r2]
 800562c:	3604      	adds	r6, #4
 800562e:	e7a3      	b.n	8005578 <__multiply+0x7c>
 8005630:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1a5      	bne.n	8005584 <__multiply+0x88>
 8005638:	3f01      	subs	r7, #1
 800563a:	e7a1      	b.n	8005580 <__multiply+0x84>
 800563c:	08006aeb 	.word	0x08006aeb
 8005640:	08006afc 	.word	0x08006afc

08005644 <__pow5mult>:
 8005644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005648:	4615      	mov	r5, r2
 800564a:	f012 0203 	ands.w	r2, r2, #3
 800564e:	4606      	mov	r6, r0
 8005650:	460f      	mov	r7, r1
 8005652:	d007      	beq.n	8005664 <__pow5mult+0x20>
 8005654:	4c25      	ldr	r4, [pc, #148]	; (80056ec <__pow5mult+0xa8>)
 8005656:	3a01      	subs	r2, #1
 8005658:	2300      	movs	r3, #0
 800565a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800565e:	f7ff fe9f 	bl	80053a0 <__multadd>
 8005662:	4607      	mov	r7, r0
 8005664:	10ad      	asrs	r5, r5, #2
 8005666:	d03d      	beq.n	80056e4 <__pow5mult+0xa0>
 8005668:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800566a:	b97c      	cbnz	r4, 800568c <__pow5mult+0x48>
 800566c:	2010      	movs	r0, #16
 800566e:	f7ff fe11 	bl	8005294 <malloc>
 8005672:	4602      	mov	r2, r0
 8005674:	6270      	str	r0, [r6, #36]	; 0x24
 8005676:	b928      	cbnz	r0, 8005684 <__pow5mult+0x40>
 8005678:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800567c:	4b1c      	ldr	r3, [pc, #112]	; (80056f0 <__pow5mult+0xac>)
 800567e:	481d      	ldr	r0, [pc, #116]	; (80056f4 <__pow5mult+0xb0>)
 8005680:	f000 fbce 	bl	8005e20 <__assert_func>
 8005684:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005688:	6004      	str	r4, [r0, #0]
 800568a:	60c4      	str	r4, [r0, #12]
 800568c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005690:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005694:	b94c      	cbnz	r4, 80056aa <__pow5mult+0x66>
 8005696:	f240 2171 	movw	r1, #625	; 0x271
 800569a:	4630      	mov	r0, r6
 800569c:	f7ff ff18 	bl	80054d0 <__i2b>
 80056a0:	2300      	movs	r3, #0
 80056a2:	4604      	mov	r4, r0
 80056a4:	f8c8 0008 	str.w	r0, [r8, #8]
 80056a8:	6003      	str	r3, [r0, #0]
 80056aa:	f04f 0900 	mov.w	r9, #0
 80056ae:	07eb      	lsls	r3, r5, #31
 80056b0:	d50a      	bpl.n	80056c8 <__pow5mult+0x84>
 80056b2:	4639      	mov	r1, r7
 80056b4:	4622      	mov	r2, r4
 80056b6:	4630      	mov	r0, r6
 80056b8:	f7ff ff20 	bl	80054fc <__multiply>
 80056bc:	4680      	mov	r8, r0
 80056be:	4639      	mov	r1, r7
 80056c0:	4630      	mov	r0, r6
 80056c2:	f7ff fe4b 	bl	800535c <_Bfree>
 80056c6:	4647      	mov	r7, r8
 80056c8:	106d      	asrs	r5, r5, #1
 80056ca:	d00b      	beq.n	80056e4 <__pow5mult+0xa0>
 80056cc:	6820      	ldr	r0, [r4, #0]
 80056ce:	b938      	cbnz	r0, 80056e0 <__pow5mult+0x9c>
 80056d0:	4622      	mov	r2, r4
 80056d2:	4621      	mov	r1, r4
 80056d4:	4630      	mov	r0, r6
 80056d6:	f7ff ff11 	bl	80054fc <__multiply>
 80056da:	6020      	str	r0, [r4, #0]
 80056dc:	f8c0 9000 	str.w	r9, [r0]
 80056e0:	4604      	mov	r4, r0
 80056e2:	e7e4      	b.n	80056ae <__pow5mult+0x6a>
 80056e4:	4638      	mov	r0, r7
 80056e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ea:	bf00      	nop
 80056ec:	08006c50 	.word	0x08006c50
 80056f0:	08006a75 	.word	0x08006a75
 80056f4:	08006afc 	.word	0x08006afc

080056f8 <__lshift>:
 80056f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056fc:	460c      	mov	r4, r1
 80056fe:	4607      	mov	r7, r0
 8005700:	4691      	mov	r9, r2
 8005702:	6923      	ldr	r3, [r4, #16]
 8005704:	6849      	ldr	r1, [r1, #4]
 8005706:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800570a:	68a3      	ldr	r3, [r4, #8]
 800570c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005710:	f108 0601 	add.w	r6, r8, #1
 8005714:	42b3      	cmp	r3, r6
 8005716:	db0b      	blt.n	8005730 <__lshift+0x38>
 8005718:	4638      	mov	r0, r7
 800571a:	f7ff fddf 	bl	80052dc <_Balloc>
 800571e:	4605      	mov	r5, r0
 8005720:	b948      	cbnz	r0, 8005736 <__lshift+0x3e>
 8005722:	4602      	mov	r2, r0
 8005724:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005728:	4b27      	ldr	r3, [pc, #156]	; (80057c8 <__lshift+0xd0>)
 800572a:	4828      	ldr	r0, [pc, #160]	; (80057cc <__lshift+0xd4>)
 800572c:	f000 fb78 	bl	8005e20 <__assert_func>
 8005730:	3101      	adds	r1, #1
 8005732:	005b      	lsls	r3, r3, #1
 8005734:	e7ee      	b.n	8005714 <__lshift+0x1c>
 8005736:	2300      	movs	r3, #0
 8005738:	f100 0114 	add.w	r1, r0, #20
 800573c:	f100 0210 	add.w	r2, r0, #16
 8005740:	4618      	mov	r0, r3
 8005742:	4553      	cmp	r3, sl
 8005744:	db33      	blt.n	80057ae <__lshift+0xb6>
 8005746:	6920      	ldr	r0, [r4, #16]
 8005748:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800574c:	f104 0314 	add.w	r3, r4, #20
 8005750:	f019 091f 	ands.w	r9, r9, #31
 8005754:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005758:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800575c:	d02b      	beq.n	80057b6 <__lshift+0xbe>
 800575e:	468a      	mov	sl, r1
 8005760:	2200      	movs	r2, #0
 8005762:	f1c9 0e20 	rsb	lr, r9, #32
 8005766:	6818      	ldr	r0, [r3, #0]
 8005768:	fa00 f009 	lsl.w	r0, r0, r9
 800576c:	4302      	orrs	r2, r0
 800576e:	f84a 2b04 	str.w	r2, [sl], #4
 8005772:	f853 2b04 	ldr.w	r2, [r3], #4
 8005776:	459c      	cmp	ip, r3
 8005778:	fa22 f20e 	lsr.w	r2, r2, lr
 800577c:	d8f3      	bhi.n	8005766 <__lshift+0x6e>
 800577e:	ebac 0304 	sub.w	r3, ip, r4
 8005782:	3b15      	subs	r3, #21
 8005784:	f023 0303 	bic.w	r3, r3, #3
 8005788:	3304      	adds	r3, #4
 800578a:	f104 0015 	add.w	r0, r4, #21
 800578e:	4584      	cmp	ip, r0
 8005790:	bf38      	it	cc
 8005792:	2304      	movcc	r3, #4
 8005794:	50ca      	str	r2, [r1, r3]
 8005796:	b10a      	cbz	r2, 800579c <__lshift+0xa4>
 8005798:	f108 0602 	add.w	r6, r8, #2
 800579c:	3e01      	subs	r6, #1
 800579e:	4638      	mov	r0, r7
 80057a0:	4621      	mov	r1, r4
 80057a2:	612e      	str	r6, [r5, #16]
 80057a4:	f7ff fdda 	bl	800535c <_Bfree>
 80057a8:	4628      	mov	r0, r5
 80057aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80057b2:	3301      	adds	r3, #1
 80057b4:	e7c5      	b.n	8005742 <__lshift+0x4a>
 80057b6:	3904      	subs	r1, #4
 80057b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80057bc:	459c      	cmp	ip, r3
 80057be:	f841 2f04 	str.w	r2, [r1, #4]!
 80057c2:	d8f9      	bhi.n	80057b8 <__lshift+0xc0>
 80057c4:	e7ea      	b.n	800579c <__lshift+0xa4>
 80057c6:	bf00      	nop
 80057c8:	08006aeb 	.word	0x08006aeb
 80057cc:	08006afc 	.word	0x08006afc

080057d0 <__mcmp>:
 80057d0:	4603      	mov	r3, r0
 80057d2:	690a      	ldr	r2, [r1, #16]
 80057d4:	6900      	ldr	r0, [r0, #16]
 80057d6:	b530      	push	{r4, r5, lr}
 80057d8:	1a80      	subs	r0, r0, r2
 80057da:	d10d      	bne.n	80057f8 <__mcmp+0x28>
 80057dc:	3314      	adds	r3, #20
 80057de:	3114      	adds	r1, #20
 80057e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80057e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80057e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80057ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80057f0:	4295      	cmp	r5, r2
 80057f2:	d002      	beq.n	80057fa <__mcmp+0x2a>
 80057f4:	d304      	bcc.n	8005800 <__mcmp+0x30>
 80057f6:	2001      	movs	r0, #1
 80057f8:	bd30      	pop	{r4, r5, pc}
 80057fa:	42a3      	cmp	r3, r4
 80057fc:	d3f4      	bcc.n	80057e8 <__mcmp+0x18>
 80057fe:	e7fb      	b.n	80057f8 <__mcmp+0x28>
 8005800:	f04f 30ff 	mov.w	r0, #4294967295
 8005804:	e7f8      	b.n	80057f8 <__mcmp+0x28>
	...

08005808 <__mdiff>:
 8005808:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800580c:	460c      	mov	r4, r1
 800580e:	4606      	mov	r6, r0
 8005810:	4611      	mov	r1, r2
 8005812:	4620      	mov	r0, r4
 8005814:	4692      	mov	sl, r2
 8005816:	f7ff ffdb 	bl	80057d0 <__mcmp>
 800581a:	1e05      	subs	r5, r0, #0
 800581c:	d111      	bne.n	8005842 <__mdiff+0x3a>
 800581e:	4629      	mov	r1, r5
 8005820:	4630      	mov	r0, r6
 8005822:	f7ff fd5b 	bl	80052dc <_Balloc>
 8005826:	4602      	mov	r2, r0
 8005828:	b928      	cbnz	r0, 8005836 <__mdiff+0x2e>
 800582a:	f240 2132 	movw	r1, #562	; 0x232
 800582e:	4b3c      	ldr	r3, [pc, #240]	; (8005920 <__mdiff+0x118>)
 8005830:	483c      	ldr	r0, [pc, #240]	; (8005924 <__mdiff+0x11c>)
 8005832:	f000 faf5 	bl	8005e20 <__assert_func>
 8005836:	2301      	movs	r3, #1
 8005838:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800583c:	4610      	mov	r0, r2
 800583e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005842:	bfa4      	itt	ge
 8005844:	4653      	movge	r3, sl
 8005846:	46a2      	movge	sl, r4
 8005848:	4630      	mov	r0, r6
 800584a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800584e:	bfa6      	itte	ge
 8005850:	461c      	movge	r4, r3
 8005852:	2500      	movge	r5, #0
 8005854:	2501      	movlt	r5, #1
 8005856:	f7ff fd41 	bl	80052dc <_Balloc>
 800585a:	4602      	mov	r2, r0
 800585c:	b918      	cbnz	r0, 8005866 <__mdiff+0x5e>
 800585e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005862:	4b2f      	ldr	r3, [pc, #188]	; (8005920 <__mdiff+0x118>)
 8005864:	e7e4      	b.n	8005830 <__mdiff+0x28>
 8005866:	f100 0814 	add.w	r8, r0, #20
 800586a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800586e:	60c5      	str	r5, [r0, #12]
 8005870:	f04f 0c00 	mov.w	ip, #0
 8005874:	f10a 0514 	add.w	r5, sl, #20
 8005878:	f10a 0010 	add.w	r0, sl, #16
 800587c:	46c2      	mov	sl, r8
 800587e:	6926      	ldr	r6, [r4, #16]
 8005880:	f104 0914 	add.w	r9, r4, #20
 8005884:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005888:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800588c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8005890:	f859 3b04 	ldr.w	r3, [r9], #4
 8005894:	fa1f f18b 	uxth.w	r1, fp
 8005898:	4461      	add	r1, ip
 800589a:	fa1f fc83 	uxth.w	ip, r3
 800589e:	0c1b      	lsrs	r3, r3, #16
 80058a0:	eba1 010c 	sub.w	r1, r1, ip
 80058a4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80058a8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80058ac:	b289      	uxth	r1, r1
 80058ae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80058b2:	454e      	cmp	r6, r9
 80058b4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80058b8:	f84a 3b04 	str.w	r3, [sl], #4
 80058bc:	d8e6      	bhi.n	800588c <__mdiff+0x84>
 80058be:	1b33      	subs	r3, r6, r4
 80058c0:	3b15      	subs	r3, #21
 80058c2:	f023 0303 	bic.w	r3, r3, #3
 80058c6:	3415      	adds	r4, #21
 80058c8:	3304      	adds	r3, #4
 80058ca:	42a6      	cmp	r6, r4
 80058cc:	bf38      	it	cc
 80058ce:	2304      	movcc	r3, #4
 80058d0:	441d      	add	r5, r3
 80058d2:	4443      	add	r3, r8
 80058d4:	461e      	mov	r6, r3
 80058d6:	462c      	mov	r4, r5
 80058d8:	4574      	cmp	r4, lr
 80058da:	d30e      	bcc.n	80058fa <__mdiff+0xf2>
 80058dc:	f10e 0103 	add.w	r1, lr, #3
 80058e0:	1b49      	subs	r1, r1, r5
 80058e2:	f021 0103 	bic.w	r1, r1, #3
 80058e6:	3d03      	subs	r5, #3
 80058e8:	45ae      	cmp	lr, r5
 80058ea:	bf38      	it	cc
 80058ec:	2100      	movcc	r1, #0
 80058ee:	4419      	add	r1, r3
 80058f0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80058f4:	b18b      	cbz	r3, 800591a <__mdiff+0x112>
 80058f6:	6117      	str	r7, [r2, #16]
 80058f8:	e7a0      	b.n	800583c <__mdiff+0x34>
 80058fa:	f854 8b04 	ldr.w	r8, [r4], #4
 80058fe:	fa1f f188 	uxth.w	r1, r8
 8005902:	4461      	add	r1, ip
 8005904:	1408      	asrs	r0, r1, #16
 8005906:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800590a:	b289      	uxth	r1, r1
 800590c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005910:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005914:	f846 1b04 	str.w	r1, [r6], #4
 8005918:	e7de      	b.n	80058d8 <__mdiff+0xd0>
 800591a:	3f01      	subs	r7, #1
 800591c:	e7e8      	b.n	80058f0 <__mdiff+0xe8>
 800591e:	bf00      	nop
 8005920:	08006aeb 	.word	0x08006aeb
 8005924:	08006afc 	.word	0x08006afc

08005928 <__d2b>:
 8005928:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800592c:	2101      	movs	r1, #1
 800592e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005932:	4690      	mov	r8, r2
 8005934:	461d      	mov	r5, r3
 8005936:	f7ff fcd1 	bl	80052dc <_Balloc>
 800593a:	4604      	mov	r4, r0
 800593c:	b930      	cbnz	r0, 800594c <__d2b+0x24>
 800593e:	4602      	mov	r2, r0
 8005940:	f240 310a 	movw	r1, #778	; 0x30a
 8005944:	4b24      	ldr	r3, [pc, #144]	; (80059d8 <__d2b+0xb0>)
 8005946:	4825      	ldr	r0, [pc, #148]	; (80059dc <__d2b+0xb4>)
 8005948:	f000 fa6a 	bl	8005e20 <__assert_func>
 800594c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005950:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005954:	bb2d      	cbnz	r5, 80059a2 <__d2b+0x7a>
 8005956:	9301      	str	r3, [sp, #4]
 8005958:	f1b8 0300 	subs.w	r3, r8, #0
 800595c:	d026      	beq.n	80059ac <__d2b+0x84>
 800595e:	4668      	mov	r0, sp
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	f7ff fd87 	bl	8005474 <__lo0bits>
 8005966:	9900      	ldr	r1, [sp, #0]
 8005968:	b1f0      	cbz	r0, 80059a8 <__d2b+0x80>
 800596a:	9a01      	ldr	r2, [sp, #4]
 800596c:	f1c0 0320 	rsb	r3, r0, #32
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	430b      	orrs	r3, r1
 8005976:	40c2      	lsrs	r2, r0
 8005978:	6163      	str	r3, [r4, #20]
 800597a:	9201      	str	r2, [sp, #4]
 800597c:	9b01      	ldr	r3, [sp, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	bf14      	ite	ne
 8005982:	2102      	movne	r1, #2
 8005984:	2101      	moveq	r1, #1
 8005986:	61a3      	str	r3, [r4, #24]
 8005988:	6121      	str	r1, [r4, #16]
 800598a:	b1c5      	cbz	r5, 80059be <__d2b+0x96>
 800598c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005990:	4405      	add	r5, r0
 8005992:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005996:	603d      	str	r5, [r7, #0]
 8005998:	6030      	str	r0, [r6, #0]
 800599a:	4620      	mov	r0, r4
 800599c:	b002      	add	sp, #8
 800599e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059a6:	e7d6      	b.n	8005956 <__d2b+0x2e>
 80059a8:	6161      	str	r1, [r4, #20]
 80059aa:	e7e7      	b.n	800597c <__d2b+0x54>
 80059ac:	a801      	add	r0, sp, #4
 80059ae:	f7ff fd61 	bl	8005474 <__lo0bits>
 80059b2:	2101      	movs	r1, #1
 80059b4:	9b01      	ldr	r3, [sp, #4]
 80059b6:	6121      	str	r1, [r4, #16]
 80059b8:	6163      	str	r3, [r4, #20]
 80059ba:	3020      	adds	r0, #32
 80059bc:	e7e5      	b.n	800598a <__d2b+0x62>
 80059be:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80059c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80059c6:	6038      	str	r0, [r7, #0]
 80059c8:	6918      	ldr	r0, [r3, #16]
 80059ca:	f7ff fd33 	bl	8005434 <__hi0bits>
 80059ce:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80059d2:	6031      	str	r1, [r6, #0]
 80059d4:	e7e1      	b.n	800599a <__d2b+0x72>
 80059d6:	bf00      	nop
 80059d8:	08006aeb 	.word	0x08006aeb
 80059dc:	08006afc 	.word	0x08006afc

080059e0 <_calloc_r>:
 80059e0:	b538      	push	{r3, r4, r5, lr}
 80059e2:	fb02 f501 	mul.w	r5, r2, r1
 80059e6:	4629      	mov	r1, r5
 80059e8:	f000 f854 	bl	8005a94 <_malloc_r>
 80059ec:	4604      	mov	r4, r0
 80059ee:	b118      	cbz	r0, 80059f8 <_calloc_r+0x18>
 80059f0:	462a      	mov	r2, r5
 80059f2:	2100      	movs	r1, #0
 80059f4:	f7fe f946 	bl	8003c84 <memset>
 80059f8:	4620      	mov	r0, r4
 80059fa:	bd38      	pop	{r3, r4, r5, pc}

080059fc <_free_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	4605      	mov	r5, r0
 8005a00:	2900      	cmp	r1, #0
 8005a02:	d043      	beq.n	8005a8c <_free_r+0x90>
 8005a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a08:	1f0c      	subs	r4, r1, #4
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	bfb8      	it	lt
 8005a0e:	18e4      	addlt	r4, r4, r3
 8005a10:	f000 fa62 	bl	8005ed8 <__malloc_lock>
 8005a14:	4a1e      	ldr	r2, [pc, #120]	; (8005a90 <_free_r+0x94>)
 8005a16:	6813      	ldr	r3, [r2, #0]
 8005a18:	4610      	mov	r0, r2
 8005a1a:	b933      	cbnz	r3, 8005a2a <_free_r+0x2e>
 8005a1c:	6063      	str	r3, [r4, #4]
 8005a1e:	6014      	str	r4, [r2, #0]
 8005a20:	4628      	mov	r0, r5
 8005a22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a26:	f000 ba5d 	b.w	8005ee4 <__malloc_unlock>
 8005a2a:	42a3      	cmp	r3, r4
 8005a2c:	d90a      	bls.n	8005a44 <_free_r+0x48>
 8005a2e:	6821      	ldr	r1, [r4, #0]
 8005a30:	1862      	adds	r2, r4, r1
 8005a32:	4293      	cmp	r3, r2
 8005a34:	bf01      	itttt	eq
 8005a36:	681a      	ldreq	r2, [r3, #0]
 8005a38:	685b      	ldreq	r3, [r3, #4]
 8005a3a:	1852      	addeq	r2, r2, r1
 8005a3c:	6022      	streq	r2, [r4, #0]
 8005a3e:	6063      	str	r3, [r4, #4]
 8005a40:	6004      	str	r4, [r0, #0]
 8005a42:	e7ed      	b.n	8005a20 <_free_r+0x24>
 8005a44:	461a      	mov	r2, r3
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	b10b      	cbz	r3, 8005a4e <_free_r+0x52>
 8005a4a:	42a3      	cmp	r3, r4
 8005a4c:	d9fa      	bls.n	8005a44 <_free_r+0x48>
 8005a4e:	6811      	ldr	r1, [r2, #0]
 8005a50:	1850      	adds	r0, r2, r1
 8005a52:	42a0      	cmp	r0, r4
 8005a54:	d10b      	bne.n	8005a6e <_free_r+0x72>
 8005a56:	6820      	ldr	r0, [r4, #0]
 8005a58:	4401      	add	r1, r0
 8005a5a:	1850      	adds	r0, r2, r1
 8005a5c:	4283      	cmp	r3, r0
 8005a5e:	6011      	str	r1, [r2, #0]
 8005a60:	d1de      	bne.n	8005a20 <_free_r+0x24>
 8005a62:	6818      	ldr	r0, [r3, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	4401      	add	r1, r0
 8005a68:	6011      	str	r1, [r2, #0]
 8005a6a:	6053      	str	r3, [r2, #4]
 8005a6c:	e7d8      	b.n	8005a20 <_free_r+0x24>
 8005a6e:	d902      	bls.n	8005a76 <_free_r+0x7a>
 8005a70:	230c      	movs	r3, #12
 8005a72:	602b      	str	r3, [r5, #0]
 8005a74:	e7d4      	b.n	8005a20 <_free_r+0x24>
 8005a76:	6820      	ldr	r0, [r4, #0]
 8005a78:	1821      	adds	r1, r4, r0
 8005a7a:	428b      	cmp	r3, r1
 8005a7c:	bf01      	itttt	eq
 8005a7e:	6819      	ldreq	r1, [r3, #0]
 8005a80:	685b      	ldreq	r3, [r3, #4]
 8005a82:	1809      	addeq	r1, r1, r0
 8005a84:	6021      	streq	r1, [r4, #0]
 8005a86:	6063      	str	r3, [r4, #4]
 8005a88:	6054      	str	r4, [r2, #4]
 8005a8a:	e7c9      	b.n	8005a20 <_free_r+0x24>
 8005a8c:	bd38      	pop	{r3, r4, r5, pc}
 8005a8e:	bf00      	nop
 8005a90:	20000210 	.word	0x20000210

08005a94 <_malloc_r>:
 8005a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a96:	1ccd      	adds	r5, r1, #3
 8005a98:	f025 0503 	bic.w	r5, r5, #3
 8005a9c:	3508      	adds	r5, #8
 8005a9e:	2d0c      	cmp	r5, #12
 8005aa0:	bf38      	it	cc
 8005aa2:	250c      	movcc	r5, #12
 8005aa4:	2d00      	cmp	r5, #0
 8005aa6:	4606      	mov	r6, r0
 8005aa8:	db01      	blt.n	8005aae <_malloc_r+0x1a>
 8005aaa:	42a9      	cmp	r1, r5
 8005aac:	d903      	bls.n	8005ab6 <_malloc_r+0x22>
 8005aae:	230c      	movs	r3, #12
 8005ab0:	6033      	str	r3, [r6, #0]
 8005ab2:	2000      	movs	r0, #0
 8005ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ab6:	f000 fa0f 	bl	8005ed8 <__malloc_lock>
 8005aba:	4921      	ldr	r1, [pc, #132]	; (8005b40 <_malloc_r+0xac>)
 8005abc:	680a      	ldr	r2, [r1, #0]
 8005abe:	4614      	mov	r4, r2
 8005ac0:	b99c      	cbnz	r4, 8005aea <_malloc_r+0x56>
 8005ac2:	4f20      	ldr	r7, [pc, #128]	; (8005b44 <_malloc_r+0xb0>)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	b923      	cbnz	r3, 8005ad2 <_malloc_r+0x3e>
 8005ac8:	4621      	mov	r1, r4
 8005aca:	4630      	mov	r0, r6
 8005acc:	f000 f998 	bl	8005e00 <_sbrk_r>
 8005ad0:	6038      	str	r0, [r7, #0]
 8005ad2:	4629      	mov	r1, r5
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	f000 f993 	bl	8005e00 <_sbrk_r>
 8005ada:	1c43      	adds	r3, r0, #1
 8005adc:	d123      	bne.n	8005b26 <_malloc_r+0x92>
 8005ade:	230c      	movs	r3, #12
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	6033      	str	r3, [r6, #0]
 8005ae4:	f000 f9fe 	bl	8005ee4 <__malloc_unlock>
 8005ae8:	e7e3      	b.n	8005ab2 <_malloc_r+0x1e>
 8005aea:	6823      	ldr	r3, [r4, #0]
 8005aec:	1b5b      	subs	r3, r3, r5
 8005aee:	d417      	bmi.n	8005b20 <_malloc_r+0x8c>
 8005af0:	2b0b      	cmp	r3, #11
 8005af2:	d903      	bls.n	8005afc <_malloc_r+0x68>
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	441c      	add	r4, r3
 8005af8:	6025      	str	r5, [r4, #0]
 8005afa:	e004      	b.n	8005b06 <_malloc_r+0x72>
 8005afc:	6863      	ldr	r3, [r4, #4]
 8005afe:	42a2      	cmp	r2, r4
 8005b00:	bf0c      	ite	eq
 8005b02:	600b      	streq	r3, [r1, #0]
 8005b04:	6053      	strne	r3, [r2, #4]
 8005b06:	4630      	mov	r0, r6
 8005b08:	f000 f9ec 	bl	8005ee4 <__malloc_unlock>
 8005b0c:	f104 000b 	add.w	r0, r4, #11
 8005b10:	1d23      	adds	r3, r4, #4
 8005b12:	f020 0007 	bic.w	r0, r0, #7
 8005b16:	1ac2      	subs	r2, r0, r3
 8005b18:	d0cc      	beq.n	8005ab4 <_malloc_r+0x20>
 8005b1a:	1a1b      	subs	r3, r3, r0
 8005b1c:	50a3      	str	r3, [r4, r2]
 8005b1e:	e7c9      	b.n	8005ab4 <_malloc_r+0x20>
 8005b20:	4622      	mov	r2, r4
 8005b22:	6864      	ldr	r4, [r4, #4]
 8005b24:	e7cc      	b.n	8005ac0 <_malloc_r+0x2c>
 8005b26:	1cc4      	adds	r4, r0, #3
 8005b28:	f024 0403 	bic.w	r4, r4, #3
 8005b2c:	42a0      	cmp	r0, r4
 8005b2e:	d0e3      	beq.n	8005af8 <_malloc_r+0x64>
 8005b30:	1a21      	subs	r1, r4, r0
 8005b32:	4630      	mov	r0, r6
 8005b34:	f000 f964 	bl	8005e00 <_sbrk_r>
 8005b38:	3001      	adds	r0, #1
 8005b3a:	d1dd      	bne.n	8005af8 <_malloc_r+0x64>
 8005b3c:	e7cf      	b.n	8005ade <_malloc_r+0x4a>
 8005b3e:	bf00      	nop
 8005b40:	20000210 	.word	0x20000210
 8005b44:	20000214 	.word	0x20000214

08005b48 <__ssputs_r>:
 8005b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b4c:	688e      	ldr	r6, [r1, #8]
 8005b4e:	4682      	mov	sl, r0
 8005b50:	429e      	cmp	r6, r3
 8005b52:	460c      	mov	r4, r1
 8005b54:	4690      	mov	r8, r2
 8005b56:	461f      	mov	r7, r3
 8005b58:	d838      	bhi.n	8005bcc <__ssputs_r+0x84>
 8005b5a:	898a      	ldrh	r2, [r1, #12]
 8005b5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005b60:	d032      	beq.n	8005bc8 <__ssputs_r+0x80>
 8005b62:	6825      	ldr	r5, [r4, #0]
 8005b64:	6909      	ldr	r1, [r1, #16]
 8005b66:	3301      	adds	r3, #1
 8005b68:	eba5 0901 	sub.w	r9, r5, r1
 8005b6c:	6965      	ldr	r5, [r4, #20]
 8005b6e:	444b      	add	r3, r9
 8005b70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b78:	106d      	asrs	r5, r5, #1
 8005b7a:	429d      	cmp	r5, r3
 8005b7c:	bf38      	it	cc
 8005b7e:	461d      	movcc	r5, r3
 8005b80:	0553      	lsls	r3, r2, #21
 8005b82:	d531      	bpl.n	8005be8 <__ssputs_r+0xa0>
 8005b84:	4629      	mov	r1, r5
 8005b86:	f7ff ff85 	bl	8005a94 <_malloc_r>
 8005b8a:	4606      	mov	r6, r0
 8005b8c:	b950      	cbnz	r0, 8005ba4 <__ssputs_r+0x5c>
 8005b8e:	230c      	movs	r3, #12
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295
 8005b94:	f8ca 3000 	str.w	r3, [sl]
 8005b98:	89a3      	ldrh	r3, [r4, #12]
 8005b9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b9e:	81a3      	strh	r3, [r4, #12]
 8005ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba4:	464a      	mov	r2, r9
 8005ba6:	6921      	ldr	r1, [r4, #16]
 8005ba8:	f7ff fb8a 	bl	80052c0 <memcpy>
 8005bac:	89a3      	ldrh	r3, [r4, #12]
 8005bae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005bb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bb6:	81a3      	strh	r3, [r4, #12]
 8005bb8:	6126      	str	r6, [r4, #16]
 8005bba:	444e      	add	r6, r9
 8005bbc:	6026      	str	r6, [r4, #0]
 8005bbe:	463e      	mov	r6, r7
 8005bc0:	6165      	str	r5, [r4, #20]
 8005bc2:	eba5 0509 	sub.w	r5, r5, r9
 8005bc6:	60a5      	str	r5, [r4, #8]
 8005bc8:	42be      	cmp	r6, r7
 8005bca:	d900      	bls.n	8005bce <__ssputs_r+0x86>
 8005bcc:	463e      	mov	r6, r7
 8005bce:	4632      	mov	r2, r6
 8005bd0:	4641      	mov	r1, r8
 8005bd2:	6820      	ldr	r0, [r4, #0]
 8005bd4:	f000 f966 	bl	8005ea4 <memmove>
 8005bd8:	68a3      	ldr	r3, [r4, #8]
 8005bda:	6822      	ldr	r2, [r4, #0]
 8005bdc:	1b9b      	subs	r3, r3, r6
 8005bde:	4432      	add	r2, r6
 8005be0:	2000      	movs	r0, #0
 8005be2:	60a3      	str	r3, [r4, #8]
 8005be4:	6022      	str	r2, [r4, #0]
 8005be6:	e7db      	b.n	8005ba0 <__ssputs_r+0x58>
 8005be8:	462a      	mov	r2, r5
 8005bea:	f000 f981 	bl	8005ef0 <_realloc_r>
 8005bee:	4606      	mov	r6, r0
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d1e1      	bne.n	8005bb8 <__ssputs_r+0x70>
 8005bf4:	4650      	mov	r0, sl
 8005bf6:	6921      	ldr	r1, [r4, #16]
 8005bf8:	f7ff ff00 	bl	80059fc <_free_r>
 8005bfc:	e7c7      	b.n	8005b8e <__ssputs_r+0x46>
	...

08005c00 <_svfiprintf_r>:
 8005c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c04:	4698      	mov	r8, r3
 8005c06:	898b      	ldrh	r3, [r1, #12]
 8005c08:	4607      	mov	r7, r0
 8005c0a:	061b      	lsls	r3, r3, #24
 8005c0c:	460d      	mov	r5, r1
 8005c0e:	4614      	mov	r4, r2
 8005c10:	b09d      	sub	sp, #116	; 0x74
 8005c12:	d50e      	bpl.n	8005c32 <_svfiprintf_r+0x32>
 8005c14:	690b      	ldr	r3, [r1, #16]
 8005c16:	b963      	cbnz	r3, 8005c32 <_svfiprintf_r+0x32>
 8005c18:	2140      	movs	r1, #64	; 0x40
 8005c1a:	f7ff ff3b 	bl	8005a94 <_malloc_r>
 8005c1e:	6028      	str	r0, [r5, #0]
 8005c20:	6128      	str	r0, [r5, #16]
 8005c22:	b920      	cbnz	r0, 8005c2e <_svfiprintf_r+0x2e>
 8005c24:	230c      	movs	r3, #12
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2c:	e0d1      	b.n	8005dd2 <_svfiprintf_r+0x1d2>
 8005c2e:	2340      	movs	r3, #64	; 0x40
 8005c30:	616b      	str	r3, [r5, #20]
 8005c32:	2300      	movs	r3, #0
 8005c34:	9309      	str	r3, [sp, #36]	; 0x24
 8005c36:	2320      	movs	r3, #32
 8005c38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c3c:	2330      	movs	r3, #48	; 0x30
 8005c3e:	f04f 0901 	mov.w	r9, #1
 8005c42:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005dec <_svfiprintf_r+0x1ec>
 8005c4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c4e:	4623      	mov	r3, r4
 8005c50:	469a      	mov	sl, r3
 8005c52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c56:	b10a      	cbz	r2, 8005c5c <_svfiprintf_r+0x5c>
 8005c58:	2a25      	cmp	r2, #37	; 0x25
 8005c5a:	d1f9      	bne.n	8005c50 <_svfiprintf_r+0x50>
 8005c5c:	ebba 0b04 	subs.w	fp, sl, r4
 8005c60:	d00b      	beq.n	8005c7a <_svfiprintf_r+0x7a>
 8005c62:	465b      	mov	r3, fp
 8005c64:	4622      	mov	r2, r4
 8005c66:	4629      	mov	r1, r5
 8005c68:	4638      	mov	r0, r7
 8005c6a:	f7ff ff6d 	bl	8005b48 <__ssputs_r>
 8005c6e:	3001      	adds	r0, #1
 8005c70:	f000 80aa 	beq.w	8005dc8 <_svfiprintf_r+0x1c8>
 8005c74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c76:	445a      	add	r2, fp
 8005c78:	9209      	str	r2, [sp, #36]	; 0x24
 8005c7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 80a2 	beq.w	8005dc8 <_svfiprintf_r+0x1c8>
 8005c84:	2300      	movs	r3, #0
 8005c86:	f04f 32ff 	mov.w	r2, #4294967295
 8005c8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c8e:	f10a 0a01 	add.w	sl, sl, #1
 8005c92:	9304      	str	r3, [sp, #16]
 8005c94:	9307      	str	r3, [sp, #28]
 8005c96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c9a:	931a      	str	r3, [sp, #104]	; 0x68
 8005c9c:	4654      	mov	r4, sl
 8005c9e:	2205      	movs	r2, #5
 8005ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ca4:	4851      	ldr	r0, [pc, #324]	; (8005dec <_svfiprintf_r+0x1ec>)
 8005ca6:	f7ff fafd 	bl	80052a4 <memchr>
 8005caa:	9a04      	ldr	r2, [sp, #16]
 8005cac:	b9d8      	cbnz	r0, 8005ce6 <_svfiprintf_r+0xe6>
 8005cae:	06d0      	lsls	r0, r2, #27
 8005cb0:	bf44      	itt	mi
 8005cb2:	2320      	movmi	r3, #32
 8005cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005cb8:	0711      	lsls	r1, r2, #28
 8005cba:	bf44      	itt	mi
 8005cbc:	232b      	movmi	r3, #43	; 0x2b
 8005cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8005cc6:	2b2a      	cmp	r3, #42	; 0x2a
 8005cc8:	d015      	beq.n	8005cf6 <_svfiprintf_r+0xf6>
 8005cca:	4654      	mov	r4, sl
 8005ccc:	2000      	movs	r0, #0
 8005cce:	f04f 0c0a 	mov.w	ip, #10
 8005cd2:	9a07      	ldr	r2, [sp, #28]
 8005cd4:	4621      	mov	r1, r4
 8005cd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cda:	3b30      	subs	r3, #48	; 0x30
 8005cdc:	2b09      	cmp	r3, #9
 8005cde:	d94e      	bls.n	8005d7e <_svfiprintf_r+0x17e>
 8005ce0:	b1b0      	cbz	r0, 8005d10 <_svfiprintf_r+0x110>
 8005ce2:	9207      	str	r2, [sp, #28]
 8005ce4:	e014      	b.n	8005d10 <_svfiprintf_r+0x110>
 8005ce6:	eba0 0308 	sub.w	r3, r0, r8
 8005cea:	fa09 f303 	lsl.w	r3, r9, r3
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	46a2      	mov	sl, r4
 8005cf2:	9304      	str	r3, [sp, #16]
 8005cf4:	e7d2      	b.n	8005c9c <_svfiprintf_r+0x9c>
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	1d19      	adds	r1, r3, #4
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	9103      	str	r1, [sp, #12]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	bfbb      	ittet	lt
 8005d02:	425b      	neglt	r3, r3
 8005d04:	f042 0202 	orrlt.w	r2, r2, #2
 8005d08:	9307      	strge	r3, [sp, #28]
 8005d0a:	9307      	strlt	r3, [sp, #28]
 8005d0c:	bfb8      	it	lt
 8005d0e:	9204      	strlt	r2, [sp, #16]
 8005d10:	7823      	ldrb	r3, [r4, #0]
 8005d12:	2b2e      	cmp	r3, #46	; 0x2e
 8005d14:	d10c      	bne.n	8005d30 <_svfiprintf_r+0x130>
 8005d16:	7863      	ldrb	r3, [r4, #1]
 8005d18:	2b2a      	cmp	r3, #42	; 0x2a
 8005d1a:	d135      	bne.n	8005d88 <_svfiprintf_r+0x188>
 8005d1c:	9b03      	ldr	r3, [sp, #12]
 8005d1e:	3402      	adds	r4, #2
 8005d20:	1d1a      	adds	r2, r3, #4
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	9203      	str	r2, [sp, #12]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	bfb8      	it	lt
 8005d2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d2e:	9305      	str	r3, [sp, #20]
 8005d30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005dfc <_svfiprintf_r+0x1fc>
 8005d34:	2203      	movs	r2, #3
 8005d36:	4650      	mov	r0, sl
 8005d38:	7821      	ldrb	r1, [r4, #0]
 8005d3a:	f7ff fab3 	bl	80052a4 <memchr>
 8005d3e:	b140      	cbz	r0, 8005d52 <_svfiprintf_r+0x152>
 8005d40:	2340      	movs	r3, #64	; 0x40
 8005d42:	eba0 000a 	sub.w	r0, r0, sl
 8005d46:	fa03 f000 	lsl.w	r0, r3, r0
 8005d4a:	9b04      	ldr	r3, [sp, #16]
 8005d4c:	3401      	adds	r4, #1
 8005d4e:	4303      	orrs	r3, r0
 8005d50:	9304      	str	r3, [sp, #16]
 8005d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d56:	2206      	movs	r2, #6
 8005d58:	4825      	ldr	r0, [pc, #148]	; (8005df0 <_svfiprintf_r+0x1f0>)
 8005d5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d5e:	f7ff faa1 	bl	80052a4 <memchr>
 8005d62:	2800      	cmp	r0, #0
 8005d64:	d038      	beq.n	8005dd8 <_svfiprintf_r+0x1d8>
 8005d66:	4b23      	ldr	r3, [pc, #140]	; (8005df4 <_svfiprintf_r+0x1f4>)
 8005d68:	bb1b      	cbnz	r3, 8005db2 <_svfiprintf_r+0x1b2>
 8005d6a:	9b03      	ldr	r3, [sp, #12]
 8005d6c:	3307      	adds	r3, #7
 8005d6e:	f023 0307 	bic.w	r3, r3, #7
 8005d72:	3308      	adds	r3, #8
 8005d74:	9303      	str	r3, [sp, #12]
 8005d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d78:	4433      	add	r3, r6
 8005d7a:	9309      	str	r3, [sp, #36]	; 0x24
 8005d7c:	e767      	b.n	8005c4e <_svfiprintf_r+0x4e>
 8005d7e:	460c      	mov	r4, r1
 8005d80:	2001      	movs	r0, #1
 8005d82:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d86:	e7a5      	b.n	8005cd4 <_svfiprintf_r+0xd4>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f04f 0c0a 	mov.w	ip, #10
 8005d8e:	4619      	mov	r1, r3
 8005d90:	3401      	adds	r4, #1
 8005d92:	9305      	str	r3, [sp, #20]
 8005d94:	4620      	mov	r0, r4
 8005d96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d9a:	3a30      	subs	r2, #48	; 0x30
 8005d9c:	2a09      	cmp	r2, #9
 8005d9e:	d903      	bls.n	8005da8 <_svfiprintf_r+0x1a8>
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0c5      	beq.n	8005d30 <_svfiprintf_r+0x130>
 8005da4:	9105      	str	r1, [sp, #20]
 8005da6:	e7c3      	b.n	8005d30 <_svfiprintf_r+0x130>
 8005da8:	4604      	mov	r4, r0
 8005daa:	2301      	movs	r3, #1
 8005dac:	fb0c 2101 	mla	r1, ip, r1, r2
 8005db0:	e7f0      	b.n	8005d94 <_svfiprintf_r+0x194>
 8005db2:	ab03      	add	r3, sp, #12
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	462a      	mov	r2, r5
 8005db8:	4638      	mov	r0, r7
 8005dba:	4b0f      	ldr	r3, [pc, #60]	; (8005df8 <_svfiprintf_r+0x1f8>)
 8005dbc:	a904      	add	r1, sp, #16
 8005dbe:	f7fe f807 	bl	8003dd0 <_printf_float>
 8005dc2:	1c42      	adds	r2, r0, #1
 8005dc4:	4606      	mov	r6, r0
 8005dc6:	d1d6      	bne.n	8005d76 <_svfiprintf_r+0x176>
 8005dc8:	89ab      	ldrh	r3, [r5, #12]
 8005dca:	065b      	lsls	r3, r3, #25
 8005dcc:	f53f af2c 	bmi.w	8005c28 <_svfiprintf_r+0x28>
 8005dd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dd2:	b01d      	add	sp, #116	; 0x74
 8005dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd8:	ab03      	add	r3, sp, #12
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	462a      	mov	r2, r5
 8005dde:	4638      	mov	r0, r7
 8005de0:	4b05      	ldr	r3, [pc, #20]	; (8005df8 <_svfiprintf_r+0x1f8>)
 8005de2:	a904      	add	r1, sp, #16
 8005de4:	f7fe fa90 	bl	8004308 <_printf_i>
 8005de8:	e7eb      	b.n	8005dc2 <_svfiprintf_r+0x1c2>
 8005dea:	bf00      	nop
 8005dec:	08006c5c 	.word	0x08006c5c
 8005df0:	08006c66 	.word	0x08006c66
 8005df4:	08003dd1 	.word	0x08003dd1
 8005df8:	08005b49 	.word	0x08005b49
 8005dfc:	08006c62 	.word	0x08006c62

08005e00 <_sbrk_r>:
 8005e00:	b538      	push	{r3, r4, r5, lr}
 8005e02:	2300      	movs	r3, #0
 8005e04:	4d05      	ldr	r5, [pc, #20]	; (8005e1c <_sbrk_r+0x1c>)
 8005e06:	4604      	mov	r4, r0
 8005e08:	4608      	mov	r0, r1
 8005e0a:	602b      	str	r3, [r5, #0]
 8005e0c:	f7fb fc32 	bl	8001674 <_sbrk>
 8005e10:	1c43      	adds	r3, r0, #1
 8005e12:	d102      	bne.n	8005e1a <_sbrk_r+0x1a>
 8005e14:	682b      	ldr	r3, [r5, #0]
 8005e16:	b103      	cbz	r3, 8005e1a <_sbrk_r+0x1a>
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	bd38      	pop	{r3, r4, r5, pc}
 8005e1c:	200002dc 	.word	0x200002dc

08005e20 <__assert_func>:
 8005e20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e22:	4614      	mov	r4, r2
 8005e24:	461a      	mov	r2, r3
 8005e26:	4b09      	ldr	r3, [pc, #36]	; (8005e4c <__assert_func+0x2c>)
 8005e28:	4605      	mov	r5, r0
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68d8      	ldr	r0, [r3, #12]
 8005e2e:	b14c      	cbz	r4, 8005e44 <__assert_func+0x24>
 8005e30:	4b07      	ldr	r3, [pc, #28]	; (8005e50 <__assert_func+0x30>)
 8005e32:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e36:	9100      	str	r1, [sp, #0]
 8005e38:	462b      	mov	r3, r5
 8005e3a:	4906      	ldr	r1, [pc, #24]	; (8005e54 <__assert_func+0x34>)
 8005e3c:	f000 f80e 	bl	8005e5c <fiprintf>
 8005e40:	f000 faa2 	bl	8006388 <abort>
 8005e44:	4b04      	ldr	r3, [pc, #16]	; (8005e58 <__assert_func+0x38>)
 8005e46:	461c      	mov	r4, r3
 8005e48:	e7f3      	b.n	8005e32 <__assert_func+0x12>
 8005e4a:	bf00      	nop
 8005e4c:	20000010 	.word	0x20000010
 8005e50:	08006c6d 	.word	0x08006c6d
 8005e54:	08006c7a 	.word	0x08006c7a
 8005e58:	08006ca8 	.word	0x08006ca8

08005e5c <fiprintf>:
 8005e5c:	b40e      	push	{r1, r2, r3}
 8005e5e:	b503      	push	{r0, r1, lr}
 8005e60:	4601      	mov	r1, r0
 8005e62:	ab03      	add	r3, sp, #12
 8005e64:	4805      	ldr	r0, [pc, #20]	; (8005e7c <fiprintf+0x20>)
 8005e66:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e6a:	6800      	ldr	r0, [r0, #0]
 8005e6c:	9301      	str	r3, [sp, #4]
 8005e6e:	f000 f88d 	bl	8005f8c <_vfiprintf_r>
 8005e72:	b002      	add	sp, #8
 8005e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e78:	b003      	add	sp, #12
 8005e7a:	4770      	bx	lr
 8005e7c:	20000010 	.word	0x20000010

08005e80 <__ascii_mbtowc>:
 8005e80:	b082      	sub	sp, #8
 8005e82:	b901      	cbnz	r1, 8005e86 <__ascii_mbtowc+0x6>
 8005e84:	a901      	add	r1, sp, #4
 8005e86:	b142      	cbz	r2, 8005e9a <__ascii_mbtowc+0x1a>
 8005e88:	b14b      	cbz	r3, 8005e9e <__ascii_mbtowc+0x1e>
 8005e8a:	7813      	ldrb	r3, [r2, #0]
 8005e8c:	600b      	str	r3, [r1, #0]
 8005e8e:	7812      	ldrb	r2, [r2, #0]
 8005e90:	1e10      	subs	r0, r2, #0
 8005e92:	bf18      	it	ne
 8005e94:	2001      	movne	r0, #1
 8005e96:	b002      	add	sp, #8
 8005e98:	4770      	bx	lr
 8005e9a:	4610      	mov	r0, r2
 8005e9c:	e7fb      	b.n	8005e96 <__ascii_mbtowc+0x16>
 8005e9e:	f06f 0001 	mvn.w	r0, #1
 8005ea2:	e7f8      	b.n	8005e96 <__ascii_mbtowc+0x16>

08005ea4 <memmove>:
 8005ea4:	4288      	cmp	r0, r1
 8005ea6:	b510      	push	{r4, lr}
 8005ea8:	eb01 0402 	add.w	r4, r1, r2
 8005eac:	d902      	bls.n	8005eb4 <memmove+0x10>
 8005eae:	4284      	cmp	r4, r0
 8005eb0:	4623      	mov	r3, r4
 8005eb2:	d807      	bhi.n	8005ec4 <memmove+0x20>
 8005eb4:	1e43      	subs	r3, r0, #1
 8005eb6:	42a1      	cmp	r1, r4
 8005eb8:	d008      	beq.n	8005ecc <memmove+0x28>
 8005eba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ec2:	e7f8      	b.n	8005eb6 <memmove+0x12>
 8005ec4:	4601      	mov	r1, r0
 8005ec6:	4402      	add	r2, r0
 8005ec8:	428a      	cmp	r2, r1
 8005eca:	d100      	bne.n	8005ece <memmove+0x2a>
 8005ecc:	bd10      	pop	{r4, pc}
 8005ece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ed6:	e7f7      	b.n	8005ec8 <memmove+0x24>

08005ed8 <__malloc_lock>:
 8005ed8:	4801      	ldr	r0, [pc, #4]	; (8005ee0 <__malloc_lock+0x8>)
 8005eda:	f000 bc15 	b.w	8006708 <__retarget_lock_acquire_recursive>
 8005ede:	bf00      	nop
 8005ee0:	200002e4 	.word	0x200002e4

08005ee4 <__malloc_unlock>:
 8005ee4:	4801      	ldr	r0, [pc, #4]	; (8005eec <__malloc_unlock+0x8>)
 8005ee6:	f000 bc10 	b.w	800670a <__retarget_lock_release_recursive>
 8005eea:	bf00      	nop
 8005eec:	200002e4 	.word	0x200002e4

08005ef0 <_realloc_r>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	4607      	mov	r7, r0
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	460e      	mov	r6, r1
 8005ef8:	b921      	cbnz	r1, 8005f04 <_realloc_r+0x14>
 8005efa:	4611      	mov	r1, r2
 8005efc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005f00:	f7ff bdc8 	b.w	8005a94 <_malloc_r>
 8005f04:	b922      	cbnz	r2, 8005f10 <_realloc_r+0x20>
 8005f06:	f7ff fd79 	bl	80059fc <_free_r>
 8005f0a:	4625      	mov	r5, r4
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f10:	f000 fc60 	bl	80067d4 <_malloc_usable_size_r>
 8005f14:	42a0      	cmp	r0, r4
 8005f16:	d20f      	bcs.n	8005f38 <_realloc_r+0x48>
 8005f18:	4621      	mov	r1, r4
 8005f1a:	4638      	mov	r0, r7
 8005f1c:	f7ff fdba 	bl	8005a94 <_malloc_r>
 8005f20:	4605      	mov	r5, r0
 8005f22:	2800      	cmp	r0, #0
 8005f24:	d0f2      	beq.n	8005f0c <_realloc_r+0x1c>
 8005f26:	4631      	mov	r1, r6
 8005f28:	4622      	mov	r2, r4
 8005f2a:	f7ff f9c9 	bl	80052c0 <memcpy>
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4638      	mov	r0, r7
 8005f32:	f7ff fd63 	bl	80059fc <_free_r>
 8005f36:	e7e9      	b.n	8005f0c <_realloc_r+0x1c>
 8005f38:	4635      	mov	r5, r6
 8005f3a:	e7e7      	b.n	8005f0c <_realloc_r+0x1c>

08005f3c <__sfputc_r>:
 8005f3c:	6893      	ldr	r3, [r2, #8]
 8005f3e:	b410      	push	{r4}
 8005f40:	3b01      	subs	r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	6093      	str	r3, [r2, #8]
 8005f46:	da07      	bge.n	8005f58 <__sfputc_r+0x1c>
 8005f48:	6994      	ldr	r4, [r2, #24]
 8005f4a:	42a3      	cmp	r3, r4
 8005f4c:	db01      	blt.n	8005f52 <__sfputc_r+0x16>
 8005f4e:	290a      	cmp	r1, #10
 8005f50:	d102      	bne.n	8005f58 <__sfputc_r+0x1c>
 8005f52:	bc10      	pop	{r4}
 8005f54:	f000 b94a 	b.w	80061ec <__swbuf_r>
 8005f58:	6813      	ldr	r3, [r2, #0]
 8005f5a:	1c58      	adds	r0, r3, #1
 8005f5c:	6010      	str	r0, [r2, #0]
 8005f5e:	7019      	strb	r1, [r3, #0]
 8005f60:	4608      	mov	r0, r1
 8005f62:	bc10      	pop	{r4}
 8005f64:	4770      	bx	lr

08005f66 <__sfputs_r>:
 8005f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f68:	4606      	mov	r6, r0
 8005f6a:	460f      	mov	r7, r1
 8005f6c:	4614      	mov	r4, r2
 8005f6e:	18d5      	adds	r5, r2, r3
 8005f70:	42ac      	cmp	r4, r5
 8005f72:	d101      	bne.n	8005f78 <__sfputs_r+0x12>
 8005f74:	2000      	movs	r0, #0
 8005f76:	e007      	b.n	8005f88 <__sfputs_r+0x22>
 8005f78:	463a      	mov	r2, r7
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f80:	f7ff ffdc 	bl	8005f3c <__sfputc_r>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d1f3      	bne.n	8005f70 <__sfputs_r+0xa>
 8005f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f8c <_vfiprintf_r>:
 8005f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f90:	460d      	mov	r5, r1
 8005f92:	4614      	mov	r4, r2
 8005f94:	4698      	mov	r8, r3
 8005f96:	4606      	mov	r6, r0
 8005f98:	b09d      	sub	sp, #116	; 0x74
 8005f9a:	b118      	cbz	r0, 8005fa4 <_vfiprintf_r+0x18>
 8005f9c:	6983      	ldr	r3, [r0, #24]
 8005f9e:	b90b      	cbnz	r3, 8005fa4 <_vfiprintf_r+0x18>
 8005fa0:	f000 fb14 	bl	80065cc <__sinit>
 8005fa4:	4b89      	ldr	r3, [pc, #548]	; (80061cc <_vfiprintf_r+0x240>)
 8005fa6:	429d      	cmp	r5, r3
 8005fa8:	d11b      	bne.n	8005fe2 <_vfiprintf_r+0x56>
 8005faa:	6875      	ldr	r5, [r6, #4]
 8005fac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fae:	07d9      	lsls	r1, r3, #31
 8005fb0:	d405      	bmi.n	8005fbe <_vfiprintf_r+0x32>
 8005fb2:	89ab      	ldrh	r3, [r5, #12]
 8005fb4:	059a      	lsls	r2, r3, #22
 8005fb6:	d402      	bmi.n	8005fbe <_vfiprintf_r+0x32>
 8005fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fba:	f000 fba5 	bl	8006708 <__retarget_lock_acquire_recursive>
 8005fbe:	89ab      	ldrh	r3, [r5, #12]
 8005fc0:	071b      	lsls	r3, r3, #28
 8005fc2:	d501      	bpl.n	8005fc8 <_vfiprintf_r+0x3c>
 8005fc4:	692b      	ldr	r3, [r5, #16]
 8005fc6:	b9eb      	cbnz	r3, 8006004 <_vfiprintf_r+0x78>
 8005fc8:	4629      	mov	r1, r5
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f000 f96e 	bl	80062ac <__swsetup_r>
 8005fd0:	b1c0      	cbz	r0, 8006004 <_vfiprintf_r+0x78>
 8005fd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fd4:	07dc      	lsls	r4, r3, #31
 8005fd6:	d50e      	bpl.n	8005ff6 <_vfiprintf_r+0x6a>
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	b01d      	add	sp, #116	; 0x74
 8005fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe2:	4b7b      	ldr	r3, [pc, #492]	; (80061d0 <_vfiprintf_r+0x244>)
 8005fe4:	429d      	cmp	r5, r3
 8005fe6:	d101      	bne.n	8005fec <_vfiprintf_r+0x60>
 8005fe8:	68b5      	ldr	r5, [r6, #8]
 8005fea:	e7df      	b.n	8005fac <_vfiprintf_r+0x20>
 8005fec:	4b79      	ldr	r3, [pc, #484]	; (80061d4 <_vfiprintf_r+0x248>)
 8005fee:	429d      	cmp	r5, r3
 8005ff0:	bf08      	it	eq
 8005ff2:	68f5      	ldreq	r5, [r6, #12]
 8005ff4:	e7da      	b.n	8005fac <_vfiprintf_r+0x20>
 8005ff6:	89ab      	ldrh	r3, [r5, #12]
 8005ff8:	0598      	lsls	r0, r3, #22
 8005ffa:	d4ed      	bmi.n	8005fd8 <_vfiprintf_r+0x4c>
 8005ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ffe:	f000 fb84 	bl	800670a <__retarget_lock_release_recursive>
 8006002:	e7e9      	b.n	8005fd8 <_vfiprintf_r+0x4c>
 8006004:	2300      	movs	r3, #0
 8006006:	9309      	str	r3, [sp, #36]	; 0x24
 8006008:	2320      	movs	r3, #32
 800600a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800600e:	2330      	movs	r3, #48	; 0x30
 8006010:	f04f 0901 	mov.w	r9, #1
 8006014:	f8cd 800c 	str.w	r8, [sp, #12]
 8006018:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80061d8 <_vfiprintf_r+0x24c>
 800601c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006020:	4623      	mov	r3, r4
 8006022:	469a      	mov	sl, r3
 8006024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006028:	b10a      	cbz	r2, 800602e <_vfiprintf_r+0xa2>
 800602a:	2a25      	cmp	r2, #37	; 0x25
 800602c:	d1f9      	bne.n	8006022 <_vfiprintf_r+0x96>
 800602e:	ebba 0b04 	subs.w	fp, sl, r4
 8006032:	d00b      	beq.n	800604c <_vfiprintf_r+0xc0>
 8006034:	465b      	mov	r3, fp
 8006036:	4622      	mov	r2, r4
 8006038:	4629      	mov	r1, r5
 800603a:	4630      	mov	r0, r6
 800603c:	f7ff ff93 	bl	8005f66 <__sfputs_r>
 8006040:	3001      	adds	r0, #1
 8006042:	f000 80aa 	beq.w	800619a <_vfiprintf_r+0x20e>
 8006046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006048:	445a      	add	r2, fp
 800604a:	9209      	str	r2, [sp, #36]	; 0x24
 800604c:	f89a 3000 	ldrb.w	r3, [sl]
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 80a2 	beq.w	800619a <_vfiprintf_r+0x20e>
 8006056:	2300      	movs	r3, #0
 8006058:	f04f 32ff 	mov.w	r2, #4294967295
 800605c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006060:	f10a 0a01 	add.w	sl, sl, #1
 8006064:	9304      	str	r3, [sp, #16]
 8006066:	9307      	str	r3, [sp, #28]
 8006068:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800606c:	931a      	str	r3, [sp, #104]	; 0x68
 800606e:	4654      	mov	r4, sl
 8006070:	2205      	movs	r2, #5
 8006072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006076:	4858      	ldr	r0, [pc, #352]	; (80061d8 <_vfiprintf_r+0x24c>)
 8006078:	f7ff f914 	bl	80052a4 <memchr>
 800607c:	9a04      	ldr	r2, [sp, #16]
 800607e:	b9d8      	cbnz	r0, 80060b8 <_vfiprintf_r+0x12c>
 8006080:	06d1      	lsls	r1, r2, #27
 8006082:	bf44      	itt	mi
 8006084:	2320      	movmi	r3, #32
 8006086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800608a:	0713      	lsls	r3, r2, #28
 800608c:	bf44      	itt	mi
 800608e:	232b      	movmi	r3, #43	; 0x2b
 8006090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006094:	f89a 3000 	ldrb.w	r3, [sl]
 8006098:	2b2a      	cmp	r3, #42	; 0x2a
 800609a:	d015      	beq.n	80060c8 <_vfiprintf_r+0x13c>
 800609c:	4654      	mov	r4, sl
 800609e:	2000      	movs	r0, #0
 80060a0:	f04f 0c0a 	mov.w	ip, #10
 80060a4:	9a07      	ldr	r2, [sp, #28]
 80060a6:	4621      	mov	r1, r4
 80060a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ac:	3b30      	subs	r3, #48	; 0x30
 80060ae:	2b09      	cmp	r3, #9
 80060b0:	d94e      	bls.n	8006150 <_vfiprintf_r+0x1c4>
 80060b2:	b1b0      	cbz	r0, 80060e2 <_vfiprintf_r+0x156>
 80060b4:	9207      	str	r2, [sp, #28]
 80060b6:	e014      	b.n	80060e2 <_vfiprintf_r+0x156>
 80060b8:	eba0 0308 	sub.w	r3, r0, r8
 80060bc:	fa09 f303 	lsl.w	r3, r9, r3
 80060c0:	4313      	orrs	r3, r2
 80060c2:	46a2      	mov	sl, r4
 80060c4:	9304      	str	r3, [sp, #16]
 80060c6:	e7d2      	b.n	800606e <_vfiprintf_r+0xe2>
 80060c8:	9b03      	ldr	r3, [sp, #12]
 80060ca:	1d19      	adds	r1, r3, #4
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	9103      	str	r1, [sp, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	bfbb      	ittet	lt
 80060d4:	425b      	neglt	r3, r3
 80060d6:	f042 0202 	orrlt.w	r2, r2, #2
 80060da:	9307      	strge	r3, [sp, #28]
 80060dc:	9307      	strlt	r3, [sp, #28]
 80060de:	bfb8      	it	lt
 80060e0:	9204      	strlt	r2, [sp, #16]
 80060e2:	7823      	ldrb	r3, [r4, #0]
 80060e4:	2b2e      	cmp	r3, #46	; 0x2e
 80060e6:	d10c      	bne.n	8006102 <_vfiprintf_r+0x176>
 80060e8:	7863      	ldrb	r3, [r4, #1]
 80060ea:	2b2a      	cmp	r3, #42	; 0x2a
 80060ec:	d135      	bne.n	800615a <_vfiprintf_r+0x1ce>
 80060ee:	9b03      	ldr	r3, [sp, #12]
 80060f0:	3402      	adds	r4, #2
 80060f2:	1d1a      	adds	r2, r3, #4
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	9203      	str	r2, [sp, #12]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	bfb8      	it	lt
 80060fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006100:	9305      	str	r3, [sp, #20]
 8006102:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80061e8 <_vfiprintf_r+0x25c>
 8006106:	2203      	movs	r2, #3
 8006108:	4650      	mov	r0, sl
 800610a:	7821      	ldrb	r1, [r4, #0]
 800610c:	f7ff f8ca 	bl	80052a4 <memchr>
 8006110:	b140      	cbz	r0, 8006124 <_vfiprintf_r+0x198>
 8006112:	2340      	movs	r3, #64	; 0x40
 8006114:	eba0 000a 	sub.w	r0, r0, sl
 8006118:	fa03 f000 	lsl.w	r0, r3, r0
 800611c:	9b04      	ldr	r3, [sp, #16]
 800611e:	3401      	adds	r4, #1
 8006120:	4303      	orrs	r3, r0
 8006122:	9304      	str	r3, [sp, #16]
 8006124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006128:	2206      	movs	r2, #6
 800612a:	482c      	ldr	r0, [pc, #176]	; (80061dc <_vfiprintf_r+0x250>)
 800612c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006130:	f7ff f8b8 	bl	80052a4 <memchr>
 8006134:	2800      	cmp	r0, #0
 8006136:	d03f      	beq.n	80061b8 <_vfiprintf_r+0x22c>
 8006138:	4b29      	ldr	r3, [pc, #164]	; (80061e0 <_vfiprintf_r+0x254>)
 800613a:	bb1b      	cbnz	r3, 8006184 <_vfiprintf_r+0x1f8>
 800613c:	9b03      	ldr	r3, [sp, #12]
 800613e:	3307      	adds	r3, #7
 8006140:	f023 0307 	bic.w	r3, r3, #7
 8006144:	3308      	adds	r3, #8
 8006146:	9303      	str	r3, [sp, #12]
 8006148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614a:	443b      	add	r3, r7
 800614c:	9309      	str	r3, [sp, #36]	; 0x24
 800614e:	e767      	b.n	8006020 <_vfiprintf_r+0x94>
 8006150:	460c      	mov	r4, r1
 8006152:	2001      	movs	r0, #1
 8006154:	fb0c 3202 	mla	r2, ip, r2, r3
 8006158:	e7a5      	b.n	80060a6 <_vfiprintf_r+0x11a>
 800615a:	2300      	movs	r3, #0
 800615c:	f04f 0c0a 	mov.w	ip, #10
 8006160:	4619      	mov	r1, r3
 8006162:	3401      	adds	r4, #1
 8006164:	9305      	str	r3, [sp, #20]
 8006166:	4620      	mov	r0, r4
 8006168:	f810 2b01 	ldrb.w	r2, [r0], #1
 800616c:	3a30      	subs	r2, #48	; 0x30
 800616e:	2a09      	cmp	r2, #9
 8006170:	d903      	bls.n	800617a <_vfiprintf_r+0x1ee>
 8006172:	2b00      	cmp	r3, #0
 8006174:	d0c5      	beq.n	8006102 <_vfiprintf_r+0x176>
 8006176:	9105      	str	r1, [sp, #20]
 8006178:	e7c3      	b.n	8006102 <_vfiprintf_r+0x176>
 800617a:	4604      	mov	r4, r0
 800617c:	2301      	movs	r3, #1
 800617e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006182:	e7f0      	b.n	8006166 <_vfiprintf_r+0x1da>
 8006184:	ab03      	add	r3, sp, #12
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	462a      	mov	r2, r5
 800618a:	4630      	mov	r0, r6
 800618c:	4b15      	ldr	r3, [pc, #84]	; (80061e4 <_vfiprintf_r+0x258>)
 800618e:	a904      	add	r1, sp, #16
 8006190:	f7fd fe1e 	bl	8003dd0 <_printf_float>
 8006194:	4607      	mov	r7, r0
 8006196:	1c78      	adds	r0, r7, #1
 8006198:	d1d6      	bne.n	8006148 <_vfiprintf_r+0x1bc>
 800619a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800619c:	07d9      	lsls	r1, r3, #31
 800619e:	d405      	bmi.n	80061ac <_vfiprintf_r+0x220>
 80061a0:	89ab      	ldrh	r3, [r5, #12]
 80061a2:	059a      	lsls	r2, r3, #22
 80061a4:	d402      	bmi.n	80061ac <_vfiprintf_r+0x220>
 80061a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80061a8:	f000 faaf 	bl	800670a <__retarget_lock_release_recursive>
 80061ac:	89ab      	ldrh	r3, [r5, #12]
 80061ae:	065b      	lsls	r3, r3, #25
 80061b0:	f53f af12 	bmi.w	8005fd8 <_vfiprintf_r+0x4c>
 80061b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061b6:	e711      	b.n	8005fdc <_vfiprintf_r+0x50>
 80061b8:	ab03      	add	r3, sp, #12
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	462a      	mov	r2, r5
 80061be:	4630      	mov	r0, r6
 80061c0:	4b08      	ldr	r3, [pc, #32]	; (80061e4 <_vfiprintf_r+0x258>)
 80061c2:	a904      	add	r1, sp, #16
 80061c4:	f7fe f8a0 	bl	8004308 <_printf_i>
 80061c8:	e7e4      	b.n	8006194 <_vfiprintf_r+0x208>
 80061ca:	bf00      	nop
 80061cc:	08006dd4 	.word	0x08006dd4
 80061d0:	08006df4 	.word	0x08006df4
 80061d4:	08006db4 	.word	0x08006db4
 80061d8:	08006c5c 	.word	0x08006c5c
 80061dc:	08006c66 	.word	0x08006c66
 80061e0:	08003dd1 	.word	0x08003dd1
 80061e4:	08005f67 	.word	0x08005f67
 80061e8:	08006c62 	.word	0x08006c62

080061ec <__swbuf_r>:
 80061ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ee:	460e      	mov	r6, r1
 80061f0:	4614      	mov	r4, r2
 80061f2:	4605      	mov	r5, r0
 80061f4:	b118      	cbz	r0, 80061fe <__swbuf_r+0x12>
 80061f6:	6983      	ldr	r3, [r0, #24]
 80061f8:	b90b      	cbnz	r3, 80061fe <__swbuf_r+0x12>
 80061fa:	f000 f9e7 	bl	80065cc <__sinit>
 80061fe:	4b21      	ldr	r3, [pc, #132]	; (8006284 <__swbuf_r+0x98>)
 8006200:	429c      	cmp	r4, r3
 8006202:	d12b      	bne.n	800625c <__swbuf_r+0x70>
 8006204:	686c      	ldr	r4, [r5, #4]
 8006206:	69a3      	ldr	r3, [r4, #24]
 8006208:	60a3      	str	r3, [r4, #8]
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	071a      	lsls	r2, r3, #28
 800620e:	d52f      	bpl.n	8006270 <__swbuf_r+0x84>
 8006210:	6923      	ldr	r3, [r4, #16]
 8006212:	b36b      	cbz	r3, 8006270 <__swbuf_r+0x84>
 8006214:	6923      	ldr	r3, [r4, #16]
 8006216:	6820      	ldr	r0, [r4, #0]
 8006218:	b2f6      	uxtb	r6, r6
 800621a:	1ac0      	subs	r0, r0, r3
 800621c:	6963      	ldr	r3, [r4, #20]
 800621e:	4637      	mov	r7, r6
 8006220:	4283      	cmp	r3, r0
 8006222:	dc04      	bgt.n	800622e <__swbuf_r+0x42>
 8006224:	4621      	mov	r1, r4
 8006226:	4628      	mov	r0, r5
 8006228:	f000 f93c 	bl	80064a4 <_fflush_r>
 800622c:	bb30      	cbnz	r0, 800627c <__swbuf_r+0x90>
 800622e:	68a3      	ldr	r3, [r4, #8]
 8006230:	3001      	adds	r0, #1
 8006232:	3b01      	subs	r3, #1
 8006234:	60a3      	str	r3, [r4, #8]
 8006236:	6823      	ldr	r3, [r4, #0]
 8006238:	1c5a      	adds	r2, r3, #1
 800623a:	6022      	str	r2, [r4, #0]
 800623c:	701e      	strb	r6, [r3, #0]
 800623e:	6963      	ldr	r3, [r4, #20]
 8006240:	4283      	cmp	r3, r0
 8006242:	d004      	beq.n	800624e <__swbuf_r+0x62>
 8006244:	89a3      	ldrh	r3, [r4, #12]
 8006246:	07db      	lsls	r3, r3, #31
 8006248:	d506      	bpl.n	8006258 <__swbuf_r+0x6c>
 800624a:	2e0a      	cmp	r6, #10
 800624c:	d104      	bne.n	8006258 <__swbuf_r+0x6c>
 800624e:	4621      	mov	r1, r4
 8006250:	4628      	mov	r0, r5
 8006252:	f000 f927 	bl	80064a4 <_fflush_r>
 8006256:	b988      	cbnz	r0, 800627c <__swbuf_r+0x90>
 8006258:	4638      	mov	r0, r7
 800625a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800625c:	4b0a      	ldr	r3, [pc, #40]	; (8006288 <__swbuf_r+0x9c>)
 800625e:	429c      	cmp	r4, r3
 8006260:	d101      	bne.n	8006266 <__swbuf_r+0x7a>
 8006262:	68ac      	ldr	r4, [r5, #8]
 8006264:	e7cf      	b.n	8006206 <__swbuf_r+0x1a>
 8006266:	4b09      	ldr	r3, [pc, #36]	; (800628c <__swbuf_r+0xa0>)
 8006268:	429c      	cmp	r4, r3
 800626a:	bf08      	it	eq
 800626c:	68ec      	ldreq	r4, [r5, #12]
 800626e:	e7ca      	b.n	8006206 <__swbuf_r+0x1a>
 8006270:	4621      	mov	r1, r4
 8006272:	4628      	mov	r0, r5
 8006274:	f000 f81a 	bl	80062ac <__swsetup_r>
 8006278:	2800      	cmp	r0, #0
 800627a:	d0cb      	beq.n	8006214 <__swbuf_r+0x28>
 800627c:	f04f 37ff 	mov.w	r7, #4294967295
 8006280:	e7ea      	b.n	8006258 <__swbuf_r+0x6c>
 8006282:	bf00      	nop
 8006284:	08006dd4 	.word	0x08006dd4
 8006288:	08006df4 	.word	0x08006df4
 800628c:	08006db4 	.word	0x08006db4

08006290 <__ascii_wctomb>:
 8006290:	4603      	mov	r3, r0
 8006292:	4608      	mov	r0, r1
 8006294:	b141      	cbz	r1, 80062a8 <__ascii_wctomb+0x18>
 8006296:	2aff      	cmp	r2, #255	; 0xff
 8006298:	d904      	bls.n	80062a4 <__ascii_wctomb+0x14>
 800629a:	228a      	movs	r2, #138	; 0x8a
 800629c:	f04f 30ff 	mov.w	r0, #4294967295
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	4770      	bx	lr
 80062a4:	2001      	movs	r0, #1
 80062a6:	700a      	strb	r2, [r1, #0]
 80062a8:	4770      	bx	lr
	...

080062ac <__swsetup_r>:
 80062ac:	4b32      	ldr	r3, [pc, #200]	; (8006378 <__swsetup_r+0xcc>)
 80062ae:	b570      	push	{r4, r5, r6, lr}
 80062b0:	681d      	ldr	r5, [r3, #0]
 80062b2:	4606      	mov	r6, r0
 80062b4:	460c      	mov	r4, r1
 80062b6:	b125      	cbz	r5, 80062c2 <__swsetup_r+0x16>
 80062b8:	69ab      	ldr	r3, [r5, #24]
 80062ba:	b913      	cbnz	r3, 80062c2 <__swsetup_r+0x16>
 80062bc:	4628      	mov	r0, r5
 80062be:	f000 f985 	bl	80065cc <__sinit>
 80062c2:	4b2e      	ldr	r3, [pc, #184]	; (800637c <__swsetup_r+0xd0>)
 80062c4:	429c      	cmp	r4, r3
 80062c6:	d10f      	bne.n	80062e8 <__swsetup_r+0x3c>
 80062c8:	686c      	ldr	r4, [r5, #4]
 80062ca:	89a3      	ldrh	r3, [r4, #12]
 80062cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062d0:	0719      	lsls	r1, r3, #28
 80062d2:	d42c      	bmi.n	800632e <__swsetup_r+0x82>
 80062d4:	06dd      	lsls	r5, r3, #27
 80062d6:	d411      	bmi.n	80062fc <__swsetup_r+0x50>
 80062d8:	2309      	movs	r3, #9
 80062da:	6033      	str	r3, [r6, #0]
 80062dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062e0:	f04f 30ff 	mov.w	r0, #4294967295
 80062e4:	81a3      	strh	r3, [r4, #12]
 80062e6:	e03e      	b.n	8006366 <__swsetup_r+0xba>
 80062e8:	4b25      	ldr	r3, [pc, #148]	; (8006380 <__swsetup_r+0xd4>)
 80062ea:	429c      	cmp	r4, r3
 80062ec:	d101      	bne.n	80062f2 <__swsetup_r+0x46>
 80062ee:	68ac      	ldr	r4, [r5, #8]
 80062f0:	e7eb      	b.n	80062ca <__swsetup_r+0x1e>
 80062f2:	4b24      	ldr	r3, [pc, #144]	; (8006384 <__swsetup_r+0xd8>)
 80062f4:	429c      	cmp	r4, r3
 80062f6:	bf08      	it	eq
 80062f8:	68ec      	ldreq	r4, [r5, #12]
 80062fa:	e7e6      	b.n	80062ca <__swsetup_r+0x1e>
 80062fc:	0758      	lsls	r0, r3, #29
 80062fe:	d512      	bpl.n	8006326 <__swsetup_r+0x7a>
 8006300:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006302:	b141      	cbz	r1, 8006316 <__swsetup_r+0x6a>
 8006304:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006308:	4299      	cmp	r1, r3
 800630a:	d002      	beq.n	8006312 <__swsetup_r+0x66>
 800630c:	4630      	mov	r0, r6
 800630e:	f7ff fb75 	bl	80059fc <_free_r>
 8006312:	2300      	movs	r3, #0
 8006314:	6363      	str	r3, [r4, #52]	; 0x34
 8006316:	89a3      	ldrh	r3, [r4, #12]
 8006318:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800631c:	81a3      	strh	r3, [r4, #12]
 800631e:	2300      	movs	r3, #0
 8006320:	6063      	str	r3, [r4, #4]
 8006322:	6923      	ldr	r3, [r4, #16]
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	89a3      	ldrh	r3, [r4, #12]
 8006328:	f043 0308 	orr.w	r3, r3, #8
 800632c:	81a3      	strh	r3, [r4, #12]
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	b94b      	cbnz	r3, 8006346 <__swsetup_r+0x9a>
 8006332:	89a3      	ldrh	r3, [r4, #12]
 8006334:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006338:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800633c:	d003      	beq.n	8006346 <__swsetup_r+0x9a>
 800633e:	4621      	mov	r1, r4
 8006340:	4630      	mov	r0, r6
 8006342:	f000 fa07 	bl	8006754 <__smakebuf_r>
 8006346:	89a0      	ldrh	r0, [r4, #12]
 8006348:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800634c:	f010 0301 	ands.w	r3, r0, #1
 8006350:	d00a      	beq.n	8006368 <__swsetup_r+0xbc>
 8006352:	2300      	movs	r3, #0
 8006354:	60a3      	str	r3, [r4, #8]
 8006356:	6963      	ldr	r3, [r4, #20]
 8006358:	425b      	negs	r3, r3
 800635a:	61a3      	str	r3, [r4, #24]
 800635c:	6923      	ldr	r3, [r4, #16]
 800635e:	b943      	cbnz	r3, 8006372 <__swsetup_r+0xc6>
 8006360:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006364:	d1ba      	bne.n	80062dc <__swsetup_r+0x30>
 8006366:	bd70      	pop	{r4, r5, r6, pc}
 8006368:	0781      	lsls	r1, r0, #30
 800636a:	bf58      	it	pl
 800636c:	6963      	ldrpl	r3, [r4, #20]
 800636e:	60a3      	str	r3, [r4, #8]
 8006370:	e7f4      	b.n	800635c <__swsetup_r+0xb0>
 8006372:	2000      	movs	r0, #0
 8006374:	e7f7      	b.n	8006366 <__swsetup_r+0xba>
 8006376:	bf00      	nop
 8006378:	20000010 	.word	0x20000010
 800637c:	08006dd4 	.word	0x08006dd4
 8006380:	08006df4 	.word	0x08006df4
 8006384:	08006db4 	.word	0x08006db4

08006388 <abort>:
 8006388:	2006      	movs	r0, #6
 800638a:	b508      	push	{r3, lr}
 800638c:	f000 fa52 	bl	8006834 <raise>
 8006390:	2001      	movs	r0, #1
 8006392:	f7fb f8fc 	bl	800158e <_exit>
	...

08006398 <__sflush_r>:
 8006398:	898a      	ldrh	r2, [r1, #12]
 800639a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800639e:	4605      	mov	r5, r0
 80063a0:	0710      	lsls	r0, r2, #28
 80063a2:	460c      	mov	r4, r1
 80063a4:	d458      	bmi.n	8006458 <__sflush_r+0xc0>
 80063a6:	684b      	ldr	r3, [r1, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	dc05      	bgt.n	80063b8 <__sflush_r+0x20>
 80063ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	dc02      	bgt.n	80063b8 <__sflush_r+0x20>
 80063b2:	2000      	movs	r0, #0
 80063b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	d0f9      	beq.n	80063b2 <__sflush_r+0x1a>
 80063be:	2300      	movs	r3, #0
 80063c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063c4:	682f      	ldr	r7, [r5, #0]
 80063c6:	602b      	str	r3, [r5, #0]
 80063c8:	d032      	beq.n	8006430 <__sflush_r+0x98>
 80063ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063cc:	89a3      	ldrh	r3, [r4, #12]
 80063ce:	075a      	lsls	r2, r3, #29
 80063d0:	d505      	bpl.n	80063de <__sflush_r+0x46>
 80063d2:	6863      	ldr	r3, [r4, #4]
 80063d4:	1ac0      	subs	r0, r0, r3
 80063d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063d8:	b10b      	cbz	r3, 80063de <__sflush_r+0x46>
 80063da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063dc:	1ac0      	subs	r0, r0, r3
 80063de:	2300      	movs	r3, #0
 80063e0:	4602      	mov	r2, r0
 80063e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063e4:	4628      	mov	r0, r5
 80063e6:	6a21      	ldr	r1, [r4, #32]
 80063e8:	47b0      	blx	r6
 80063ea:	1c43      	adds	r3, r0, #1
 80063ec:	89a3      	ldrh	r3, [r4, #12]
 80063ee:	d106      	bne.n	80063fe <__sflush_r+0x66>
 80063f0:	6829      	ldr	r1, [r5, #0]
 80063f2:	291d      	cmp	r1, #29
 80063f4:	d82c      	bhi.n	8006450 <__sflush_r+0xb8>
 80063f6:	4a2a      	ldr	r2, [pc, #168]	; (80064a0 <__sflush_r+0x108>)
 80063f8:	40ca      	lsrs	r2, r1
 80063fa:	07d6      	lsls	r6, r2, #31
 80063fc:	d528      	bpl.n	8006450 <__sflush_r+0xb8>
 80063fe:	2200      	movs	r2, #0
 8006400:	6062      	str	r2, [r4, #4]
 8006402:	6922      	ldr	r2, [r4, #16]
 8006404:	04d9      	lsls	r1, r3, #19
 8006406:	6022      	str	r2, [r4, #0]
 8006408:	d504      	bpl.n	8006414 <__sflush_r+0x7c>
 800640a:	1c42      	adds	r2, r0, #1
 800640c:	d101      	bne.n	8006412 <__sflush_r+0x7a>
 800640e:	682b      	ldr	r3, [r5, #0]
 8006410:	b903      	cbnz	r3, 8006414 <__sflush_r+0x7c>
 8006412:	6560      	str	r0, [r4, #84]	; 0x54
 8006414:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006416:	602f      	str	r7, [r5, #0]
 8006418:	2900      	cmp	r1, #0
 800641a:	d0ca      	beq.n	80063b2 <__sflush_r+0x1a>
 800641c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006420:	4299      	cmp	r1, r3
 8006422:	d002      	beq.n	800642a <__sflush_r+0x92>
 8006424:	4628      	mov	r0, r5
 8006426:	f7ff fae9 	bl	80059fc <_free_r>
 800642a:	2000      	movs	r0, #0
 800642c:	6360      	str	r0, [r4, #52]	; 0x34
 800642e:	e7c1      	b.n	80063b4 <__sflush_r+0x1c>
 8006430:	6a21      	ldr	r1, [r4, #32]
 8006432:	2301      	movs	r3, #1
 8006434:	4628      	mov	r0, r5
 8006436:	47b0      	blx	r6
 8006438:	1c41      	adds	r1, r0, #1
 800643a:	d1c7      	bne.n	80063cc <__sflush_r+0x34>
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0c4      	beq.n	80063cc <__sflush_r+0x34>
 8006442:	2b1d      	cmp	r3, #29
 8006444:	d001      	beq.n	800644a <__sflush_r+0xb2>
 8006446:	2b16      	cmp	r3, #22
 8006448:	d101      	bne.n	800644e <__sflush_r+0xb6>
 800644a:	602f      	str	r7, [r5, #0]
 800644c:	e7b1      	b.n	80063b2 <__sflush_r+0x1a>
 800644e:	89a3      	ldrh	r3, [r4, #12]
 8006450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006454:	81a3      	strh	r3, [r4, #12]
 8006456:	e7ad      	b.n	80063b4 <__sflush_r+0x1c>
 8006458:	690f      	ldr	r7, [r1, #16]
 800645a:	2f00      	cmp	r7, #0
 800645c:	d0a9      	beq.n	80063b2 <__sflush_r+0x1a>
 800645e:	0793      	lsls	r3, r2, #30
 8006460:	bf18      	it	ne
 8006462:	2300      	movne	r3, #0
 8006464:	680e      	ldr	r6, [r1, #0]
 8006466:	bf08      	it	eq
 8006468:	694b      	ldreq	r3, [r1, #20]
 800646a:	eba6 0807 	sub.w	r8, r6, r7
 800646e:	600f      	str	r7, [r1, #0]
 8006470:	608b      	str	r3, [r1, #8]
 8006472:	f1b8 0f00 	cmp.w	r8, #0
 8006476:	dd9c      	ble.n	80063b2 <__sflush_r+0x1a>
 8006478:	4643      	mov	r3, r8
 800647a:	463a      	mov	r2, r7
 800647c:	4628      	mov	r0, r5
 800647e:	6a21      	ldr	r1, [r4, #32]
 8006480:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006482:	47b0      	blx	r6
 8006484:	2800      	cmp	r0, #0
 8006486:	dc06      	bgt.n	8006496 <__sflush_r+0xfe>
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	f04f 30ff 	mov.w	r0, #4294967295
 800648e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006492:	81a3      	strh	r3, [r4, #12]
 8006494:	e78e      	b.n	80063b4 <__sflush_r+0x1c>
 8006496:	4407      	add	r7, r0
 8006498:	eba8 0800 	sub.w	r8, r8, r0
 800649c:	e7e9      	b.n	8006472 <__sflush_r+0xda>
 800649e:	bf00      	nop
 80064a0:	20400001 	.word	0x20400001

080064a4 <_fflush_r>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	690b      	ldr	r3, [r1, #16]
 80064a8:	4605      	mov	r5, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	b913      	cbnz	r3, 80064b4 <_fflush_r+0x10>
 80064ae:	2500      	movs	r5, #0
 80064b0:	4628      	mov	r0, r5
 80064b2:	bd38      	pop	{r3, r4, r5, pc}
 80064b4:	b118      	cbz	r0, 80064be <_fflush_r+0x1a>
 80064b6:	6983      	ldr	r3, [r0, #24]
 80064b8:	b90b      	cbnz	r3, 80064be <_fflush_r+0x1a>
 80064ba:	f000 f887 	bl	80065cc <__sinit>
 80064be:	4b14      	ldr	r3, [pc, #80]	; (8006510 <_fflush_r+0x6c>)
 80064c0:	429c      	cmp	r4, r3
 80064c2:	d11b      	bne.n	80064fc <_fflush_r+0x58>
 80064c4:	686c      	ldr	r4, [r5, #4]
 80064c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0ef      	beq.n	80064ae <_fflush_r+0xa>
 80064ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064d0:	07d0      	lsls	r0, r2, #31
 80064d2:	d404      	bmi.n	80064de <_fflush_r+0x3a>
 80064d4:	0599      	lsls	r1, r3, #22
 80064d6:	d402      	bmi.n	80064de <_fflush_r+0x3a>
 80064d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064da:	f000 f915 	bl	8006708 <__retarget_lock_acquire_recursive>
 80064de:	4628      	mov	r0, r5
 80064e0:	4621      	mov	r1, r4
 80064e2:	f7ff ff59 	bl	8006398 <__sflush_r>
 80064e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064e8:	4605      	mov	r5, r0
 80064ea:	07da      	lsls	r2, r3, #31
 80064ec:	d4e0      	bmi.n	80064b0 <_fflush_r+0xc>
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	059b      	lsls	r3, r3, #22
 80064f2:	d4dd      	bmi.n	80064b0 <_fflush_r+0xc>
 80064f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064f6:	f000 f908 	bl	800670a <__retarget_lock_release_recursive>
 80064fa:	e7d9      	b.n	80064b0 <_fflush_r+0xc>
 80064fc:	4b05      	ldr	r3, [pc, #20]	; (8006514 <_fflush_r+0x70>)
 80064fe:	429c      	cmp	r4, r3
 8006500:	d101      	bne.n	8006506 <_fflush_r+0x62>
 8006502:	68ac      	ldr	r4, [r5, #8]
 8006504:	e7df      	b.n	80064c6 <_fflush_r+0x22>
 8006506:	4b04      	ldr	r3, [pc, #16]	; (8006518 <_fflush_r+0x74>)
 8006508:	429c      	cmp	r4, r3
 800650a:	bf08      	it	eq
 800650c:	68ec      	ldreq	r4, [r5, #12]
 800650e:	e7da      	b.n	80064c6 <_fflush_r+0x22>
 8006510:	08006dd4 	.word	0x08006dd4
 8006514:	08006df4 	.word	0x08006df4
 8006518:	08006db4 	.word	0x08006db4

0800651c <std>:
 800651c:	2300      	movs	r3, #0
 800651e:	b510      	push	{r4, lr}
 8006520:	4604      	mov	r4, r0
 8006522:	e9c0 3300 	strd	r3, r3, [r0]
 8006526:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800652a:	6083      	str	r3, [r0, #8]
 800652c:	8181      	strh	r1, [r0, #12]
 800652e:	6643      	str	r3, [r0, #100]	; 0x64
 8006530:	81c2      	strh	r2, [r0, #14]
 8006532:	6183      	str	r3, [r0, #24]
 8006534:	4619      	mov	r1, r3
 8006536:	2208      	movs	r2, #8
 8006538:	305c      	adds	r0, #92	; 0x5c
 800653a:	f7fd fba3 	bl	8003c84 <memset>
 800653e:	4b05      	ldr	r3, [pc, #20]	; (8006554 <std+0x38>)
 8006540:	6224      	str	r4, [r4, #32]
 8006542:	6263      	str	r3, [r4, #36]	; 0x24
 8006544:	4b04      	ldr	r3, [pc, #16]	; (8006558 <std+0x3c>)
 8006546:	62a3      	str	r3, [r4, #40]	; 0x28
 8006548:	4b04      	ldr	r3, [pc, #16]	; (800655c <std+0x40>)
 800654a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800654c:	4b04      	ldr	r3, [pc, #16]	; (8006560 <std+0x44>)
 800654e:	6323      	str	r3, [r4, #48]	; 0x30
 8006550:	bd10      	pop	{r4, pc}
 8006552:	bf00      	nop
 8006554:	0800686d 	.word	0x0800686d
 8006558:	0800688f 	.word	0x0800688f
 800655c:	080068c7 	.word	0x080068c7
 8006560:	080068eb 	.word	0x080068eb

08006564 <_cleanup_r>:
 8006564:	4901      	ldr	r1, [pc, #4]	; (800656c <_cleanup_r+0x8>)
 8006566:	f000 b8af 	b.w	80066c8 <_fwalk_reent>
 800656a:	bf00      	nop
 800656c:	080064a5 	.word	0x080064a5

08006570 <__sfmoreglue>:
 8006570:	b570      	push	{r4, r5, r6, lr}
 8006572:	2568      	movs	r5, #104	; 0x68
 8006574:	1e4a      	subs	r2, r1, #1
 8006576:	4355      	muls	r5, r2
 8006578:	460e      	mov	r6, r1
 800657a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800657e:	f7ff fa89 	bl	8005a94 <_malloc_r>
 8006582:	4604      	mov	r4, r0
 8006584:	b140      	cbz	r0, 8006598 <__sfmoreglue+0x28>
 8006586:	2100      	movs	r1, #0
 8006588:	e9c0 1600 	strd	r1, r6, [r0]
 800658c:	300c      	adds	r0, #12
 800658e:	60a0      	str	r0, [r4, #8]
 8006590:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006594:	f7fd fb76 	bl	8003c84 <memset>
 8006598:	4620      	mov	r0, r4
 800659a:	bd70      	pop	{r4, r5, r6, pc}

0800659c <__sfp_lock_acquire>:
 800659c:	4801      	ldr	r0, [pc, #4]	; (80065a4 <__sfp_lock_acquire+0x8>)
 800659e:	f000 b8b3 	b.w	8006708 <__retarget_lock_acquire_recursive>
 80065a2:	bf00      	nop
 80065a4:	200002e8 	.word	0x200002e8

080065a8 <__sfp_lock_release>:
 80065a8:	4801      	ldr	r0, [pc, #4]	; (80065b0 <__sfp_lock_release+0x8>)
 80065aa:	f000 b8ae 	b.w	800670a <__retarget_lock_release_recursive>
 80065ae:	bf00      	nop
 80065b0:	200002e8 	.word	0x200002e8

080065b4 <__sinit_lock_acquire>:
 80065b4:	4801      	ldr	r0, [pc, #4]	; (80065bc <__sinit_lock_acquire+0x8>)
 80065b6:	f000 b8a7 	b.w	8006708 <__retarget_lock_acquire_recursive>
 80065ba:	bf00      	nop
 80065bc:	200002e3 	.word	0x200002e3

080065c0 <__sinit_lock_release>:
 80065c0:	4801      	ldr	r0, [pc, #4]	; (80065c8 <__sinit_lock_release+0x8>)
 80065c2:	f000 b8a2 	b.w	800670a <__retarget_lock_release_recursive>
 80065c6:	bf00      	nop
 80065c8:	200002e3 	.word	0x200002e3

080065cc <__sinit>:
 80065cc:	b510      	push	{r4, lr}
 80065ce:	4604      	mov	r4, r0
 80065d0:	f7ff fff0 	bl	80065b4 <__sinit_lock_acquire>
 80065d4:	69a3      	ldr	r3, [r4, #24]
 80065d6:	b11b      	cbz	r3, 80065e0 <__sinit+0x14>
 80065d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065dc:	f7ff bff0 	b.w	80065c0 <__sinit_lock_release>
 80065e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065e4:	6523      	str	r3, [r4, #80]	; 0x50
 80065e6:	4b13      	ldr	r3, [pc, #76]	; (8006634 <__sinit+0x68>)
 80065e8:	4a13      	ldr	r2, [pc, #76]	; (8006638 <__sinit+0x6c>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80065ee:	42a3      	cmp	r3, r4
 80065f0:	bf08      	it	eq
 80065f2:	2301      	moveq	r3, #1
 80065f4:	4620      	mov	r0, r4
 80065f6:	bf08      	it	eq
 80065f8:	61a3      	streq	r3, [r4, #24]
 80065fa:	f000 f81f 	bl	800663c <__sfp>
 80065fe:	6060      	str	r0, [r4, #4]
 8006600:	4620      	mov	r0, r4
 8006602:	f000 f81b 	bl	800663c <__sfp>
 8006606:	60a0      	str	r0, [r4, #8]
 8006608:	4620      	mov	r0, r4
 800660a:	f000 f817 	bl	800663c <__sfp>
 800660e:	2200      	movs	r2, #0
 8006610:	2104      	movs	r1, #4
 8006612:	60e0      	str	r0, [r4, #12]
 8006614:	6860      	ldr	r0, [r4, #4]
 8006616:	f7ff ff81 	bl	800651c <std>
 800661a:	2201      	movs	r2, #1
 800661c:	2109      	movs	r1, #9
 800661e:	68a0      	ldr	r0, [r4, #8]
 8006620:	f7ff ff7c 	bl	800651c <std>
 8006624:	2202      	movs	r2, #2
 8006626:	2112      	movs	r1, #18
 8006628:	68e0      	ldr	r0, [r4, #12]
 800662a:	f7ff ff77 	bl	800651c <std>
 800662e:	2301      	movs	r3, #1
 8006630:	61a3      	str	r3, [r4, #24]
 8006632:	e7d1      	b.n	80065d8 <__sinit+0xc>
 8006634:	08006a30 	.word	0x08006a30
 8006638:	08006565 	.word	0x08006565

0800663c <__sfp>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	4607      	mov	r7, r0
 8006640:	f7ff ffac 	bl	800659c <__sfp_lock_acquire>
 8006644:	4b1e      	ldr	r3, [pc, #120]	; (80066c0 <__sfp+0x84>)
 8006646:	681e      	ldr	r6, [r3, #0]
 8006648:	69b3      	ldr	r3, [r6, #24]
 800664a:	b913      	cbnz	r3, 8006652 <__sfp+0x16>
 800664c:	4630      	mov	r0, r6
 800664e:	f7ff ffbd 	bl	80065cc <__sinit>
 8006652:	3648      	adds	r6, #72	; 0x48
 8006654:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006658:	3b01      	subs	r3, #1
 800665a:	d503      	bpl.n	8006664 <__sfp+0x28>
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	b30b      	cbz	r3, 80066a4 <__sfp+0x68>
 8006660:	6836      	ldr	r6, [r6, #0]
 8006662:	e7f7      	b.n	8006654 <__sfp+0x18>
 8006664:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006668:	b9d5      	cbnz	r5, 80066a0 <__sfp+0x64>
 800666a:	4b16      	ldr	r3, [pc, #88]	; (80066c4 <__sfp+0x88>)
 800666c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006670:	60e3      	str	r3, [r4, #12]
 8006672:	6665      	str	r5, [r4, #100]	; 0x64
 8006674:	f000 f847 	bl	8006706 <__retarget_lock_init_recursive>
 8006678:	f7ff ff96 	bl	80065a8 <__sfp_lock_release>
 800667c:	2208      	movs	r2, #8
 800667e:	4629      	mov	r1, r5
 8006680:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006684:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006688:	6025      	str	r5, [r4, #0]
 800668a:	61a5      	str	r5, [r4, #24]
 800668c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006690:	f7fd faf8 	bl	8003c84 <memset>
 8006694:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006698:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800669c:	4620      	mov	r0, r4
 800669e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066a0:	3468      	adds	r4, #104	; 0x68
 80066a2:	e7d9      	b.n	8006658 <__sfp+0x1c>
 80066a4:	2104      	movs	r1, #4
 80066a6:	4638      	mov	r0, r7
 80066a8:	f7ff ff62 	bl	8006570 <__sfmoreglue>
 80066ac:	4604      	mov	r4, r0
 80066ae:	6030      	str	r0, [r6, #0]
 80066b0:	2800      	cmp	r0, #0
 80066b2:	d1d5      	bne.n	8006660 <__sfp+0x24>
 80066b4:	f7ff ff78 	bl	80065a8 <__sfp_lock_release>
 80066b8:	230c      	movs	r3, #12
 80066ba:	603b      	str	r3, [r7, #0]
 80066bc:	e7ee      	b.n	800669c <__sfp+0x60>
 80066be:	bf00      	nop
 80066c0:	08006a30 	.word	0x08006a30
 80066c4:	ffff0001 	.word	0xffff0001

080066c8 <_fwalk_reent>:
 80066c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066cc:	4606      	mov	r6, r0
 80066ce:	4688      	mov	r8, r1
 80066d0:	2700      	movs	r7, #0
 80066d2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066da:	f1b9 0901 	subs.w	r9, r9, #1
 80066de:	d505      	bpl.n	80066ec <_fwalk_reent+0x24>
 80066e0:	6824      	ldr	r4, [r4, #0]
 80066e2:	2c00      	cmp	r4, #0
 80066e4:	d1f7      	bne.n	80066d6 <_fwalk_reent+0xe>
 80066e6:	4638      	mov	r0, r7
 80066e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066ec:	89ab      	ldrh	r3, [r5, #12]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d907      	bls.n	8006702 <_fwalk_reent+0x3a>
 80066f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066f6:	3301      	adds	r3, #1
 80066f8:	d003      	beq.n	8006702 <_fwalk_reent+0x3a>
 80066fa:	4629      	mov	r1, r5
 80066fc:	4630      	mov	r0, r6
 80066fe:	47c0      	blx	r8
 8006700:	4307      	orrs	r7, r0
 8006702:	3568      	adds	r5, #104	; 0x68
 8006704:	e7e9      	b.n	80066da <_fwalk_reent+0x12>

08006706 <__retarget_lock_init_recursive>:
 8006706:	4770      	bx	lr

08006708 <__retarget_lock_acquire_recursive>:
 8006708:	4770      	bx	lr

0800670a <__retarget_lock_release_recursive>:
 800670a:	4770      	bx	lr

0800670c <__swhatbuf_r>:
 800670c:	b570      	push	{r4, r5, r6, lr}
 800670e:	460e      	mov	r6, r1
 8006710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006714:	4614      	mov	r4, r2
 8006716:	2900      	cmp	r1, #0
 8006718:	461d      	mov	r5, r3
 800671a:	b096      	sub	sp, #88	; 0x58
 800671c:	da07      	bge.n	800672e <__swhatbuf_r+0x22>
 800671e:	2300      	movs	r3, #0
 8006720:	602b      	str	r3, [r5, #0]
 8006722:	89b3      	ldrh	r3, [r6, #12]
 8006724:	061a      	lsls	r2, r3, #24
 8006726:	d410      	bmi.n	800674a <__swhatbuf_r+0x3e>
 8006728:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800672c:	e00e      	b.n	800674c <__swhatbuf_r+0x40>
 800672e:	466a      	mov	r2, sp
 8006730:	f000 f902 	bl	8006938 <_fstat_r>
 8006734:	2800      	cmp	r0, #0
 8006736:	dbf2      	blt.n	800671e <__swhatbuf_r+0x12>
 8006738:	9a01      	ldr	r2, [sp, #4]
 800673a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800673e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006742:	425a      	negs	r2, r3
 8006744:	415a      	adcs	r2, r3
 8006746:	602a      	str	r2, [r5, #0]
 8006748:	e7ee      	b.n	8006728 <__swhatbuf_r+0x1c>
 800674a:	2340      	movs	r3, #64	; 0x40
 800674c:	2000      	movs	r0, #0
 800674e:	6023      	str	r3, [r4, #0]
 8006750:	b016      	add	sp, #88	; 0x58
 8006752:	bd70      	pop	{r4, r5, r6, pc}

08006754 <__smakebuf_r>:
 8006754:	898b      	ldrh	r3, [r1, #12]
 8006756:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006758:	079d      	lsls	r5, r3, #30
 800675a:	4606      	mov	r6, r0
 800675c:	460c      	mov	r4, r1
 800675e:	d507      	bpl.n	8006770 <__smakebuf_r+0x1c>
 8006760:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006764:	6023      	str	r3, [r4, #0]
 8006766:	6123      	str	r3, [r4, #16]
 8006768:	2301      	movs	r3, #1
 800676a:	6163      	str	r3, [r4, #20]
 800676c:	b002      	add	sp, #8
 800676e:	bd70      	pop	{r4, r5, r6, pc}
 8006770:	466a      	mov	r2, sp
 8006772:	ab01      	add	r3, sp, #4
 8006774:	f7ff ffca 	bl	800670c <__swhatbuf_r>
 8006778:	9900      	ldr	r1, [sp, #0]
 800677a:	4605      	mov	r5, r0
 800677c:	4630      	mov	r0, r6
 800677e:	f7ff f989 	bl	8005a94 <_malloc_r>
 8006782:	b948      	cbnz	r0, 8006798 <__smakebuf_r+0x44>
 8006784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006788:	059a      	lsls	r2, r3, #22
 800678a:	d4ef      	bmi.n	800676c <__smakebuf_r+0x18>
 800678c:	f023 0303 	bic.w	r3, r3, #3
 8006790:	f043 0302 	orr.w	r3, r3, #2
 8006794:	81a3      	strh	r3, [r4, #12]
 8006796:	e7e3      	b.n	8006760 <__smakebuf_r+0xc>
 8006798:	4b0d      	ldr	r3, [pc, #52]	; (80067d0 <__smakebuf_r+0x7c>)
 800679a:	62b3      	str	r3, [r6, #40]	; 0x28
 800679c:	89a3      	ldrh	r3, [r4, #12]
 800679e:	6020      	str	r0, [r4, #0]
 80067a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067a4:	81a3      	strh	r3, [r4, #12]
 80067a6:	9b00      	ldr	r3, [sp, #0]
 80067a8:	6120      	str	r0, [r4, #16]
 80067aa:	6163      	str	r3, [r4, #20]
 80067ac:	9b01      	ldr	r3, [sp, #4]
 80067ae:	b15b      	cbz	r3, 80067c8 <__smakebuf_r+0x74>
 80067b0:	4630      	mov	r0, r6
 80067b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067b6:	f000 f8d1 	bl	800695c <_isatty_r>
 80067ba:	b128      	cbz	r0, 80067c8 <__smakebuf_r+0x74>
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	f023 0303 	bic.w	r3, r3, #3
 80067c2:	f043 0301 	orr.w	r3, r3, #1
 80067c6:	81a3      	strh	r3, [r4, #12]
 80067c8:	89a0      	ldrh	r0, [r4, #12]
 80067ca:	4305      	orrs	r5, r0
 80067cc:	81a5      	strh	r5, [r4, #12]
 80067ce:	e7cd      	b.n	800676c <__smakebuf_r+0x18>
 80067d0:	08006565 	.word	0x08006565

080067d4 <_malloc_usable_size_r>:
 80067d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067d8:	1f18      	subs	r0, r3, #4
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bfbc      	itt	lt
 80067de:	580b      	ldrlt	r3, [r1, r0]
 80067e0:	18c0      	addlt	r0, r0, r3
 80067e2:	4770      	bx	lr

080067e4 <_raise_r>:
 80067e4:	291f      	cmp	r1, #31
 80067e6:	b538      	push	{r3, r4, r5, lr}
 80067e8:	4604      	mov	r4, r0
 80067ea:	460d      	mov	r5, r1
 80067ec:	d904      	bls.n	80067f8 <_raise_r+0x14>
 80067ee:	2316      	movs	r3, #22
 80067f0:	6003      	str	r3, [r0, #0]
 80067f2:	f04f 30ff 	mov.w	r0, #4294967295
 80067f6:	bd38      	pop	{r3, r4, r5, pc}
 80067f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80067fa:	b112      	cbz	r2, 8006802 <_raise_r+0x1e>
 80067fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006800:	b94b      	cbnz	r3, 8006816 <_raise_r+0x32>
 8006802:	4620      	mov	r0, r4
 8006804:	f000 f830 	bl	8006868 <_getpid_r>
 8006808:	462a      	mov	r2, r5
 800680a:	4601      	mov	r1, r0
 800680c:	4620      	mov	r0, r4
 800680e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006812:	f000 b817 	b.w	8006844 <_kill_r>
 8006816:	2b01      	cmp	r3, #1
 8006818:	d00a      	beq.n	8006830 <_raise_r+0x4c>
 800681a:	1c59      	adds	r1, r3, #1
 800681c:	d103      	bne.n	8006826 <_raise_r+0x42>
 800681e:	2316      	movs	r3, #22
 8006820:	6003      	str	r3, [r0, #0]
 8006822:	2001      	movs	r0, #1
 8006824:	e7e7      	b.n	80067f6 <_raise_r+0x12>
 8006826:	2400      	movs	r4, #0
 8006828:	4628      	mov	r0, r5
 800682a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800682e:	4798      	blx	r3
 8006830:	2000      	movs	r0, #0
 8006832:	e7e0      	b.n	80067f6 <_raise_r+0x12>

08006834 <raise>:
 8006834:	4b02      	ldr	r3, [pc, #8]	; (8006840 <raise+0xc>)
 8006836:	4601      	mov	r1, r0
 8006838:	6818      	ldr	r0, [r3, #0]
 800683a:	f7ff bfd3 	b.w	80067e4 <_raise_r>
 800683e:	bf00      	nop
 8006840:	20000010 	.word	0x20000010

08006844 <_kill_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	2300      	movs	r3, #0
 8006848:	4d06      	ldr	r5, [pc, #24]	; (8006864 <_kill_r+0x20>)
 800684a:	4604      	mov	r4, r0
 800684c:	4608      	mov	r0, r1
 800684e:	4611      	mov	r1, r2
 8006850:	602b      	str	r3, [r5, #0]
 8006852:	f7fa fe8c 	bl	800156e <_kill>
 8006856:	1c43      	adds	r3, r0, #1
 8006858:	d102      	bne.n	8006860 <_kill_r+0x1c>
 800685a:	682b      	ldr	r3, [r5, #0]
 800685c:	b103      	cbz	r3, 8006860 <_kill_r+0x1c>
 800685e:	6023      	str	r3, [r4, #0]
 8006860:	bd38      	pop	{r3, r4, r5, pc}
 8006862:	bf00      	nop
 8006864:	200002dc 	.word	0x200002dc

08006868 <_getpid_r>:
 8006868:	f7fa be7a 	b.w	8001560 <_getpid>

0800686c <__sread>:
 800686c:	b510      	push	{r4, lr}
 800686e:	460c      	mov	r4, r1
 8006870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006874:	f000 f894 	bl	80069a0 <_read_r>
 8006878:	2800      	cmp	r0, #0
 800687a:	bfab      	itete	ge
 800687c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800687e:	89a3      	ldrhlt	r3, [r4, #12]
 8006880:	181b      	addge	r3, r3, r0
 8006882:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006886:	bfac      	ite	ge
 8006888:	6563      	strge	r3, [r4, #84]	; 0x54
 800688a:	81a3      	strhlt	r3, [r4, #12]
 800688c:	bd10      	pop	{r4, pc}

0800688e <__swrite>:
 800688e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006892:	461f      	mov	r7, r3
 8006894:	898b      	ldrh	r3, [r1, #12]
 8006896:	4605      	mov	r5, r0
 8006898:	05db      	lsls	r3, r3, #23
 800689a:	460c      	mov	r4, r1
 800689c:	4616      	mov	r6, r2
 800689e:	d505      	bpl.n	80068ac <__swrite+0x1e>
 80068a0:	2302      	movs	r3, #2
 80068a2:	2200      	movs	r2, #0
 80068a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a8:	f000 f868 	bl	800697c <_lseek_r>
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	4632      	mov	r2, r6
 80068b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068b4:	81a3      	strh	r3, [r4, #12]
 80068b6:	4628      	mov	r0, r5
 80068b8:	463b      	mov	r3, r7
 80068ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068c2:	f000 b817 	b.w	80068f4 <_write_r>

080068c6 <__sseek>:
 80068c6:	b510      	push	{r4, lr}
 80068c8:	460c      	mov	r4, r1
 80068ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ce:	f000 f855 	bl	800697c <_lseek_r>
 80068d2:	1c43      	adds	r3, r0, #1
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	bf15      	itete	ne
 80068d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80068da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068e2:	81a3      	strheq	r3, [r4, #12]
 80068e4:	bf18      	it	ne
 80068e6:	81a3      	strhne	r3, [r4, #12]
 80068e8:	bd10      	pop	{r4, pc}

080068ea <__sclose>:
 80068ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ee:	f000 b813 	b.w	8006918 <_close_r>
	...

080068f4 <_write_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4604      	mov	r4, r0
 80068f8:	4608      	mov	r0, r1
 80068fa:	4611      	mov	r1, r2
 80068fc:	2200      	movs	r2, #0
 80068fe:	4d05      	ldr	r5, [pc, #20]	; (8006914 <_write_r+0x20>)
 8006900:	602a      	str	r2, [r5, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	f7fa fe6a 	bl	80015dc <_write>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d102      	bne.n	8006912 <_write_r+0x1e>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	b103      	cbz	r3, 8006912 <_write_r+0x1e>
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	bd38      	pop	{r3, r4, r5, pc}
 8006914:	200002dc 	.word	0x200002dc

08006918 <_close_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	2300      	movs	r3, #0
 800691c:	4d05      	ldr	r5, [pc, #20]	; (8006934 <_close_r+0x1c>)
 800691e:	4604      	mov	r4, r0
 8006920:	4608      	mov	r0, r1
 8006922:	602b      	str	r3, [r5, #0]
 8006924:	f7fa fe76 	bl	8001614 <_close>
 8006928:	1c43      	adds	r3, r0, #1
 800692a:	d102      	bne.n	8006932 <_close_r+0x1a>
 800692c:	682b      	ldr	r3, [r5, #0]
 800692e:	b103      	cbz	r3, 8006932 <_close_r+0x1a>
 8006930:	6023      	str	r3, [r4, #0]
 8006932:	bd38      	pop	{r3, r4, r5, pc}
 8006934:	200002dc 	.word	0x200002dc

08006938 <_fstat_r>:
 8006938:	b538      	push	{r3, r4, r5, lr}
 800693a:	2300      	movs	r3, #0
 800693c:	4d06      	ldr	r5, [pc, #24]	; (8006958 <_fstat_r+0x20>)
 800693e:	4604      	mov	r4, r0
 8006940:	4608      	mov	r0, r1
 8006942:	4611      	mov	r1, r2
 8006944:	602b      	str	r3, [r5, #0]
 8006946:	f7fa fe70 	bl	800162a <_fstat>
 800694a:	1c43      	adds	r3, r0, #1
 800694c:	d102      	bne.n	8006954 <_fstat_r+0x1c>
 800694e:	682b      	ldr	r3, [r5, #0]
 8006950:	b103      	cbz	r3, 8006954 <_fstat_r+0x1c>
 8006952:	6023      	str	r3, [r4, #0]
 8006954:	bd38      	pop	{r3, r4, r5, pc}
 8006956:	bf00      	nop
 8006958:	200002dc 	.word	0x200002dc

0800695c <_isatty_r>:
 800695c:	b538      	push	{r3, r4, r5, lr}
 800695e:	2300      	movs	r3, #0
 8006960:	4d05      	ldr	r5, [pc, #20]	; (8006978 <_isatty_r+0x1c>)
 8006962:	4604      	mov	r4, r0
 8006964:	4608      	mov	r0, r1
 8006966:	602b      	str	r3, [r5, #0]
 8006968:	f7fa fe6e 	bl	8001648 <_isatty>
 800696c:	1c43      	adds	r3, r0, #1
 800696e:	d102      	bne.n	8006976 <_isatty_r+0x1a>
 8006970:	682b      	ldr	r3, [r5, #0]
 8006972:	b103      	cbz	r3, 8006976 <_isatty_r+0x1a>
 8006974:	6023      	str	r3, [r4, #0]
 8006976:	bd38      	pop	{r3, r4, r5, pc}
 8006978:	200002dc 	.word	0x200002dc

0800697c <_lseek_r>:
 800697c:	b538      	push	{r3, r4, r5, lr}
 800697e:	4604      	mov	r4, r0
 8006980:	4608      	mov	r0, r1
 8006982:	4611      	mov	r1, r2
 8006984:	2200      	movs	r2, #0
 8006986:	4d05      	ldr	r5, [pc, #20]	; (800699c <_lseek_r+0x20>)
 8006988:	602a      	str	r2, [r5, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	f7fa fe66 	bl	800165c <_lseek>
 8006990:	1c43      	adds	r3, r0, #1
 8006992:	d102      	bne.n	800699a <_lseek_r+0x1e>
 8006994:	682b      	ldr	r3, [r5, #0]
 8006996:	b103      	cbz	r3, 800699a <_lseek_r+0x1e>
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	bd38      	pop	{r3, r4, r5, pc}
 800699c:	200002dc 	.word	0x200002dc

080069a0 <_read_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4604      	mov	r4, r0
 80069a4:	4608      	mov	r0, r1
 80069a6:	4611      	mov	r1, r2
 80069a8:	2200      	movs	r2, #0
 80069aa:	4d05      	ldr	r5, [pc, #20]	; (80069c0 <_read_r+0x20>)
 80069ac:	602a      	str	r2, [r5, #0]
 80069ae:	461a      	mov	r2, r3
 80069b0:	f7fa fdf7 	bl	80015a2 <_read>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d102      	bne.n	80069be <_read_r+0x1e>
 80069b8:	682b      	ldr	r3, [r5, #0]
 80069ba:	b103      	cbz	r3, 80069be <_read_r+0x1e>
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	bd38      	pop	{r3, r4, r5, pc}
 80069c0:	200002dc 	.word	0x200002dc

080069c4 <_init>:
 80069c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069c6:	bf00      	nop
 80069c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ca:	bc08      	pop	{r3}
 80069cc:	469e      	mov	lr, r3
 80069ce:	4770      	bx	lr

080069d0 <_fini>:
 80069d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d2:	bf00      	nop
 80069d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069d6:	bc08      	pop	{r3}
 80069d8:	469e      	mov	lr, r3
 80069da:	4770      	bx	lr
