<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>top</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.514</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>515206387</Best-caseLatency>
<Average-caseLatency>516091123</Average-caseLatency>
<Worst-caseLatency>517934323</Worst-caseLatency>
<Best-caseRealTimeLatency>5.152 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>5.161 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>5.179 sec</Worst-caseRealTimeLatency>
<Interval-min>515206388</Interval-min>
<Interval-max>517934324</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<l_attn_sf_Q_x>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<l_y>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<l_attn_sf_r1>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_attn_sf_r1>
</l_y>
</l_attn_sf_Q_x>
<l_attn_sf_K_x_0>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<l_y_0>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<l_attn_sf_r11>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_attn_sf_r11>
</l_y_0>
</l_attn_sf_K_x_0>
<l_attn_sf_V_x_1>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<l_y_1>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<l_attn_sf_r12>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_attn_sf_r12>
</l_y_1>
</l_attn_sf_V_x_1>
<l_attn_sf_context_x_2>
<TripCount>12</TripCount>
<Latency>9240</Latency>
<IterationLatency>770</IterationLatency>
<l_y_2>
<TripCount>768</TripCount>
<Latency>768</Latency>
<IterationLatency>1</IterationLatency>
</l_y_2>
</l_attn_sf_context_x_2>
<l_attn_sf_mutihead_loop_i>
<TripCount>12</TripCount>
<Latency>1062696</Latency>
<IterationLatency>88558</IterationLatency>
<l_attn_sf_Q_i_x_3>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<l_y_3>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</l_y_3>
</l_attn_sf_Q_i_x_3>
<l_attn_sf_K_i_x_4>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<l_y_4>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</l_y_4>
</l_attn_sf_K_i_x_4>
<l_attn_sf_V_i_x_5>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<l_y_5>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</l_y_5>
</l_attn_sf_V_i_x_5>
<l_attn_sf_attention_x_6>
<TripCount>12</TripCount>
<Latency>37320</Latency>
<IterationLatency>3110</IterationLatency>
<l_y_6>
<TripCount>12</TripCount>
<Latency>3108</Latency>
<IterationLatency>259</IterationLatency>
<l_attn_sf_r2>
<TripCount>64</TripCount>
<Latency>256</Latency>
<IterationLatency>4</IterationLatency>
</l_attn_sf_r2>
</l_y_6>
</l_attn_sf_attention_x_6>
<l_attn_sf_attn_exp_x_7>
<TripCount>12</TripCount>
<Latency>2328</Latency>
<IterationLatency>194</IterationLatency>
<l_y_7>
<TripCount>12</TripCount>
<Latency>192</Latency>
<IterationLatency>16</IterationLatency>
</l_y_7>
</l_attn_sf_attn_exp_x_7>
<l_attn_sf_attn_sum_x_8>
<TripCount>12</TripCount>
<Latency>1032</Latency>
<IterationLatency>86</IterationLatency>
<l_attn_sf_r3>
<TripCount>12</TripCount>
<Latency>84</Latency>
<IterationLatency>7</IterationLatency>
</l_attn_sf_r3>
</l_attn_sf_attn_sum_x_8>
<l_attn_sf_attn_sfm_x_9>
<TripCount>12</TripCount>
<Latency>3204</Latency>
<IterationLatency>267</IterationLatency>
<l_y_8>
<TripCount>12</TripCount>
<Latency>264</Latency>
<IterationLatency>22</IterationLatency>
</l_y_8>
</l_attn_sf_attn_sfm_x_9>
<l_attn_sf_context_i_x_10>
<TripCount>12</TripCount>
<Latency>38424</Latency>
<IterationLatency>3202</IterationLatency>
<l_y_9>
<TripCount>64</TripCount>
<Latency>3200</Latency>
<IterationLatency>50</IterationLatency>
<l_attn_sf_r4>
<TripCount>12</TripCount>
<Latency>48</Latency>
<IterationLatency>4</IterationLatency>
</l_attn_sf_r4>
</l_y_9>
</l_attn_sf_context_i_x_10>
<l_attn_sf_ct_m>
<TripCount>12</TripCount>
<Latency>1560</Latency>
<IterationLatency>130</IterationLatency>
<l_attn_sf_ct_n>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</l_attn_sf_ct_n>
</l_attn_sf_ct_m>
</l_attn_sf_mutihead_loop_i>
<l_attn_ds_outp_x_11>
<TripCount>12</TripCount>
<Latency>42504216</Latency>
<IterationLatency>3542018</IterationLatency>
<l_y_10>
<TripCount>768</TripCount>
<Latency>3542016</Latency>
<IterationLatency>4612</IterationLatency>
<l_attn_ds_r>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_attn_ds_r>
</l_y_10>
</l_attn_ds_outp_x_11>
<l_attn_res_outp_x_12>
<TripCount>12</TripCount>
<Latency>55320</Latency>
<IterationLatency>4610</IterationLatency>
<l_y_11>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_y_11>
</l_attn_res_outp_x_12>
<l_attn_ln_mean_x_13>
<TripCount>12</TripCount>
<Latency>64716</Latency>
<IterationLatency>5393</IterationLatency>
<l_attn_ln_r>
<TripCount>768</TripCount>
<Latency>5376</Latency>
<IterationLatency>7</IterationLatency>
</l_attn_ln_r>
</l_attn_ln_mean_x_13>
<l_attn_ln_var_x_14>
<TripCount>12</TripCount>
<Latency>101652</Latency>
<IterationLatency>8471</IterationLatency>
<l_attn_ln_r1>
<TripCount>768</TripCount>
<Latency>8448</Latency>
<IterationLatency>11</IterationLatency>
</l_attn_ln_r1>
</l_attn_ln_var_x_14>
<l_attn_ln_outp_x_15>
<TripCount>12</TripCount>
<Latency>589932</Latency>
<IterationLatency>49161</IterationLatency>
<l_y_12>
<TripCount>768</TripCount>
<Latency>49152</Latency>
<IterationLatency>64</IterationLatency>
</l_y_12>
</l_attn_ln_outp_x_15>
<l_attn_ln_outp_linear_x_16>
<TripCount>12</TripCount>
<Latency>175128</Latency>
<IterationLatency>14594</IterationLatency>
<l_y_13>
<TripCount>768</TripCount>
<Latency>14592</Latency>
<IterationLatency>19</IterationLatency>
</l_y_13>
</l_attn_ln_outp_linear_x_16>
<l_ffn_ds1_outp_x_17>
<TripCount>12</TripCount>
<Latency>170016792</Latency>
<IterationLatency>14168066</IterationLatency>
<l_y_14>
<TripCount>3072</TripCount>
<Latency>14168064</Latency>
<IterationLatency>4612</IterationLatency>
<l_ffn_ds1_r>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_ffn_ds1_r>
</l_y_14>
</l_ffn_ds1_outp_x_17>
<l_ffn_gelu_outp_x_18>
<TripCount>12</TripCount>
<Latency>
<range>
<min>2285592</min>
<max>5013528</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>190466</min>
<max>417794</max>
</range>
</IterationLatency>
<l_y_15>
<TripCount>3072</TripCount>
<Latency>
<range>
<min>190464</min>
<max>417792</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>62</min>
<max>136</max>
</range>
</IterationLatency>
</l_y_15>
</l_ffn_gelu_outp_x_18>
<l_ffn_ds2_outp_x_19>
<TripCount>12</TripCount>
<Latency>169906200</Latency>
<IterationLatency>14158850</IterationLatency>
<l_y_16>
<TripCount>768</TripCount>
<Latency>14158848</Latency>
<IterationLatency>18436</IterationLatency>
<l_ffn_ds2_r>
<TripCount>3072</TripCount>
<Latency>18432</Latency>
<IterationLatency>6</IterationLatency>
</l_ffn_ds2_r>
</l_y_16>
</l_ffn_ds2_outp_x_19>
<l_ffn_res_outp_x_20>
<TripCount>12</TripCount>
<Latency>55320</Latency>
<IterationLatency>4610</IterationLatency>
<l_y_17>
<TripCount>768</TripCount>
<Latency>4608</Latency>
<IterationLatency>6</IterationLatency>
</l_y_17>
</l_ffn_res_outp_x_20>
<l_ffn_ln_mean_x_21>
<TripCount>12</TripCount>
<Latency>64716</Latency>
<IterationLatency>5393</IterationLatency>
<l_ffn_ln_r>
<TripCount>768</TripCount>
<Latency>5376</Latency>
<IterationLatency>7</IterationLatency>
</l_ffn_ln_r>
</l_ffn_ln_mean_x_21>
<l_ffn_ln_var_x_22>
<TripCount>12</TripCount>
<Latency>101652</Latency>
<IterationLatency>8471</IterationLatency>
<l_ffn_ln_r1>
<TripCount>768</TripCount>
<Latency>8448</Latency>
<IterationLatency>11</IterationLatency>
</l_ffn_ln_r1>
</l_ffn_ln_var_x_22>
<l_ffn_ln_outp_x_23>
<TripCount>12</TripCount>
<Latency>589932</Latency>
<IterationLatency>49161</IterationLatency>
<l_y_18>
<TripCount>768</TripCount>
<Latency>49152</Latency>
<IterationLatency>64</IterationLatency>
</l_y_18>
</l_ffn_ln_outp_x_23>
<l_ffn_ln_outp_linear_x_24>
<TripCount>12</TripCount>
<Latency>110616</Latency>
<IterationLatency>9218</IterationLatency>
<l_y_19>
<TripCount>768</TripCount>
<Latency>9216</Latency>
<IterationLatency>12</IterationLatency>
</l_y_19>
</l_ffn_ln_outp_linear_x_24>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>463</BRAM_18K>
<DSP48E>131</DSP48E>
<FF>25787</FF>
<LUT>39719</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v0_V_address0</name>
<Object>v0_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v0_V_ce0</name>
<Object>v0_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v0_V_q0</name>
<Object>v0_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v1_V_address0</name>
<Object>v1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v1_V_ce0</name>
<Object>v1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v1_V_q0</name>
<Object>v1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v2_V_address0</name>
<Object>v2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v2_V_ce0</name>
<Object>v2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v2_V_q0</name>
<Object>v2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v3_V_address0</name>
<Object>v3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v3_V_ce0</name>
<Object>v3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v3_V_q0</name>
<Object>v3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v4_V_address0</name>
<Object>v4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v4_V_ce0</name>
<Object>v4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v4_V_q0</name>
<Object>v4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v5_V_address0</name>
<Object>v5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v5_V_ce0</name>
<Object>v5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v5_V_q0</name>
<Object>v5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v6_V_address0</name>
<Object>v6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v6_V_ce0</name>
<Object>v6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v6_V_q0</name>
<Object>v6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v7_V_address0</name>
<Object>v7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v7_V_ce0</name>
<Object>v7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v7_V_q0</name>
<Object>v7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v8_V_address0</name>
<Object>v8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v8_V_ce0</name>
<Object>v8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v8_V_q0</name>
<Object>v8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v9_V_address0</name>
<Object>v9_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v9_V_ce0</name>
<Object>v9_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v9_V_q0</name>
<Object>v9_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v10_V_address0</name>
<Object>v10_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v10_V_ce0</name>
<Object>v10_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v10_V_q0</name>
<Object>v10_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v11_V_address0</name>
<Object>v11_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v11_V_ce0</name>
<Object>v11_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v11_V_q0</name>
<Object>v11_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v12_V_address0</name>
<Object>v12_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v12_V_ce0</name>
<Object>v12_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v12_V_q0</name>
<Object>v12_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>v13_address0</name>
<Object>v13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v13_ce0</name>
<Object>v13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v13_q0</name>
<Object>v13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v14_address0</name>
<Object>v14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v14_ce0</name>
<Object>v14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v14_q0</name>
<Object>v14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v15_address0</name>
<Object>v15</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v15_ce0</name>
<Object>v15</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v15_q0</name>
<Object>v15</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v16_address0</name>
<Object>v16</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v16_ce0</name>
<Object>v16</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v16_q0</name>
<Object>v16</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_address0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_ce0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_we0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_d0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>v17_q0</name>
<Object>v17</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
