$date
	Sun May 31 20:32:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module snail_tb $end
$var wire 1 ! y $end
$var reg 1 " bit $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module sna $end
$var wire 1 " bit $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var reg 4 % state_1 [3:0] $end
$var reg 4 & state_2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
1$
1#
1"
0!
$end
#1
0$
0#
#2
b10 &
b1 %
1#
1"
#3
0#
#4
b100 &
b10 %
1#
#5
b10 &
0#
0"
#6
1#
#7
b100 &
0#
1"
#8
b1000 &
b100 %
1#
#9
0#
#10
b10 &
1!
b1000 %
1#
#11
0#
#12
b100 &
0!
b10 %
1#
