vendor_name = ModelSim
source_file = 1, C:/Users/mrtan/Desktop/Tanveer_test/synchronizer/synchronizer.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/mrtan/Desktop/Tanveer_test/synchronizer/db/synchronizer.cbx.xml
design_name = sync
instance = comp, \clk~I\, clk, sync, 1
instance = comp, \d~I\, d, sync, 1
instance = comp, \q~reg0\, q~reg0, sync, 1
instance = comp, \q~I\, q, sync, 1
