<profile>

<section name = "Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'" level="0">
<item name = "Date">Fri Apr 19 10:54:46 2024
</item>
<item name = "Version">2023.2.1 (Build 4070103 on Dec 13 2023)</item>
<item name = "Project">ultra96ms2_418</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.120 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">153606, 153606, 1.536 ms, 1.536 ms, 153606, 153606, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3">153604, 153604, 6, 1, 1, 153600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 317, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 5, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 238, 64, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_16s_29_1_1_U158">mul_16s_16s_29_1_1, 0, 1, 0, 5, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U159">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U160">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_1_fu_244_p2">+, 0, 0, 25, 18, 1</column>
<column name="add_ln12_fu_262_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln13_1_fu_464_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln13_fu_308_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln14_fu_458_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln17_3_fu_447_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln17_fu_427_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln19_2_fu_375_p2">+, 0, 0, 17, 12, 12</column>
<column name="add_ln19_3_fu_401_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln19_4_fu_441_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln19_fu_365_p2">+, 0, 0, 17, 12, 12</column>
<column name="outBuffer1x1_d0">+, 0, 0, 23, 16, 16</column>
<column name="and_ln12_fu_294_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_238_p2">icmp, 0, 0, 25, 18, 18</column>
<column name="icmp_ln13_fu_268_p2">icmp, 0, 0, 20, 13, 12</column>
<column name="icmp_ln14_fu_288_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="or_ln13_fu_314_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln12_1_fu_300_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln12_fu_274_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln13_1_fu_328_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln13_2_fu_470_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln13_fu_320_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln12_fu_282_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="co_fu_98">9, 2, 6, 12</column>
<column name="h_fu_90">9, 2, 6, 12</column>
<column name="indvar_flatten66_fu_94">9, 2, 13, 26</column>
<column name="indvar_flatten79_fu_102">9, 2, 18, 36</column>
<column name="w_fu_86">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln19_4_reg_657">18, 0, 18, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="co_fu_98">6, 0, 6, 0</column>
<column name="h_fu_90">6, 0, 6, 0</column>
<column name="indvar_flatten66_fu_94">13, 0, 13, 0</column>
<column name="indvar_flatten79_fu_102">18, 0, 18, 0</column>
<column name="w_fu_86">7, 0, 7, 0</column>
<column name="zext_ln12_reg_645">6, 0, 64, 58</column>
<column name="zext_ln17_1_reg_662">12, 0, 64, 52</column>
<column name="zext_ln17_1_reg_662_pp0_iter2_reg">12, 0, 64, 52</column>
<column name="add_ln19_4_reg_657">64, 32, 18, 0</column>
<column name="zext_ln12_reg_645">64, 32, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, return value</column>
<column name="bias_buf1x1_address0">out, 6, ap_memory, bias_buf1x1, array</column>
<column name="bias_buf1x1_ce0">out, 1, ap_memory, bias_buf1x1, array</column>
<column name="bias_buf1x1_q0">in, 16, ap_memory, bias_buf1x1, array</column>
<column name="weight_buf1x1_0_address0">out, 6, ap_memory, weight_buf1x1_0, array</column>
<column name="weight_buf1x1_0_ce0">out, 1, ap_memory, weight_buf1x1_0, array</column>
<column name="weight_buf1x1_0_q0">in, 16, ap_memory, weight_buf1x1_0, array</column>
<column name="weight_buf1x1_1_address0">out, 6, ap_memory, weight_buf1x1_1, array</column>
<column name="weight_buf1x1_1_ce0">out, 1, ap_memory, weight_buf1x1_1, array</column>
<column name="weight_buf1x1_1_q0">in, 16, ap_memory, weight_buf1x1_1, array</column>
<column name="weight_buf1x1_2_address0">out, 6, ap_memory, weight_buf1x1_2, array</column>
<column name="weight_buf1x1_2_ce0">out, 1, ap_memory, weight_buf1x1_2, array</column>
<column name="weight_buf1x1_2_q0">in, 16, ap_memory, weight_buf1x1_2, array</column>
<column name="outBuffer3x3_0_address0">out, 12, ap_memory, outBuffer3x3_0, array</column>
<column name="outBuffer3x3_0_ce0">out, 1, ap_memory, outBuffer3x3_0, array</column>
<column name="outBuffer3x3_0_q0">in, 16, ap_memory, outBuffer3x3_0, array</column>
<column name="outBuffer3x3_1_address0">out, 12, ap_memory, outBuffer3x3_1, array</column>
<column name="outBuffer3x3_1_ce0">out, 1, ap_memory, outBuffer3x3_1, array</column>
<column name="outBuffer3x3_1_q0">in, 16, ap_memory, outBuffer3x3_1, array</column>
<column name="outBuffer3x3_2_address0">out, 12, ap_memory, outBuffer3x3_2, array</column>
<column name="outBuffer3x3_2_ce0">out, 1, ap_memory, outBuffer3x3_2, array</column>
<column name="outBuffer3x3_2_q0">in, 16, ap_memory, outBuffer3x3_2, array</column>
<column name="outBuffer1x1_address0">out, 18, ap_memory, outBuffer1x1, array</column>
<column name="outBuffer1x1_ce0">out, 1, ap_memory, outBuffer1x1, array</column>
<column name="outBuffer1x1_we0">out, 1, ap_memory, outBuffer1x1, array</column>
<column name="outBuffer1x1_d0">out, 16, ap_memory, outBuffer1x1, array</column>
</table>
</item>
</section>
</profile>
