#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  3 15:14:47 2018
# Process ID: 6260
# Current directory: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.runs/synth_1
# Command line: vivado -log shift.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift.tcl
# Log file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.runs/synth_1/shift.vds
# Journal file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source shift.tcl -notrace
Command: synth_design -top shift -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.277 ; gain = 86.844 ; free physical = 2810 ; free virtual = 13171
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:41]
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd1' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:68]
INFO: [Synth 8-638] synthesizing module 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:42]
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'fpd' (1#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:42]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd2' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:69]
INFO: [Synth 8-638] synthesizing module 'fpd__parameterized1' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:42]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'fpd__parameterized1' (1#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:42]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd3' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:70]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd4' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:71]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd5' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:72]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd6' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:73]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd7' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:74]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd8' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:75]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd9' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:76]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd10' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:77]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd11' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:78]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd12' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:79]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd13' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:80]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd14' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:81]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd15' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:82]
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'fpd' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/fpd.vhd:34' bound to instance 'Inst_fpd16' of component 'fpd' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'shift' (2#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/sources_1/new/shift.vhd:41]
WARNING: [Synth 8-3331] design shift has unconnected port btn[4]
WARNING: [Synth 8-3331] design shift has unconnected port btn[3]
WARNING: [Synth 8-3331] design shift has unconnected port btn[2]
WARNING: [Synth 8-3331] design shift has unconnected port btn[1]
WARNING: [Synth 8-3331] design shift has unconnected port btn[0]
WARNING: [Synth 8-3331] design shift has unconnected port sw[15]
WARNING: [Synth 8-3331] design shift has unconnected port sw[14]
WARNING: [Synth 8-3331] design shift has unconnected port sw[13]
WARNING: [Synth 8-3331] design shift has unconnected port sw[12]
WARNING: [Synth 8-3331] design shift has unconnected port sw[11]
WARNING: [Synth 8-3331] design shift has unconnected port sw[10]
WARNING: [Synth 8-3331] design shift has unconnected port sw[9]
WARNING: [Synth 8-3331] design shift has unconnected port sw[8]
WARNING: [Synth 8-3331] design shift has unconnected port sw[7]
WARNING: [Synth 8-3331] design shift has unconnected port sw[6]
WARNING: [Synth 8-3331] design shift has unconnected port sw[5]
WARNING: [Synth 8-3331] design shift has unconnected port sw[4]
WARNING: [Synth 8-3331] design shift has unconnected port sw[3]
WARNING: [Synth 8-3331] design shift has unconnected port sw[2]
WARNING: [Synth 8-3331] design shift has unconnected port sw[1]
WARNING: [Synth 8-3331] design shift has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 2825 ; free virtual = 13184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 2828 ; free virtual = 13182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 2828 ; free virtual = 13182
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shift_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shift_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.238 ; gain = 0.000 ; free physical = 2576 ; free virtual = 12934
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1599.238 ; gain = 410.805 ; free physical = 2652 ; free virtual = 13010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1599.238 ; gain = 410.805 ; free physical = 2651 ; free virtual = 13010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1599.238 ; gain = 410.805 ; free physical = 2653 ; free virtual = 13011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1599.238 ; gain = 410.805 ; free physical = 2652 ; free virtual = 13010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design shift has unconnected port btn[4]
WARNING: [Synth 8-3331] design shift has unconnected port btn[3]
WARNING: [Synth 8-3331] design shift has unconnected port btn[2]
WARNING: [Synth 8-3331] design shift has unconnected port btn[1]
WARNING: [Synth 8-3331] design shift has unconnected port btn[0]
WARNING: [Synth 8-3331] design shift has unconnected port sw[15]
WARNING: [Synth 8-3331] design shift has unconnected port sw[14]
WARNING: [Synth 8-3331] design shift has unconnected port sw[13]
WARNING: [Synth 8-3331] design shift has unconnected port sw[12]
WARNING: [Synth 8-3331] design shift has unconnected port sw[11]
WARNING: [Synth 8-3331] design shift has unconnected port sw[10]
WARNING: [Synth 8-3331] design shift has unconnected port sw[9]
WARNING: [Synth 8-3331] design shift has unconnected port sw[8]
WARNING: [Synth 8-3331] design shift has unconnected port sw[7]
WARNING: [Synth 8-3331] design shift has unconnected port sw[6]
WARNING: [Synth 8-3331] design shift has unconnected port sw[5]
WARNING: [Synth 8-3331] design shift has unconnected port sw[4]
WARNING: [Synth 8-3331] design shift has unconnected port sw[3]
WARNING: [Synth 8-3331] design shift has unconnected port sw[2]
WARNING: [Synth 8-3331] design shift has unconnected port sw[1]
WARNING: [Synth 8-3331] design shift has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1599.238 ; gain = 410.805 ; free physical = 2642 ; free virtual = 13002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1600.238 ; gain = 411.805 ; free physical = 2512 ; free virtual = 12872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1601.238 ; gain = 412.805 ; free physical = 2512 ; free virtual = 12872
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2511 ; free virtual = 12871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |    16|
|3     |IBUF |     1|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-----------------------+------+
|      |Instance     |Module                 |Cells |
+------+-------------+-----------------------+------+
|1     |top          |                       |    34|
|2     |  Inst_fpd1  |fpd                    |     1|
|3     |  Inst_fpd10 |fpd__parameterized1    |     1|
|4     |  Inst_fpd11 |fpd__parameterized1_0  |     1|
|5     |  Inst_fpd12 |fpd__parameterized1_1  |     1|
|6     |  Inst_fpd13 |fpd__parameterized1_2  |     1|
|7     |  Inst_fpd14 |fpd__parameterized1_3  |     1|
|8     |  Inst_fpd15 |fpd__parameterized1_4  |     1|
|9     |  Inst_fpd16 |fpd__parameterized1_5  |     1|
|10    |  Inst_fpd2  |fpd__parameterized1_6  |     1|
|11    |  Inst_fpd3  |fpd__parameterized1_7  |     1|
|12    |  Inst_fpd4  |fpd__parameterized1_8  |     1|
|13    |  Inst_fpd5  |fpd__parameterized1_9  |     1|
|14    |  Inst_fpd6  |fpd__parameterized1_10 |     1|
|15    |  Inst_fpd7  |fpd__parameterized1_11 |     1|
|16    |  Inst_fpd8  |fpd__parameterized1_12 |     1|
|17    |  Inst_fpd9  |fpd__parameterized1_13 |     1|
+------+-------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.254 ; gain = 421.820 ; free physical = 2518 ; free virtual = 12878
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.254 ; gain = 142.484 ; free physical = 2572 ; free virtual = 12932
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1610.262 ; gain = 421.820 ; free physical = 2572 ; free virtual = 12932
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 74 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1616.254 ; gain = 433.703 ; free physical = 2571 ; free virtual = 12931
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_1.1/TP_4_1.1.runs/synth_1/shift.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_utilization_synth.rpt -pb shift_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1616.254 ; gain = 0.000 ; free physical = 2573 ; free virtual = 12933
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 15:15:27 2018...
