#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 28 19:04:42 2021
# Process ID: 20052
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex
# Command line: vivado -notrace -source /home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4/ddr4_ex.tcl
# Log file: /home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4/ddr4_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/vivado-2018.3/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 6529.805 ; gain = 147.293 ; free physical = 14859 ; free virtual = 71693
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 6531.805 ; gain = 0.000 ; free physical = 14786 ; free virtual = 71718
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
Post processing the example_design
update_compile_order: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6651.863 ; gain = 112.043 ; free physical = 14783 ; free virtual = 71724
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/xsim/ddr4.sh'
Generating merged BMM file for the design top 'sim_tb_top'...
Generating merged BMM file for the design top 'sim_tb_top'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/modelsim/ddr4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/questa/ddr4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/ies/ddr4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/vcs/ddr4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/riviera/ddr4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/activehdl/ddr4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/sim_scripts/ddr4/xcelium/ddr4.sh'
export_ip_user_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 6651.863 ; gain = 0.000 ; free physical = 14761 ; free virtual = 71713
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
export_ip_user_files -no_script -force
export_simulation  -lib_map_path "/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.cache/compile_simlib/questa" -absolute_path -directory "/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex" -simulator questa  -ip_user_files_dir "/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files" -ipstatic_source_dir "/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/ddr4_ex.ip_user_files/ipstatic" -use_ip_compiled_libs
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/questa/sim_tb_top.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/questa/temp_mem.txt'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/DDR4_perf/hardware/ip_viv2018.3/xc7vx690tffg1157-2/ddr4_ex/questa/temp_second_mem.txt'
Generating merged BMM file for the design top 'sim_tb_top'...
Generating merged BMM file for the design top 'sim_tb_top'...
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 19:25:13 2021...
