# 0 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp"
# 11 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp"
/dts-v1/;

# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/pinctrl/stm32-pinfunc.h" 1
# 14 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp157.dtsi" 1






# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp153.dtsi" 1






# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp151.dtsi" 1





# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/bus/stm32mp15_sys_bus.h" 1
# 7 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp151.dtsi" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/interrupt-controller/irq.h" 1
# 10 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp151.dtsi" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/clock/stm32mp1-clks.h" 1
# 9 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp151.dtsi" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/gpio/gpio.h" 1
# 10 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp151.dtsi" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/reset/stm32mp1-resets.h" 1
# 11 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp151.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu0_opp_table>;
   nvmem-cells = <&part_number_otp>;
   nvmem-cell-names = "part_number";
   #cooling-cells = <2>;
  };
 };

 cpu0_opp_table: cpu0-opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <1200000>;
   opp-supported-hw = <0x2>;
   opp-suspend;
  };

  opp-650000000 {
   opp-hz = /bits/ 64 <650000000>;
   opp-microvolt = <1200000>;
   opp-supported-hw = <0x1>;
  };

  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <1350000>;
   opp-supported-hw = <0x2>;
  };
 };

 intc: interrupt-controller@a0021000 {
  compatible = "arm,cortex-a7-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0xa0021000 0x1000>,
        <0xa0022000 0x2000>;
 };

 arm-pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <0 200 4>;
  interrupt-affinity = <&cpu0>;
  interrupt-parent = <&intc>;
 };

 arm_wdt: watchdog {
  compatible = "arm,smc-wdt";
  arm,smc-id = <0xb200005a>;
  status = "disabled";
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (1)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (1)) - 1) << 8) | 8)>;
  interrupt-parent = <&intc>;
 };

 clocks {
  clk_csi: clk-csi {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <4000000>;
  };

  clk_hse: clk-hse {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
  };

  clk_hsi: clk-hsi {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <64000000>;
  };

  clk_lse: clk-lse {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
  };

  clk_lsi: clk-lsi {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32000>;
  };
 };

 pm_domain {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "st,stm32mp157c-pd";

  pd_core_ret: core-ret-power-domain@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   #power-domain-cells = <0>;
   label = "CORE-RETENTION";

   pd_core: core-power-domain@2 {
    reg = <2>;
    #power-domain-cells = <0>;
    label = "CORE";
   };
  };
 };

 booster: regulator-booster {
  compatible = "st,stm32mp1-booster";
  st,syscfg = <&syscfg>;
  status = "disabled";
 };

 thermal-zones {
  cpu_thermal: cpu-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&dts>;

   trips {
    cpu-crit {
     temperature = <120000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
   };
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-parent = <&intc>;
  ranges;

  sram4: sram@10050000 {
   compatible = "mmio-sram";
   reg = <0x10050000 0x10000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x10050000 0x10000>;
  };

  hsem: hwspinlock@4c000000 {
   compatible = "st,stm32-hwspinlock";
   #hwlock-cells = <2>;
   reg = <0x4c000000 0x400>;
   clocks = <&rcc 82>;
   clock-names = "hsem";
  };

  ipcc: mailbox@4c001000 {
   compatible = "st,stm32mp1-ipcc";
   #mbox-cells = <1>;
   reg = <0x4c001000 0x400>;
   st,proc-id = <0>;
   interrupts-extended =
    <&exti 61 4>,
    <&intc 0 101 4>;
   interrupt-names = "rx", "tx";
   clocks = <&rcc 83>;
   wakeup-source;
   power-domains = <&pd_core>;
   status = "disabled";
  };

  rcc: rcc@50000000 {
   compatible = "st,stm32mp1-rcc", "syscon";
   reg = <0x50000000 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;

   clock-names = "hse", "hsi", "csi", "lse", "lsi";
   clocks = <&clk_hse>, <&clk_hsi>, <&clk_csi>,
     <&clk_lse>, <&clk_lsi>;
  };

  pwr_regulators: pwr@50001000 {
   compatible = "st,stm32mp1,pwr-reg";
   reg = <0x50001000 0x10>;
   st,tzcr = <&rcc 0x0 0x1>;

   reg11: reg11 {
    regulator-name = "reg11";
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1100000>;
   };

   reg18: reg18 {
    regulator-name = "reg18";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
   };

   usb33: usb33 {
    regulator-name = "usb33";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
   };
  };

  pwr_mcu: pwr-mcu@50001014 {
   compatible = "st,stm32mp151-pwr-mcu", "syscon";
   reg = <0x50001014 0x4>;
  };

  pwr_irq: pwr@50001020 {
   compatible = "st,stm32mp1-pwr";
   reg = <0x50001020 0x100>;
   interrupts = <0 149 4>;
   interrupt-controller;
   #interrupt-cells = <3>;

   st,wakeup-pins = <&gpioa 0 0>,
      <&gpioa 2 0>,
      <&gpioc 13 0>,
      <&gpioi 8 0>,
      <&gpioi 11 0>,
      <&gpioc 1 0>;
  };

  pinctrl: pinctrl@50002000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "st,stm32mp157-pinctrl";
   ranges = <0 0x50002000 0xa400>;
   interrupt-parent = <&exti>;
   hwlocks = <&hsem 0 1>;
   pins-are-numbered;

   gpioa: gpio@50002000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x0 0x400>;
    clocks = <&rcc 84>;
    st,bank-name = "GPIOA";
    status = "disabled";
   };

   gpiob: gpio@50003000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x1000 0x400>;
    clocks = <&rcc 85>;
    st,bank-name = "GPIOB";
    status = "disabled";
   };

   gpioc: gpio@50004000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x2000 0x400>;
    clocks = <&rcc 86>;
    st,bank-name = "GPIOC";
    status = "disabled";
   };

   gpiod: gpio@50005000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x3000 0x400>;
    clocks = <&rcc 87>;
    st,bank-name = "GPIOD";
    status = "disabled";
   };

   gpioe: gpio@50006000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x4000 0x400>;
    clocks = <&rcc 88>;
    st,bank-name = "GPIOE";
    status = "disabled";
   };

   gpiof: gpio@50007000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x5000 0x400>;
    clocks = <&rcc 89>;
    st,bank-name = "GPIOF";
    status = "disabled";
   };

   gpiog: gpio@50008000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x6000 0x400>;
    clocks = <&rcc 90>;
    st,bank-name = "GPIOG";
    status = "disabled";
   };

   gpioh: gpio@50009000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x7000 0x400>;
    clocks = <&rcc 91>;
    st,bank-name = "GPIOH";
    status = "disabled";
   };

   gpioi: gpio@5000a000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x8000 0x400>;
    clocks = <&rcc 92>;
    st,bank-name = "GPIOI";
    status = "disabled";
   };

   gpioj: gpio@5000b000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x9000 0x400>;
    clocks = <&rcc 93>;
    st,bank-name = "GPIOJ";
    status = "disabled";
   };

   gpiok: gpio@5000c000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0xa000 0x400>;
    clocks = <&rcc 94>;
    st,bank-name = "GPIOK";
    status = "disabled";
   };
  };

  exti: interrupt-controller@5000d000 {
   compatible = "st,stm32mp1-exti";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x5000d000 0x400>;
   hwlocks = <&hsem 1 1>;
   wakeup-parent = <&pwr_irq>;
   interrupts-extended =
    <&intc 0 6 4>,
    <&intc 0 7 4>,
    <&intc 0 8 4>,
    <&intc 0 9 4>,
    <&intc 0 10 4>,
    <&intc 0 23 4>,
    <&intc 0 64 4>,
    <&intc 0 65 4>,
    <&intc 0 66 4>,
    <&intc 0 67 4>,
    <&intc 0 40 4>,
    <&intc 0 42 4>,
    <&intc 0 76 4>,
    <&intc 0 77 4>,
    <&intc 0 121 4>,
    <&intc 0 127 4>,
    <&intc 0 1 4>,
    <0>,
    <0>,
    <&intc 0 3 4>,
    <0>,
    <&intc 0 31 4>,
    <&intc 0 33 4>,
    <&intc 0 72 4>,
    <&intc 0 95 4>,
    <&intc 0 107 4>,
    <&intc 0 37 4>,
    <&intc 0 38 4>,
    <&intc 0 39 4>,
    <&intc 0 71 4>,
    <&intc 0 52 4>,
    <&intc 0 53 4>,
    <&intc 0 82 4>,
    <&intc 0 83 4>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <0>,
    <&intc 0 75 4>,
    <&intc 0 98 4>,
    <0>,
    <0>,
    <&intc 0 93 4>,
    <&intc 0 138 4>,
    <0>,
    <&intc 0 139 4>,
    <0>,
    <&intc 0 140 4>,
    <&intc 0 141 4>,
    <&intc 0 135 4>,
    <&pwr_irq 0 2 0>,
    <&pwr_irq 1 2 0>,
    <&pwr_irq 2 2 0>,
    <&pwr_irq 3 2 0>,
    <&pwr_irq 4 2 0>,
    <&pwr_irq 5 2 0>,
    <&intc 0 100 4>,
    <0>,
    <0>,
    <0>,
    <&intc 0 144 4>,
    <0>,
    <0>,
    <&intc 0 143 4>,
    <&intc 0 94 4>,
    <&intc 0 62 4>,
    <0>,
    <0>,
    <&intc 0 129 4>;
  };

  syscfg: syscon@50020000 {
   compatible = "st,stm32mp157-syscfg", "syscon";
   reg = <0x50020000 0x400>;
   clocks = <&rcc 51>;
  };

  dts: thermal@50028000 {
   compatible = "st,stm32-thermal";
   reg = <0x50028000 0x100>;
   interrupts = <0 147 4>;
   clocks = <&rcc 53>;
   clock-names = "pclk";
   #thermal-sensor-cells = <0>;
   status = "disabled";
  };

  hdp: pinctrl@5002a000 {
   compatible = "st,stm32mp-hdp";
   reg = <0x5002a000 0x400>;
   clocks = <&rcc 55>;
   status = "disabled";
  };

  pinctrl_z: pinctrl@54004000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "st,stm32mp157-z-pinctrl";
   ranges = <0 0x54004000 0x400>;
   pins-are-numbered;
   interrupt-parent = <&exti>;
   hwlocks = <&hsem 0 1>;

   gpioz: gpio@54004000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0 0x400>;
    clocks = <&rcc 95>;
    st,bank-name = "GPIOZ";
    st,bank-ioport = <11>;
    status = "disabled";
   };
  };

  mdma1: dma-controller@58000000 {
   compatible = "st,stm32h7-mdma";
   reg = <0x58000000 0x1000>;
   interrupts = <0 122 4>;
   clocks = <&rcc 100>;
   resets = <&rcc 3328>;
   #dma-cells = <5>;
   dma-channels = <32>;
   dma-requests = <48>;
  };

  sdmmc1: mmc@58005000 {
   compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
   arm,primecell-periphid = <0x00253180>;
   reg = <0x58005000 0x1000>;
   interrupts = <0 49 4>;
   clocks = <&rcc 118>;
   clock-names = "apb_pclk";
   resets = <&rcc 3280>;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   max-frequency = <120000000>;
   status = "disabled";
  };

  sdmmc2: mmc@58007000 {
   compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
   arm,primecell-periphid = <0x00253180>;
   reg = <0x58007000 0x1000>;
   interrupts = <0 124 4>;
   clocks = <&rcc 119>;
   clock-names = "apb_pclk";
   resets = <&rcc 3281>;
   cap-sd-highspeed;
   cap-mmc-highspeed;
   max-frequency = <120000000>;
   status = "disabled";
  };

  crc1: crc@58009000 {
   compatible = "st,stm32f7-crc";
   reg = <0x58009000 0x400>;
   clocks = <&rcc 110>;
   status = "disabled";
  };

  usbh_ohci: usb@5800c000 {
   compatible = "generic-ohci";
   reg = <0x5800c000 0x1000>;
   clocks = <&usbphyc>, <&rcc 111>;
   resets = <&rcc 3288>;
   interrupts = <0 74 4>;
   status = "disabled";
  };

  usbh_ehci: usb@5800d000 {
   compatible = "generic-ehci";
   reg = <0x5800d000 0x1000>;
   clocks = <&usbphyc>, <&rcc 111>;
   resets = <&rcc 3288>;
   interrupts-extended = <&exti 43 4>;
   companion = <&usbh_ohci>;
   power-domains = <&pd_core>;
   wakeup-source;
   status = "disabled";
  };

  ltdc: display-controller@5a001000 {
   compatible = "st,stm32-ltdc";
   reg = <0x5a001000 0x400>;
   interrupts = <0 88 4>,
         <0 89 4>;
   clocks = <&rcc 167>;
   clock-names = "lcd";
   resets = <&rcc 3072>;
   status = "disabled";
  };

  iwdg2: watchdog@5a002000 {
   compatible = "st,stm32mp1-iwdg";
   reg = <0x5a002000 0x400>;
   clocks = <&rcc 58>, <&rcc 2>;
   clock-names = "pclk", "lsi";
   status = "disabled";
  };

  usbphyc: usbphyc@5a006000 {
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <0>;
   compatible = "st,stm32mp1-usbphyc";
   reg = <0x5a006000 0x1000>;
   clocks = <&rcc 127>;
   resets = <&rcc 3088>;
   vdda1v1-supply = <&reg11>;
   vdda1v8-supply = <&reg18>;
   status = "disabled";

   usbphyc_port0: usb-phy@0 {
    #phy-cells = <0>;
    reg = <0>;
   };

   usbphyc_port1: usb-phy@1 {
    #phy-cells = <1>;
    reg = <1>;
   };
  };

  ddrperfm: perf@5a007000 {
   compatible = "st,stm32-ddr-pmu";
   reg = <0x5a007000 0x400>;
   clocks = <&rcc 231>;
   resets = <&rcc 3080>;
   status = "disabled";
  };

  rtc: rtc@5c004000 {
   compatible = "st,stm32mp1-rtc";
   reg = <0x5c004000 0x400>;
   clocks = <&rcc 65>, <&rcc 192>;
   clock-names = "pclk", "rtc_ck";
   interrupts-extended = <&exti 19 4>;
   status = "disabled";
  };

  bsec: efuse@5c005000 {
   compatible = "st,stm32mp15-bsec";
   reg = <0x5c005000 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   part_number_otp: part-number-otp@4 {
    reg = <0x4 0x1>;
   };
   vrefint: vrefin-cal@52 {
    reg = <0x52 0x2>;
   };
   ts_cal1: calib@5c {
    reg = <0x5c 0x2>;
   };
   ts_cal2: calib@5e {
    reg = <0x5e 0x2>;
   };
   ethernet_mac_address: mac@e4 {
    reg = <0xe4 0x6>;
   };
  };

  etzpc: etzpc@5c007000 {
   compatible = "st,stm32mp15-sys-bus";
   reg = <0x5c007000 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   feature-domain-controller;
   #feature-domain-cells = <1>;

   timers2: timer@40000000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40000000 0x400>;
    interrupts = <0 28 4>;
    interrupt-names = "global";
    clocks = <&rcc 197>;
    clock-names = "int";
    dmas = <&dmamux1 18 0x400 0x1>,
           <&dmamux1 19 0x400 0x1>,
           <&dmamux1 20 0x400 0x1>,
           <&dmamux1 21 0x400 0x1>,
           <&dmamux1 22 0x400 0x1>;
    dma-names = "ch1", "ch2", "ch3", "ch4", "up";
    feature-domains = <&etzpc 16>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@1 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <1>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };
   };

   timers3: timer@40001000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40001000 0x400>;
    interrupts = <0 29 4>;
    interrupt-names = "global";
    clocks = <&rcc 198>;
    clock-names = "int";
    dmas = <&dmamux1 23 0x400 0x1>,
           <&dmamux1 24 0x400 0x1>,
           <&dmamux1 25 0x400 0x1>,
           <&dmamux1 26 0x400 0x1>,
           <&dmamux1 27 0x400 0x1>,
           <&dmamux1 28 0x400 0x1>;
    dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig";
    feature-domains = <&etzpc 17>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@2 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <2>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };
   };

   timers4: timer@40002000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40002000 0x400>;
    interrupts = <0 30 4>;
    interrupt-names = "global";
    clocks = <&rcc 199>;
    clock-names = "int";
    dmas = <&dmamux1 29 0x400 0x1>,
           <&dmamux1 30 0x400 0x1>,
           <&dmamux1 31 0x400 0x1>,
           <&dmamux1 32 0x400 0x1>;
    dma-names = "ch1", "ch2", "ch3", "ch4";
    feature-domains = <&etzpc 18>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@3 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <3>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };
   };

   timers5: timer@40003000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40003000 0x400>;
    interrupts = <0 50 4>;
    interrupt-names = "global";
    clocks = <&rcc 200>;
    clock-names = "int";
    dmas = <&dmamux1 55 0x400 0x1>,
           <&dmamux1 56 0x400 0x1>,
           <&dmamux1 57 0x400 0x1>,
           <&dmamux1 58 0x400 0x1>,
           <&dmamux1 59 0x400 0x1>,
           <&dmamux1 60 0x400 0x1>;
    dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig";
    feature-domains = <&etzpc 19>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@4 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <4>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };
   };

   timers6: timer@40004000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40004000 0x400>;
    interrupts = <0 54 4>;
    interrupt-names = "global";
    clocks = <&rcc 201>;
    clock-names = "int";
    dmas = <&dmamux1 69 0x400 0x1>;
    dma-names = "up";
    feature-domains = <&etzpc 20>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    timer@5 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <5>;
     status = "disabled";
    };
   };

   timers7: timer@40005000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40005000 0x400>;
    interrupts = <0 55 4>;
    interrupt-names = "global";
    clocks = <&rcc 202>;
    clock-names = "int";
    dmas = <&dmamux1 70 0x400 0x1>;
    dma-names = "up";
    feature-domains = <&etzpc 21>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    timer@6 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <6>;
     status = "disabled";
    };
   };

   timers12: timer@40006000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40006000 0x400>;
    interrupts = <0 119 4>;
    interrupt-names = "global";
    clocks = <&rcc 203>;
    clock-names = "int";
    feature-domains = <&etzpc 22>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@11 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <11>;
     status = "disabled";
    };
   };

   timers13: timer@40007000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40007000 0x400>;
    interrupts = <0 130 4>;
    interrupt-names = "global";
    clocks = <&rcc 204>;
    clock-names = "int";
    feature-domains = <&etzpc 23>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@12 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <12>;
     status = "disabled";
    };
   };

   timers14: timer@40008000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40008000 0x400>;
    interrupts = <0 131 4>;
    interrupt-names = "global";
    clocks = <&rcc 205>;
    clock-names = "int";
    feature-domains = <&etzpc 24>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@13 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <13>;
     status = "disabled";
    };
   };

   lptimer1: timer@40009000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-lptimer";
    reg = <0x40009000 0x400>;
    interrupts-extended = <&exti 47 4>;
    clocks = <&rcc 143>;
    clock-names = "mux";
    power-domains = <&pd_core>;
    wakeup-source;
    feature-domains = <&etzpc 25>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    trigger@0 {
     compatible = "st,stm32-lptimer-trigger";
     reg = <0>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-lptimer-counter";
     status = "disabled";
    };

    timer {
     compatible = "st,stm32-lptimer-timer";
     status = "disabled";
    };
   };

   i2s2: audio-controller@4000b000 {
    compatible = "st,stm32h7-i2s";
    #sound-dai-cells = <0>;
    reg = <0x4000b000 0x400>;
    interrupts = <0 36 4>;
    dmas = <&dmamux1 39 0x400 0x01>,
           <&dmamux1 40 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 27>;
    status = "disabled";
   };

   spi2: spi@4000b000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32h7-spi";
    reg = <0x4000b000 0x400>;
    interrupts = <0 36 4>;
    clocks = <&rcc 131>;
    resets = <&rcc 19467>;
    dmas = <&dmamux1 39 0x400 0x01>,
           <&dmamux1 40 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 27>;
    status = "disabled";
   };

   i2s3: audio-controller@4000c000 {
    compatible = "st,stm32h7-i2s";
    #sound-dai-cells = <0>;
    reg = <0x4000c000 0x400>;
    interrupts = <0 51 4>;
    dmas = <&dmamux1 61 0x400 0x01>,
           <&dmamux1 62 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 28>;
    status = "disabled";
   };

   spi3: spi@4000c000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32h7-spi";
    reg = <0x4000c000 0x400>;
    interrupts = <0 51 4>;
    clocks = <&rcc 132>;
    resets = <&rcc 19468>;
    dmas = <&dmamux1 61 0x400 0x01>,
           <&dmamux1 62 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 28>;
    status = "disabled";
   };

   spdifrx: audio-controller@4000d000 {
    compatible = "st,stm32h7-spdifrx";
    #sound-dai-cells = <0>;
    reg = <0x4000d000 0x400>;
    clocks = <&rcc 129>;
    clock-names = "kclk";
    interrupts = <0 97 4>;
    dmas = <&dmamux1 93 0x400 0x01>,
           <&dmamux1 94 0x400 0x01>;
    dma-names = "rx", "rx-ctrl";
    feature-domains = <&etzpc 29>;
    status = "disabled";
   };

   usart2: serial@4000e000 {
    compatible = "st,stm32h7-uart";
    reg = <0x4000e000 0x400>;
    interrupts-extended = <&exti 27 4>;
    clocks = <&rcc 149>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 43 0x400 0x15>,
           <&dmamux1 44 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 30>;
    status = "disabled";
   };

   usart3: serial@4000f000 {
    compatible = "st,stm32h7-uart";
    reg = <0x4000f000 0x400>;
    interrupts-extended = <&exti 28 4>;
    clocks = <&rcc 150>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 45 0x400 0x15>,
           <&dmamux1 46 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 31>;
    status = "disabled";
   };

   uart4: serial@40010000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40010000 0x400>;
    interrupts-extended = <&exti 30 4>;
    clocks = <&rcc 151>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 63 0x400 0x15>,
           <&dmamux1 64 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 32>;
    status = "disabled";
   };

   uart5: serial@40011000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40011000 0x400>;
    interrupts-extended = <&exti 31 4>;
    clocks = <&rcc 152>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 65 0x400 0x15>,
           <&dmamux1 66 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 33>;
    status = "disabled";
   };

   i2c1: i2c@40012000 {
    compatible = "st,stm32mp15-i2c";
    reg = <0x40012000 0x400>;
    interrupt-names = "event", "error";
    interrupts-extended = <&exti 21 4>,
            <&intc 0 32 4>;
    clocks = <&rcc 137>;
    resets = <&rcc 19477>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&dmamux1 33 0x400 0x1>,
           <&dmamux1 34 0x400 0x1>;
    dma-names = "rx", "tx";
    power-domains = <&pd_core>;
    st,syscfg-fmp = <&syscfg 0x4 0x1>;
    wakeup-source;
    i2c-analog-filter;
    feature-domains = <&etzpc 34>;
    status = "disabled";
   };

   i2c2: i2c@40013000 {
    compatible = "st,stm32mp15-i2c";
    reg = <0x40013000 0x400>;
    interrupt-names = "event", "error";
    interrupts-extended = <&exti 22 4>,
            <&intc 0 34 4>;
    clocks = <&rcc 138>;
    resets = <&rcc 19478>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&dmamux1 35 0x400 0x1>,
           <&dmamux1 36 0x400 0x1>;
    dma-names = "rx", "tx";
    power-domains = <&pd_core>;
    st,syscfg-fmp = <&syscfg 0x4 0x2>;
    wakeup-source;
    i2c-analog-filter;
    feature-domains = <&etzpc 35>;
    status = "disabled";
   };

   i2c3: i2c@40014000 {
    compatible = "st,stm32mp15-i2c";
    reg = <0x40014000 0x400>;
    interrupt-names = "event", "error";
    interrupts-extended = <&exti 23 4>,
            <&intc 0 73 4>;
    clocks = <&rcc 139>;
    resets = <&rcc 19479>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&dmamux1 73 0x400 0x1>,
           <&dmamux1 74 0x400 0x1>;
    dma-names = "rx", "tx";
    power-domains = <&pd_core>;
    st,syscfg-fmp = <&syscfg 0x4 0x4>;
    wakeup-source;
    i2c-analog-filter;
    feature-domains = <&etzpc 36>;
    status = "disabled";
   };

   i2c5: i2c@40015000 {
    compatible = "st,stm32mp15-i2c";
    reg = <0x40015000 0x400>;
    interrupt-names = "event", "error";
    interrupts-extended = <&exti 25 4>,
            <&intc 0 108 4>;
    clocks = <&rcc 141>;
    resets = <&rcc 19480>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&dmamux1 115 0x400 0x1>,
           <&dmamux1 116 0x400 0x1>;
    dma-names = "rx", "tx";
    power-domains = <&pd_core>;
    st,syscfg-fmp = <&syscfg 0x4 0x10>;
    wakeup-source;
    i2c-analog-filter;
    feature-domains = <&etzpc 37>;
    status = "disabled";
   };

   cec: cec@40016000 {
    compatible = "st,stm32-cec";
    reg = <0x40016000 0x400>;
    interrupts = <0 94 4>;
    clocks = <&rcc 136>, <&rcc 29>;
    clock-names = "cec", "hdmi-cec";
    feature-domains = <&etzpc 38>;
    status = "disabled";
   };

   dac: dac@40017000 {
    compatible = "st,stm32h7-dac-core";
    reg = <0x40017000 0x400>;
    clocks = <&rcc 30>;
    clock-names = "pclk";
    #address-cells = <1>;
    #size-cells = <0>;
    feature-domains = <&etzpc 39>;
    status = "disabled";

    dac1: dac@1 {
     compatible = "st,stm32-dac";
     #io-channel-cells = <1>;
     reg = <1>;
     status = "disabled";
    };

    dac2: dac@2 {
     compatible = "st,stm32-dac";
     #io-channel-cells = <1>;
     reg = <2>;
     status = "disabled";
    };
   };

   uart7: serial@40018000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40018000 0x400>;
    interrupts-extended = <&exti 32 4>;
    clocks = <&rcc 154>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 79 0x400 0x15>,
           <&dmamux1 80 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 40>;
    status = "disabled";
   };

   uart8: serial@40019000 {
    compatible = "st,stm32h7-uart";
    reg = <0x40019000 0x400>;
    interrupts-extended = <&exti 33 4>;
    clocks = <&rcc 155>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 81 0x400 0x15>,
           <&dmamux1 82 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 41>;
    status = "disabled";
   };

   timers1: timer@44000000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x44000000 0x400>;
    interrupts = <0 24 4>,
          <0 25 4>,
          <0 26 4>,
          <0 27 4>;
    interrupt-names = "brk", "up", "trg-com", "cc";
    clocks = <&rcc 206>;
    clock-names = "int";
    dmas = <&dmamux1 11 0x400 0x1>,
           <&dmamux1 12 0x400 0x1>,
           <&dmamux1 13 0x400 0x1>,
           <&dmamux1 14 0x400 0x1>,
           <&dmamux1 15 0x400 0x1>,
           <&dmamux1 16 0x400 0x1>,
           <&dmamux1 17 0x400 0x1>;
    dma-names = "ch1", "ch2", "ch3", "ch4",
         "up", "trig", "com";
    feature-domains = <&etzpc 48>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@0 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <0>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };
   };

   timers8: timer@44001000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x44001000 0x400>;
    interrupts = <0 43 4>,
          <0 44 4>,
          <0 45 4>,
          <0 46 4>;
    interrupt-names = "brk", "up", "trg-com", "cc";
    clocks = <&rcc 207>;
    clock-names = "int";
    dmas = <&dmamux1 47 0x400 0x1>,
           <&dmamux1 48 0x400 0x1>,
           <&dmamux1 49 0x400 0x1>,
           <&dmamux1 50 0x400 0x1>,
           <&dmamux1 51 0x400 0x1>,
           <&dmamux1 52 0x400 0x1>,
           <&dmamux1 53 0x400 0x1>;
    dma-names = "ch1", "ch2", "ch3", "ch4",
         "up", "trig", "com";
    feature-domains = <&etzpc 49>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@7 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <7>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };
   };

   usart6: serial@44003000 {
    compatible = "st,stm32h7-uart";
    reg = <0x44003000 0x400>;
    interrupts-extended = <&exti 29 4>;
    clocks = <&rcc 153>;
    wakeup-source;
    power-domains = <&pd_core>;
    dmas = <&dmamux1 71 0x400 0x15>,
           <&dmamux1 72 0x400 0x11>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 51>;
    status = "disabled";
   };

   i2s1: audio-controller@44004000 {
    compatible = "st,stm32h7-i2s";
    #sound-dai-cells = <0>;
    reg = <0x44004000 0x400>;
    interrupts = <0 35 4>;
    dmas = <&dmamux1 37 0x400 0x01>,
           <&dmamux1 38 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 52>;
    status = "disabled";
   };

   spi1: spi@44004000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32h7-spi";
    reg = <0x44004000 0x400>;
    interrupts = <0 35 4>;
    clocks = <&rcc 130>;
    resets = <&rcc 19528>;
    dmas = <&dmamux1 37 0x400 0x01>,
           <&dmamux1 38 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 52>;
    status = "disabled";
   };

   spi4: spi@44005000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32h7-spi";
    reg = <0x44005000 0x400>;
    interrupts = <0 84 4>;
    clocks = <&rcc 133>;
    resets = <&rcc 19529>;
    dmas = <&dmamux1 83 0x400 0x01>,
           <&dmamux1 84 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 53>;
    status = "disabled";
   };

   timers15: timer@44006000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x44006000 0x400>;
    interrupts = <0 116 4>;
    interrupt-names = "global";
    clocks = <&rcc 208>;
    clock-names = "int";
    dmas = <&dmamux1 105 0x400 0x1>,
           <&dmamux1 106 0x400 0x1>,
           <&dmamux1 107 0x400 0x1>,
           <&dmamux1 108 0x400 0x1>;
    dma-names = "ch1", "up", "trig", "com";
    feature-domains = <&etzpc 54>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@14 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <14>;
     status = "disabled";
    };
   };

   timers16: timer@44007000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x44007000 0x400>;
    interrupts = <0 117 4>;
    interrupt-names = "global";
    clocks = <&rcc 209>;
    clock-names = "int";
    dmas = <&dmamux1 109 0x400 0x1>,
           <&dmamux1 110 0x400 0x1>;
    dma-names = "ch1", "up";
    feature-domains = <&etzpc 55>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@15 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <15>;
     status = "disabled";
    };
   };

   timers17: timer@44008000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x44008000 0x400>;
    interrupts = <0 118 4>;
    interrupt-names = "global";
    clocks = <&rcc 210>;
    clock-names = "int";
    dmas = <&dmamux1 111 0x400 0x1>,
           <&dmamux1 112 0x400 0x1>;
    dma-names = "ch1", "up";
    feature-domains = <&etzpc 56>;
    status = "disabled";

    counter {
     compatible = "st,stm32-timer-counter";
     status = "disabled";
    };

    pwm {
     compatible = "st,stm32-pwm";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer@16 {
     compatible = "st,stm32h7-timer-trigger";
     reg = <16>;
     status = "disabled";
    };
   };

   spi5: spi@44009000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32h7-spi";
    reg = <0x44009000 0x400>;
    interrupts = <0 85 4>;
    clocks = <&rcc 134>;
    resets = <&rcc 19530>;
    dmas = <&dmamux1 85 0x400 0x01>,
           <&dmamux1 86 0x400 0x01>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 57>;
    status = "disabled";
   };

   sai1: sai@4400a000 {
    compatible = "st,stm32h7-sai";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x4400a000 0x400>;
    reg = <0x4400a000 0x4>, <0x4400a3f0 0x10>;
    interrupts = <0 87 4>;
    resets = <&rcc 19536>;
    feature-domains = <&etzpc 58>;
    status = "disabled";

    sai1a: audio-controller@4400a004 {
     #sound-dai-cells = <0>;

     compatible = "st,stm32-sai-sub-a";
     reg = <0x4 0x20>;
     clocks = <&rcc 158>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 87 0x400 0x01>;
     status = "disabled";
    };

    sai1b: audio-controller@4400a024 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     clocks = <&rcc 158>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 88 0x400 0x01>;
     status = "disabled";
    };
   };

   sai2: sai@4400b000 {
    compatible = "st,stm32h7-sai";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x4400b000 0x400>;
    reg = <0x4400b000 0x4>, <0x4400b3f0 0x10>;
    interrupts = <0 91 4>;
    resets = <&rcc 19537>;
    feature-domains = <&etzpc 59>;
    status = "disabled";

    sai2a: audio-controller@4400b004 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-a";
     reg = <0x4 0x20>;
     clocks = <&rcc 159>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 89 0x400 0x01>;
     status = "disabled";
    };

    sai2b: audio-controller@4400b024 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     clocks = <&rcc 159>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 90 0x400 0x01>;
     status = "disabled";
    };
   };

   sai3: sai@4400c000 {
    compatible = "st,stm32h7-sai";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x4400c000 0x400>;
    reg = <0x4400c000 0x4>, <0x4400c3f0 0x10>;
    interrupts = <0 114 4>;
    resets = <&rcc 19538>;
    feature-domains = <&etzpc 60>;
    status = "disabled";

    sai3a: audio-controller@4400c004 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-a";
     reg = <0x04 0x20>;
     clocks = <&rcc 160>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 113 0x400 0x01>;
     status = "disabled";
    };

    sai3b: audio-controller@4400c024 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     clocks = <&rcc 160>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 114 0x400 0x01>;
     status = "disabled";
    };
   };

   dfsdm: dfsdm@4400d000 {
    compatible = "st,stm32mp1-dfsdm";
    reg = <0x4400d000 0x800>;
    clocks = <&rcc 156>;
    clock-names = "dfsdm";
    #address-cells = <1>;
    #size-cells = <0>;
    feature-domains = <&etzpc 61>;
    status = "disabled";

    dfsdm0: filter@0 {
     compatible = "st,stm32-dfsdm-adc";
     #io-channel-cells = <1>;
     reg = <0>;
     interrupts = <0 110 4>;
     dmas = <&dmamux1 101 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };

    dfsdm1: filter@1 {
     compatible = "st,stm32-dfsdm-adc";
     #io-channel-cells = <1>;
     reg = <1>;
     interrupts = <0 111 4>;
     dmas = <&dmamux1 102 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };

    dfsdm2: filter@2 {
     compatible = "st,stm32-dfsdm-adc";
     #io-channel-cells = <1>;
     reg = <2>;
     interrupts = <0 112 4>;
     dmas = <&dmamux1 103 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };

    dfsdm3: filter@3 {
     compatible = "st,stm32-dfsdm-adc";
     #io-channel-cells = <1>;
     reg = <3>;
     interrupts = <0 113 4>;
     dmas = <&dmamux1 104 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };

    dfsdm4: filter@4 {
     compatible = "st,stm32-dfsdm-adc";
     #io-channel-cells = <1>;
     reg = <4>;
     interrupts = <0 115 4>;
     dmas = <&dmamux1 91 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };

    dfsdm5: filter@5 {
     compatible = "st,stm32-dfsdm-adc";
     #io-channel-cells = <1>;
     reg = <5>;
     interrupts = <0 126 4>;
     dmas = <&dmamux1 92 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };
   };

   dma1: dma-controller@48000000 {
    compatible = "st,stm32-dma";
    reg = <0x48000000 0x400>;
    interrupts = <0 11 4>,
          <0 12 4>,
          <0 13 4>,
          <0 14 4>,
          <0 15 4>,
          <0 16 4>,
          <0 17 4>,
          <0 47 4>;
    clocks = <&rcc 71>;
    resets = <&rcc 19648>;
    #dma-cells = <4>;
    st,mem2mem;
    dma-requests = <8>;
    feature-domains = <&etzpc 88>;
   };

   dma2: dma-controller@48001000 {
    compatible = "st,stm32-dma";
    reg = <0x48001000 0x400>;
    interrupts = <0 56 4>,
          <0 57 4>,
          <0 58 4>,
          <0 59 4>,
          <0 60 4>,
          <0 68 4>,
          <0 69 4>,
          <0 70 4>;
    clocks = <&rcc 72>;
    resets = <&rcc 19649>;
    #dma-cells = <4>;
    st,mem2mem;
    dma-requests = <8>;
    feature-domains = <&etzpc 89>;
   };

   dmamux1: dma-router@48002000 {
    compatible = "st,stm32h7-dmamux";
    reg = <0x48002000 0x40>;
    #dma-cells = <3>;
    dma-requests = <128>;
    dma-masters = <&dma1 &dma2>;
    dma-channels = <16>;
    clocks = <&rcc 73>;
    resets = <&rcc 19650>;
    feature-domains = <&etzpc 90>;
   };

   adc: adc@48003000 {
    compatible = "st,stm32mp1-adc-core";
    reg = <0x48003000 0x400>;
    interrupts = <0 18 4>,
          <0 90 4>;
    clocks = <&rcc 74>, <&rcc 162>;
    clock-names = "bus", "adc";
    interrupt-controller;
    st,syscfg = <&syscfg>;
    #interrupt-cells = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    feature-domains = <&etzpc 72>;
    status = "disabled";

    adc1: adc@0 {
     compatible = "st,stm32mp1-adc";
     #io-channel-cells = <1>;
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x0>;
     interrupt-parent = <&adc>;
     interrupts = <0>;
     dmas = <&dmamux1 9 0x400 0x01>;
     dma-names = "rx";
     status = "disabled";
    };

    adc2: adc@100 {
     compatible = "st,stm32mp1-adc";
     #io-channel-cells = <1>;
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x100>;
     interrupt-parent = <&adc>;
     interrupts = <1>;
     dmas = <&dmamux1 10 0x400 0x01>;
     dma-names = "rx";
     nvmem-cells = <&vrefint>;
     nvmem-cell-names = "vrefint";
     status = "disabled";
     channel@13 {
      reg = <13>;
      label = "vrefint";
     };
     channel@14 {
      reg = <14>;
      label = "vddcore";
     };
    };
   };

   sdmmc3: mmc@48004000 {
    compatible = "st,stm32-sdmmc2", "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00253180>;
    reg = <0x48004000 0x400>;
    interrupts = <0 137 4>;
    clocks = <&rcc 120>;
    clock-names = "apb_pclk";
    resets = <&rcc 19664>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <120000000>;
    status = "disabled";
    feature-domains = <&etzpc 86>;
   };

   usbotg_hs: usb-otg@49000000 {
    compatible = "st,stm32mp15-hsotg", "snps,dwc2";
    reg = <0x49000000 0x10000>;
    clocks = <&rcc 166>, <&usbphyc>;
    clock-names = "otg", "utmi";
    resets = <&rcc 19656>;
    reset-names = "dwc2";
    interrupts-extended = <&exti 44 4>;
    g-rx-fifo-size = <512>;
    g-np-tx-fifo-size = <32>;
    g-tx-fifo-size = <256 16 16 16 16 16 16 16>;
    dr_mode = "otg";
    otg-rev = <0x200>;
    usb33d-supply = <&usb33>;
    power-domains = <&pd_core>;
    wakeup-source;
    feature-domains = <&etzpc 85>;
    status = "disabled";
   };

   dcmi: dcmi@4c006000 {
    compatible = "st,stm32-dcmi";
    reg = <0x4c006000 0x400>;
    interrupts = <0 78 4>;
    resets = <&rcc 19712>;
    clocks = <&rcc 77>;
    clock-names = "mclk";
    dmas = <&dmamux1 75 0x400 0x01>;
    dma-names = "tx";
    feature-domains = <&etzpc 70>;
    status = "disabled";
   };

   lptimer2: timer@50021000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-lptimer";
    reg = <0x50021000 0x400>;
    interrupts-extended = <&exti 48 4>;
    clocks = <&rcc 144>;
    clock-names = "mux";
    power-domains = <&pd_core>;
    wakeup-source;
    feature-domains = <&etzpc 64>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    trigger@1 {
     compatible = "st,stm32-lptimer-trigger";
     reg = <1>;
     status = "disabled";
    };

    counter {
     compatible = "st,stm32-lptimer-counter";
     status = "disabled";
    };

    timer {
     compatible = "st,stm32-lptimer-timer";
     status = "disabled";
    };
   };

   lptimer3: timer@50022000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32-lptimer";
    reg = <0x50022000 0x400>;
    interrupts-extended = <&exti 50 4>;
    clocks = <&rcc 145>;
    clock-names = "mux";
    power-domains = <&pd_core>;
    wakeup-source;
    feature-domains = <&etzpc 65>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    trigger@2 {
     compatible = "st,stm32-lptimer-trigger";
     reg = <2>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32-lptimer-timer";
     status = "disabled";
    };
   };

   lptimer4: timer@50023000 {
    compatible = "st,stm32-lptimer";
    reg = <0x50023000 0x400>;
    interrupts-extended = <&exti 52 4>;
    clocks = <&rcc 146>;
    clock-names = "mux";
    power-domains = <&pd_core>;
    wakeup-source;
    feature-domains = <&etzpc 66>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32-lptimer-timer";
     status = "disabled";
    };
   };

   lptimer5: timer@50024000 {
    compatible = "st,stm32-lptimer";
    reg = <0x50024000 0x400>;
    interrupts-extended = <&exti 53 4>;
    clocks = <&rcc 147>;
    clock-names = "mux";
    power-domains = <&pd_core>;
    wakeup-source;
    feature-domains = <&etzpc 67>;
    status = "disabled";

    pwm {
     compatible = "st,stm32-pwm-lp";
     #pwm-cells = <3>;
     status = "disabled";
    };

    timer {
     compatible = "st,stm32-lptimer-timer";
     status = "disabled";
    };
   };

   vrefbuf: vrefbuf@50025000 {
    compatible = "st,stm32-vrefbuf";
    reg = <0x50025000 0x8>;
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <2500000>;
    clocks = <&rcc 52>;
    feature-domains = <&etzpc 69>;
    status = "disabled";
   };

   sai4: sai@50027000 {
    compatible = "st,stm32h7-sai";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x50027000 0x400>;
    reg = <0x50027000 0x4>, <0x500273f0 0x10>;
    interrupts = <0 146 4>;
    resets = <&rcc 19592>;
    feature-domains = <&etzpc 68>;
    status = "disabled";

    sai4a: audio-controller@50027004 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-a";
     reg = <0x04 0x20>;
     clocks = <&rcc 161>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 99 0x400 0x01>;
     status = "disabled";
    };

    sai4b: audio-controller@50027024 {
     #sound-dai-cells = <0>;
     compatible = "st,stm32-sai-sub-b";
     reg = <0x24 0x20>;
     clocks = <&rcc 161>;
     clock-names = "sai_ck";
     dmas = <&dmamux1 100 0x400 0x01>;
     status = "disabled";
    };
   };

   hash1: hash@54002000 {
    compatible = "st,stm32f756-hash";
    reg = <0x54002000 0x400>;
    interrupts = <0 80 4>;
    clocks = <&rcc 97>;
    resets = <&rcc 3205>;
    dmas = <&mdma1 31 0x2 0x1000a02 0x0 0x0>;
    dma-names = "in";
    dma-maxburst = <2>;
    feature-domains = <&etzpc 8>;
    status = "disabled";
   };

   rng1: rng@54003000 {
    compatible = "st,stm32-rng";
    reg = <0x54003000 0x400>;
    clocks = <&rcc 124>;
    resets = <&rcc 3206>;
    feature-domains = <&etzpc 7>;
    status = "disabled";
   };

   fmc: memory-controller@58002000 {
    #address-cells = <2>;
    #size-cells = <1>;
    compatible = "st,stm32mp1-fmc2-ebi";
    reg = <0x58002000 0x1000>;
    clocks = <&rcc 121>;
    resets = <&rcc 3276>;
    feature-domains = <&etzpc 91>;
    status = "disabled";

    ranges = <0 0 0x60000000 0x04000000>,
      <1 0 0x64000000 0x04000000>,
      <2 0 0x68000000 0x04000000>,
      <3 0 0x6c000000 0x04000000>,
      <4 0 0x80000000 0x10000000>;

    nand-controller@4,0 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "st,stm32mp1-fmc2-nfc";
     reg = <4 0x00000000 0x1000>,
           <4 0x08010000 0x1000>,
           <4 0x08020000 0x1000>,
           <4 0x01000000 0x1000>,
           <4 0x09010000 0x1000>,
           <4 0x09020000 0x1000>;
     interrupts = <0 48 4>;
     dmas = <&mdma1 20 0x2 0x12000a02 0x0 0x0>,
            <&mdma1 20 0x2 0x12000a08 0x0 0x0>,
            <&mdma1 21 0x2 0x12000a0a 0x0 0x0>;
     dma-names = "tx", "rx", "ecc";
     status = "disabled";
    };
   };

   qspi: spi@58003000 {
    compatible = "st,stm32f469-qspi";
    reg = <0x58003000 0x1000>, <0x70000000 0x10000000>;
    reg-names = "qspi", "qspi_mm";
    interrupts = <0 92 4>;
    dmas = <&mdma1 22 0x2 0x10100002 0x0 0x0>,
           <&mdma1 22 0x2 0x10100008 0x0 0x0>;
    dma-names = "tx", "rx";
    clocks = <&rcc 122>;
    resets = <&rcc 3278>;
    #address-cells = <1>;
    #size-cells = <0>;
    feature-domains = <&etzpc 92>;
    status = "disabled";
   };

   ethernet0: ethernet@5800a000 {
    compatible = "st,stm32mp1-dwmac", "snps,dwmac-4.20a";
    reg = <0x5800a000 0x2000>;
    reg-names = "stmmaceth";
    interrupts-extended = <&intc 0 61 4>,
            <&exti 70 4>;
    interrupt-names = "macirq",
        "eth_wake_irq";
    clock-names = "stmmaceth",
           "mac-clk-tx",
           "mac-clk-rx",
           "eth-ck",
           "ptp_ref",
           "ethstp";
    clocks = <&rcc 105>,
      <&rcc 103>,
      <&rcc 104>,
      <&rcc 123>,
      <&rcc 169>,
      <&rcc 112>;
    st,syscon = <&syscfg 0x4>;
    snps,mixed-burst;
    snps,pbl = <2>;
    snps,en-tx-lpi-clockgating;
    snps,axi-config = <&stmmac_axi_config_0>;
    snps,tso;
    feature-domains = <&etzpc 94>;
    status = "disabled";
    power-domains = <&pd_core>;

    stmmac_axi_config_0: stmmac-axi-config {
     snps,wr_osr_lmt = <0x7>;
     snps,rd_osr_lmt = <0x7>;
     snps,blen = <0 0 0 0 16 8 4>;
    };
   };

   usart1: serial@5c000000 {
    compatible = "st,stm32h7-uart";
    reg = <0x5c000000 0x400>;
    interrupts-extended = <&exti 26 4>;
    clocks = <&rcc 148>;
    wakeup-source;
    power-domains = <&pd_core>;
    feature-domains = <&etzpc 3>;
    status = "disabled";
   };

   spi6: spi@5c001000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "st,stm32h7-spi";
    reg = <0x5c001000 0x400>;
    interrupts = <0 86 4>;
    clocks = <&rcc 135>;
    resets = <&rcc 3136>;
    dmas = <&mdma1 34 0x0 0x40008 0x0 0x0>,
           <&mdma1 35 0x0 0x40002 0x0 0x0>;
    dma-names = "rx", "tx";
    feature-domains = <&etzpc 4>;
    status = "disabled";
   };

   i2c4: i2c@5c002000 {
    compatible = "st,stm32mp15-i2c";
    reg = <0x5c002000 0x400>;
    interrupt-names = "event", "error";
    interrupts = <0 95 4>,
          <0 96 4>;
    clocks = <&rcc 140>;
    resets = <&rcc 3138>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&mdma1 36 0x0 0x40008 0x0 0x0>,
           <&mdma1 37 0x0 0x40002 0x0 0x0>;
    dma-names = "rx", "tx";
    power-domains = <&pd_core>;
    st,syscfg-fmp = <&syscfg 0x4 0x8>;
    wakeup-source;
    i2c-analog-filter;
    feature-domains = <&etzpc 5>;
    status = "disabled";
   };

   i2c6: i2c@5c009000 {
    compatible = "st,stm32mp15-i2c";
    reg = <0x5c009000 0x400>;
    interrupt-names = "event", "error";
    interrupts = <0 135 4>,
          <0 136 4>;
    clocks = <&rcc 142>;
    resets = <&rcc 3139>;
    #address-cells = <1>;
    #size-cells = <0>;
    dmas = <&mdma1 38 0x0 0x40008 0x0 0x0>,
           <&mdma1 39 0x0 0x40002 0x0 0x0>;
    dma-names = "rx", "tx";
    power-domains = <&pd_core>;
    st,syscfg-fmp = <&syscfg 0x4 0x20>;
    wakeup-source;
    i2c-analog-filter;
    feature-domains = <&etzpc 12>;
    status = "disabled";
   };
  };

  tamp: tamp@5c00a000 {
   compatible = "st,stm32-tamp", "syscon", "simple-mfd";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x5c00a000 0x400>;
   ranges;

   nvram: nvram@5c00a100 {
    compatible = "st,stm32mp15-tamp-nvram";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x5c00a100 0x80>;

    wakeup_sec: tamp-bkp@0 {
     reg = <0x0 0x4>;
    };

    m4_security_perimeter_exti1: tamp-bkp@4 {

     reg = <0x4 0x4>;
    };

    m4_security_perimeter_exti2: tamp-bkp@8 {

     reg = <0x8 0x4>;
    };

    m4_security_perimeter_exti3: tamp-bkp@c {

     reg = <0xc 0x4>;
    };

    magic_number: tamp-bkp@10 {

     reg = <0x10 0x4>;
    };

    branch_address: tamp-bkp@14 {

     reg = <0x14 0x4>;
    };

    fwu_info: tamp-bkp@28 {

     reg = <0x28 0x4>;
    };

    copro_rsc_tbl_address: tamp-bkp@44 {

     reg = <0x44 0x4>;
    };

    cortex_m_state: tamp-bkp@48 {

     reg = <0x48 0x4>;
    };

    boot_mode: tamp-bkp@50 {

     reg = <0x50 0x4>;
    };

    boot_counter: tamp-bkp@54 {

     reg = <0x54 0x4>;
    };

    m4_wakeup_area_start: tamp-bkp@58 {

     reg = <0x58 0x4>;
    };

    m4_wakeup_area_length: tamp-bkp@5c {

     reg = <0x5c 0x4>;
    };

    m4_wakeup_area_hash: tamp-bkp@60 {

     reg = <0x60 0x20>;
    };
   };

   reboot_mode: reboot-mode {
    compatible = "nvmem-reboot-mode";
    nvmem-cells = <&boot_mode>;
    nvmem-cell-names = "reboot-mode";
    mode-normal = <0x00>;
    mode-fastboot = <0x01>;
    mode-recovery = <0x02>;
    mode-stm32cubeprogrammer = <0x03>;
    mode-ums_mmc0 = <0x10>;
    mode-ums_mmc1 = <0x11>;
    mode-ums_mmc2 = <0x12>;
    mode-romcode_serial = <0xff>;
   };
  };
 };

 mlahb: ahb {
  compatible = "st,mlahb", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  dma-ranges = <0x00000000 0x38000000 0x10000>,
        <0x10000000 0x10000000 0x60000>,
        <0x30000000 0x30000000 0x60000>;

  m4_rproc: m4@10000000 {
   compatible = "st,stm32mp1-m4";
   reg = <0x10000000 0x40000>,
         <0x30000000 0x40000>,
         <0x38000000 0x10000>;
   resets = <&rcc 8225>;
   st,syscfg-holdboot = <&rcc 0x10c 0x1>;
   st,syscfg-pdds = <&pwr_mcu 0x0 0x1>;
   st,syscfg-rsc-tbl = <&tamp 0x144 0xffffffff>;
   st,syscfg-cm-state = <&tamp 0x148 0xffffffff>;
   status = "disabled";

   m4_system_resources {
    compatible = "rproc-srm-core";
    status = "disabled";
   };
  };
 };
};
# 8 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp153.dtsi" 2

/ {
 cpus {
  cpu1: cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <1>;
   clock-names = "cpu";
   operating-points-v2 = <&cpu0_opp_table>;
  };
 };

 arm-pmu {
  interrupts = <0 200 4>,
        <0 201 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>;
 };

 timer {
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
 };

 soc {
  etzpc: etzpc@5c007000 {
   m_can1: can@4400e000 {
    compatible = "bosch,m_can";
    reg = <0x4400e000 0x400>, <0x44011000 0x1400>;
    reg-names = "m_can", "message_ram";
    interrupts = <0 19 4>,
          <0 21 4>;
    interrupt-names = "int0", "int1";
    clocks = <&rcc 0>, <&rcc 157>;
    clock-names = "hclk", "cclk";
    bosch,mram-cfg = <0x0 0 0 32 0 0 2 2>;
    feature-domains = <&etzpc 62>;
    status = "disabled";
   };

   m_can2: can@4400f000 {
    compatible = "bosch,m_can";
    reg = <0x4400f000 0x400>, <0x44011000 0x2800>;
    reg-names = "m_can", "message_ram";
    interrupts = <0 20 4>,
          <0 22 4>;
    interrupt-names = "int0", "int1";
    clocks = <&rcc 0>, <&rcc 157>;
    clock-names = "hclk", "cclk";
    bosch,mram-cfg = <0x1400 0 0 32 0 0 2 2>;
    feature-domains = <&etzpc 62>;
    status = "disabled";
   };
  };
 };
};
# 8 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp157.dtsi" 2

/ {
 soc {
  gpu: gpu@59000000 {
   compatible = "vivante,gc";
   reg = <0x59000000 0x800>;
   interrupts = <0 109 4>;
   clocks = <&rcc 101>, <&rcc 126>;
   clock-names = "bus" ,"core";
   resets = <&rcc 3269>;
  };

  dsi: dsi@5a000000 {
   compatible = "st,stm32-dsi";
   reg = <0x5a000000 0x800>;
   phy-dsi-supply = <&reg18>;
   clocks = <&rcc 57>, <&clk_hse>, <&rcc 164>;
   clock-names = "pclk", "ref", "px_clk";
   resets = <&rcc 3076>;
   reset-names = "apb";
   status = "disabled";
  };
 };
};
# 15 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15xc.dtsi" 1






# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15xa.dtsi" 1
# 8 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15xc.dtsi" 2

/ {
 soc {
  etzpc: etzpc@5c007000 {
   cryp1: cryp@54001000 {
    compatible = "st,stm32mp1-cryp";
    reg = <0x54001000 0x400>;
    interrupts = <0 79 4>;
    clocks = <&rcc 96>;
    resets = <&rcc 3204>;
    dmas = <&mdma1 29 0x0 0x400202 0x0 0x0>,
           <&mdma1 30 0x3 0x400808 0x0 0x0>;
    dma-names = "in", "out";
    feature-domains = <&etzpc 9>;
    status = "disabled";
   };
  };
 };
};
# 16 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15xxaa-pinctrl.dtsi" 1






&pinctrl {
 st,package = <0x1>;

 gpioa: gpio@50002000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 0 16>;
 };

 gpiob: gpio@50003000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 16 16>;
 };

 gpioc: gpio@50004000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 32 16>;
 };

 gpiod: gpio@50005000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 48 16>;
 };

 gpioe: gpio@50006000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 64 16>;
 };

 gpiof: gpio@50007000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 80 16>;
 };

 gpiog: gpio@50008000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 96 16>;
 };

 gpioh: gpio@50009000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 112 16>;
 };

 gpioi: gpio@5000a000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 128 16>;
 };

 gpioj: gpio@5000b000 {
  status = "okay";
  ngpios = <16>;
  gpio-ranges = <&pinctrl 0 144 16>;
 };

 gpiok: gpio@5000c000 {
  status = "okay";
  ngpios = <8>;
  gpio-ranges = <&pinctrl 0 160 8>;
 };
};

&pinctrl_z {
 st,package = <0x1>;

 gpioz: gpio@54004000 {
  status = "okay";
  ngpios = <8>;
  gpio-ranges = <&pinctrl_z 0 400 8>;
 };
};
# 17 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15-m4-srm.dtsi" 1






&m4_rproc {
 m4_system_resources {
  #address-cells = <1>;
  #size-cells = <0>;

  m4_timers2: timer@40000000 {
   compatible = "rproc-srm-dev";
   reg = <0x40000000 0x400>;
   clocks = <&rcc 197>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers3: timer@40001000 {
   compatible = "rproc-srm-dev";
   reg = <0x40001000 0x400>;
   clocks = <&rcc 198>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers4: timer@40002000 {
   compatible = "rproc-srm-dev";
   reg = <0x40002000 0x400>;
   clocks = <&rcc 199>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers5: timer@40003000 {
   compatible = "rproc-srm-dev";
   reg = <0x40003000 0x400>;
   clocks = <&rcc 200>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers6: timer@40004000 {
   compatible = "rproc-srm-dev";
   reg = <0x40004000 0x400>;
   clocks = <&rcc 201>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers7: timer@40005000 {
   compatible = "rproc-srm-dev";
   reg = <0x40005000 0x400>;
   clocks = <&rcc 202>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers12: timer@40006000 {
   compatible = "rproc-srm-dev";
   reg = <0x40006000 0x400>;
   clocks = <&rcc 203>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers13: timer@40007000 {
   compatible = "rproc-srm-dev";
   reg = <0x40007000 0x400>;
   clocks = <&rcc 204>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers14: timer@40008000 {
   compatible = "rproc-srm-dev";
   reg = <0x40008000 0x400>;
   clocks = <&rcc 205>;
   clock-names = "int";
   status = "disabled";
  };
  m4_lptimer1: timer@40009000 {
   compatible = "rproc-srm-dev";
   reg = <0x40009000 0x400>;
   clocks = <&rcc 143>;
   clock-names = "mux";
   status = "disabled";
  };
  m4_spi2: spi@4000b000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000b000 0x400>;
   clocks = <&rcc 131>;
   status = "disabled";
  };
  m4_i2s2: audio-controller@4000b000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000b000 0x400>;
   status = "disabled";
  };
  m4_spi3: spi@4000c000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000c000 0x400>;
   clocks = <&rcc 132>;
   status = "disabled";
  };
  m4_i2s3: audio-controller@4000c000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000c000 0x400>;
   status = "disabled";
  };
  m4_spdifrx: audio-controller@4000d000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000d000 0x400>;
   clocks = <&rcc 129>;
   clock-names = "kclk";
   status = "disabled";
  };
  m4_usart2: serial@4000e000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000e000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <27 1>;
   clocks = <&rcc 149>;
   status = "disabled";
  };
  m4_usart3: serial@4000f000 {
   compatible = "rproc-srm-dev";
   reg = <0x4000f000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <28 1>;
   clocks = <&rcc 150>;
   status = "disabled";
  };
  m4_uart4: serial@40010000 {
   compatible = "rproc-srm-dev";
   reg = <0x40010000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <30 1>;
   clocks = <&rcc 151>;
   status = "disabled";
  };
  m4_uart5: serial@40011000 {
   compatible = "rproc-srm-dev";
   reg = <0x40011000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <31 1>;
   clocks = <&rcc 152>;
   status = "disabled";
  };
  m4_i2c1: i2c@40012000 {
   compatible = "rproc-srm-dev";
   reg = <0x40012000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <21 1>;
   clocks = <&rcc 137>;
   status = "disabled";
  };
  m4_i2c2: i2c@40013000 {
   compatible = "rproc-srm-dev";
   reg = <0x40013000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <22 1>;
   clocks = <&rcc 138>;
   status = "disabled";
  };
  m4_i2c3: i2c@40014000 {
   compatible = "rproc-srm-dev";
   reg = <0x40014000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <23 1>;
   clocks = <&rcc 139>;
   status = "disabled";
  };
  m4_i2c5: i2c@40015000 {
   compatible = "rproc-srm-dev";
   reg = <0x40015000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <25 1>;
   clocks = <&rcc 141>;
   status = "disabled";
  };
  m4_cec: cec@40016000 {
   compatible = "rproc-srm-dev";
   reg = <0x40016000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <69 1>;
   clocks = <&rcc 136>, <&rcc 29>;
   clock-names = "cec", "hdmi-cec";
   status = "disabled";
  };
  m4_dac: dac@40017000 {
   compatible = "rproc-srm-dev";
   reg = <0x40017000 0x400>;
   clocks = <&rcc 30>;
   clock-names = "pclk";
   status = "disabled";
  };
  m4_uart7: serial@40018000 {
   compatible = "rproc-srm-dev";
   reg = <0x40018000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <32 1>;
   clocks = <&rcc 154>;
   status = "disabled";
  };
  m4_uart8: serial@40019000 {
   compatible = "rproc-srm-dev";
   reg = <0x40019000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <33 1>;
   clocks = <&rcc 155>;
   status = "disabled";
  };
  m4_timers1: timer@44000000 {
   compatible = "rproc-srm-dev";
   reg = <0x44000000 0x400>;
   clocks = <&rcc 206>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers8: timer@44001000 {
   compatible = "rproc-srm-dev";
   reg = <0x44001000 0x400>;
   clocks = <&rcc 207>;
   clock-names = "int";
   status = "disabled";
  };
  m4_usart6: serial@44003000 {
   compatible = "rproc-srm-dev";
   reg = <0x44003000 0x400>;
   interrupt-parent = <&exti>;
   interrupts = <29 1>;
   clocks = <&rcc 153>;
   status = "disabled";
  };
  m4_spi1: spi@44004000 {
   compatible = "rproc-srm-dev";
   reg = <0x44004000 0x400>;
   clocks = <&rcc 130>;
   status = "disabled";
  };
  m4_i2s1: audio-controller@44004000 {
   compatible = "rproc-srm-dev";
   reg = <0x44004000 0x400>;
   status = "disabled";
  };
  m4_spi4: spi@44005000 {
   compatible = "rproc-srm-dev";
   reg = <0x44005000 0x400>;
   clocks = <&rcc 133>;
   status = "disabled";
  };
  m4_timers15: timer@44006000 {
   compatible = "rproc-srm-dev";
   reg = <0x44006000 0x400>;
   clocks = <&rcc 208>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers16: timer@44007000 {
   compatible = "rproc-srm-dev";
   reg = <0x44007000 0x400>;
   clocks = <&rcc 209>;
   clock-names = "int";
   status = "disabled";
  };
  m4_timers17: timer@44008000 {
   compatible = "rproc-srm-dev";
   reg = <0x44008000 0x400>;
   clocks = <&rcc 210>;
   clock-names = "int";
   status = "disabled";
  };
  m4_spi5: spi@44009000 {
   compatible = "rproc-srm-dev";
   reg = <0x44009000 0x400>;
   clocks = <&rcc 134>;
   status = "disabled";
  };
  m4_sai1: sai@4400a000 {
   compatible = "rproc-srm-dev";
   reg = <0x4400a000 0x4>;
   clocks = <&rcc 158>;
   clock-names = "sai_ck";
   status = "disabled";
  };
  m4_sai2: sai@4400b000 {
   compatible = "rproc-srm-dev";
   reg = <0x4400b000 0x4>;
   clocks = <&rcc 159>;
   clock-names = "sai_ck";
   status = "disabled";
  };
  m4_sai3: sai@4400c000 {
   compatible = "rproc-srm-dev";
   reg = <0x4400c000 0x4>;
   clocks = <&rcc 160>;
   clock-names = "sai_ck";
   status = "disabled";
  };
  m4_dfsdm: dfsdm@4400d000 {
   compatible = "rproc-srm-dev";
   reg = <0x4400d000 0x800>;
   clocks = <&rcc 156>, <&rcc 165>;
   clock-names = "dfsdm", "audio";
   status = "disabled";
  };
  m4_m_can1: can@4400e000 {
   compatible = "rproc-srm-dev";
   reg = <0x4400e000 0x400>, <0x44011000 0x2800>;
   clocks = <&scmi_clk 0>, <&rcc 157>;
   clock-names = "hclk", "cclk";
   status = "disabled";
  };
  m4_m_can2: can@4400f000 {
   compatible = "rproc-srm-dev";
   reg = <0x4400f000 0x400>, <0x44011000 0x2800>;
   clocks = <&scmi_clk 0>, <&rcc 157>;
   clock-names = "hclk", "cclk";
   status = "disabled";
  };
  m4_dma1: dma@48000000 {
   compatible = "rproc-srm-dev";
   reg = <0x48000000 0x400>;
   clocks = <&rcc 71>;
   status = "disabled";
  };
  m4_dma2: dma@48001000 {
   compatible = "rproc-srm-dev";
   reg = <0x48001000 0x400>;
   clocks = <&rcc 72>;
   status = "disabled";
  };
  m4_dmamux1: dma-router@48002000 {
   compatible = "rproc-srm-dev";
   reg = <0x48002000 0x1c>;
   clocks = <&rcc 73>;
   status = "disabled";
  };
  m4_adc: adc@48003000 {
   compatible = "rproc-srm-dev";
   reg = <0x48003000 0x400>;
   clocks = <&rcc 74>, <&rcc 162>;
   clock-names = "bus", "adc";
   status = "disabled";
  };
  m4_sdmmc3: sdmmc@48004000 {
   compatible = "rproc-srm-dev";
   reg = <0x48004000 0x400>, <0x48005000 0x400>;
   clocks = <&rcc 120>;
   status = "disabled";
  };
  m4_usbotg_hs: usb-otg@49000000 {
   compatible = "rproc-srm-dev";
   reg = <0x49000000 0x10000>;
   clocks = <&rcc 166>;
   clock-names = "otg";
   status = "disabled";
  };
  m4_hash2: hash@4c002000 {
   compatible = "rproc-srm-dev";
   reg = <0x4c002000 0x400>;
   clocks = <&rcc 79>;
   status = "disabled";
  };
  m4_rng2: rng@4c003000 {
   compatible = "rproc-srm-dev";
   reg = <0x4c003000 0x400>;
   clocks = <&rcc 125>;
   status = "disabled";
  };
  m4_crc2: crc@4c004000 {
   compatible = "rproc-srm-dev";
   reg = <0x4c004000 0x400>;
   clocks = <&rcc 81>;
   status = "disabled";
  };
  m4_cryp2: cryp@4c005000 {
   compatible = "rproc-srm-dev";
   reg = <0x4c005000 0x400>;
   clocks = <&rcc 78>;
   status = "disabled";
  };
  m4_dcmi: dcmi@4c006000 {
   compatible = "rproc-srm-dev";
   reg = <0x4c006000 0x400>;
   clocks = <&rcc 77>;
   clock-names = "mclk";
   status = "disabled";
  };
  m4_lptimer2: timer@50021000 {
   compatible = "rproc-srm-dev";
   reg = <0x50021000 0x400>;
   clocks = <&rcc 144>;
   clock-names = "mux";
   status = "disabled";
  };
  m4_lptimer3: timer@50022000 {
   compatible = "rproc-srm-dev";
   reg = <0x50022000 0x400>;
   clocks = <&rcc 145>;
   clock-names = "mux";
   status = "disabled";
  };
  m4_lptimer4: timer@50023000 {
   compatible = "rproc-srm-dev";
   reg = <0x50023000 0x400>;
   clocks = <&rcc 146>;
   clock-names = "mux";
   status = "disabled";
  };
  m4_lptimer5: timer@50024000 {
   compatible = "rproc-srm-dev";
   reg = <0x50024000 0x400>;
   clocks = <&rcc 147>;
   clock-names = "mux";
   status = "disabled";
  };
  m4_sai4: sai@50027000 {
   compatible = "rproc-srm-dev";
   reg = <0x50027000 0x4>;
   clocks = <&rcc 161>;
   clock-names = "sai_ck";
   status = "disabled";
   };
  m4_fmc: memory-controller@58002000 {
   compatible = "rproc-srm-dev";
   reg = <0x5800200 0x1000>;
   clocks = <&rcc 121>;
   status = "disabled";
  };
  m4_qspi: qspi@58003000 {
   compatible = "rproc-srm-dev";
   reg = <0x58003000 0x1000>, <0x70000000 0x10000000>;
   clocks = <&rcc 122>;
   status = "disabled";
  };
  m4_ethernet0: ethernet@5800a000 {
   compatible = "rproc-srm-dev";
   reg = <0x5800a000 0x2000>;
   clock-names = "stmmaceth",
          "mac-clk-tx",
          "mac-clk-rx",
          "ethstp",
          "syscfg-clk";
   clocks = <&rcc 105>,
     <&rcc 103>,
     <&rcc 104>,
     <&rcc 112>,
     <&rcc 51>;
   status = "disabled";
  };
 };
};
# 18 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2


# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15-scmi.dtsi" 1






/ {
 firmware {
  optee: optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  scmi: scmi {
   compatible = "linaro,scmi-optee";
   #address-cells = <1>;
   #size-cells = <0>;
   linaro,optee-channel-id = <0>;

   scmi_clk: protocol@14 {
    reg = <0x14>;
    #clock-cells = <1>;
   };

   scmi_reset: protocol@16 {
    reg = <0x16>;
    #reset-cells = <1>;
   };
  };
 };
};

/delete-node/ &clk_hse;
/delete-node/ &clk_hsi;
/delete-node/ &clk_lse;
/delete-node/ &clk_lsi;
/delete-node/ &clk_csi;
# 21 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/arch/arm/dts/stm32mp15-scmi-u-boot.dtsi" 1





/ {
 aliases {
  gpio0 = &gpioa;
  gpio1 = &gpiob;
  gpio2 = &gpioc;
  gpio3 = &gpiod;
  gpio4 = &gpioe;
  gpio5 = &gpiof;
  gpio6 = &gpiog;
  gpio7 = &gpioh;
  gpio8 = &gpioi;
  gpio9 = &gpioj;
  gpio10 = &gpiok;
  gpio25 = &gpioz;
  pinctrl0 = &pinctrl;
  pinctrl1 = &pinctrl_z;
 };

 binman: binman {
  multiple-images;
 };

 firmware {
  optee {
   u-boot,dm-pre-reloc;
  };
 };


 psci {
  u-boot,dm-pre-proper;
 };

 soc {
  u-boot,dm-pre-reloc;

  ddr: ddr@5a003000 {
   u-boot,dm-pre-reloc;

   compatible = "st,stm32mp1-ddr";

   reg = <0x5a003000 0x550
          0x5a004000 0x234>;

   status = "okay";
  };
 };
};

&bsec {
 u-boot,dm-pre-reloc;
};

&gpioa {
 u-boot,dm-pre-reloc;
};

&gpiob {
 u-boot,dm-pre-reloc;
};

&gpioc {
 u-boot,dm-pre-reloc;
};

&gpiod {
 u-boot,dm-pre-reloc;
};

&gpioe {
 u-boot,dm-pre-reloc;
};

&gpiof {
 u-boot,dm-pre-reloc;
};

&gpiog {
 u-boot,dm-pre-reloc;
};

&gpioh {
 u-boot,dm-pre-reloc;
};

&gpioi {
 u-boot,dm-pre-reloc;
};

&gpioj {
 u-boot,dm-pre-reloc;
};

&gpiok {
 u-boot,dm-pre-reloc;
};

&gpioz {
 u-boot,dm-pre-reloc;
};

&iwdg2 {
 u-boot,dm-pre-reloc;
};


&ltdc {
 u-boot,dm-pre-proper;
};


&m4_rproc {
 resets = <&scmi_reset 10>,
   <&scmi_reset 11>;
 reset-names = "mcu_rst", "hold_boot";
};

&pinctrl {
 u-boot,dm-pre-reloc;
};

&pinctrl_z {
 u-boot,dm-pre-reloc;
};

&rcc {
 u-boot,dm-pre-reloc;
};

&scmi {
 u-boot,dm-pre-proper;
};

&usart1 {
 resets = <&scmi_reset 3>;
};

&usart2 {
 resets = <&rcc 19470>;
};

&usart3 {
 resets = <&rcc 19471>;
};

&uart4 {
 resets = <&rcc 19472>;
};

&uart5 {
 resets = <&rcc 19473>;
};

&usart6 {
 resets = <&rcc 19533>;
};

&uart7 {
 resets = <&rcc 19474>;
};

&uart8{
 resets = <&rcc 19475>;
};
# 22 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/mfd/st,stpmic1.h" 1
# 23 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/tmp-glibc/work-shared/telemach-som/uboot-source/include/dt-bindings/rtc/rtc-stm32.h" 1
# 24 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2


/ {
 model = "MW Sofjan Telemach SOM STM32CubeMX - openstlinux-6.1-yocto-mickledore-mpu-v24.06.26";
 compatible = "st,stm32mp157c-telemach-som-mx", "st,stm32mp157";

 memory@c0000000 {
  device_type = "memory";
  reg = <0xc0000000 0x20000000>;



 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;


  mcuram2: mcuram2@10000000 {
   compatible = "shared-dma-pool";
   reg = <0x10000000 0x40000>;
   no-map;
  };

  vdev0vring0: vdev0vring0@10040000 {
   compatible = "shared-dma-pool";
   reg = <0x10040000 0x1000>;
   no-map;
  };

  vdev0vring1: vdev0vring1@10041000 {
   compatible = "shared-dma-pool";
   reg = <0x10041000 0x1000>;
   no-map;
  };

  vdev0buffer: vdev0buffer@10042000 {
   compatible = "shared-dma-pool";
   reg = <0x10042000 0x4000>;
   no-map;
  };

  mcu_rsc_table: mcu_rsc_table@10048000 {
   compatible = "shared-dma-pool";
   reg = <0x10048000 0x8000>;
   no-map;
  };

  mcuram: mcuram@30000000 {
   compatible = "shared-dma-pool";
   reg = <0x30000000 0x40000>;
   no-map;
  };

  retram: retram@38000000 {
   compatible = "shared-dma-pool";
   reg = <0x38000000 0x10000>;
   no-map;
  };

  gpu_reserved: gpu@d4000000 {
   reg = <0xd4000000 0x4000000>;
   no-map;
  };

  optee@de000000 {
   reg = <0xde000000 0x2000000>;
   no-map;
  };

  fb_reserved: fb@fd000000 {
   reg = <0xfd000000 0x8000000>;
   no-map;
  };

 };


 led{
  compatible = "gpio-leds";

  led1_grn{
   label = "LED_GRN_1";
   gpios = <&gpiok 4 1>;
   linux,default-trigger = "heartbeat";
   status = "okay";
   default-state = "off";
  };

  led1_red{
   label = "LED_RED_1";
   gpios = <&gpiok 3 1>;
   linux,default-trigger = "cpu0";
   status = "okay";
   default-state = "off";
  };

  led2_red{
   label = "LED_RED_2";
   gpios = <&gpiok 6 1>;
   status = "okay";
   default-state = "off";
  };

  led2_grn{
   label = "LED_GRN_2";
   gpios = <&gpioj 14 1>;
   default-state = "off";
  };
 };

 humidity_sensor: humidity-sensor {
        compatible = "dht11";
        gpios = <&gpiok 5 0>;
    };
# 151 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp"
 pwmleds {
  compatible = "pwm-leds";
  control {
   label = "pb7-pwm4-ch2";

   max-brightness = <4096>;
  };
 };

 panel_backlight: panel_backlight {
  compatible = "pwm-backlight";

  brightness-levels = <0 4 8 16 32 64 128 255>;
  default-brightness-level = <2>;
  power-supply = <&v3v3>;
  status = "okay";
 };

 usb_phy_tuning:usb-phy-tuning{
  st,hs-dc-level = <2>;
  st,fs-rftime-tuning;
  st,hs-rftime-reduction;
  st,hs-current-trim = <15>;
  st,hs-impedance-trim = <1>;
  st,squelch-level = <3>;
  st,hs-rx-offset = <2>;
  st,no-lsfs-sc;
 };

 vin:vin{
  compatible = "regulator-fixed";
  regulator-name = "vin";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
 };

 vmmcsd_fixed: fixedregulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "vmmcsd_fixed";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 vrefadc_fixed: fixedregulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "vrefadc_fixed";
  regulator-min-microvolt = <2500000>;
  regulator-max-microvolt = <2500000>;
  regulator-always-on;
 };

 vmmc: fixedregulator@1 {
  compatible = "regulator-fixed";
  regulator-name = "vmmc";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  startup-delay-us = <70000>;
  enable-active-high;
  regulator-always-on;
  };

 aliases{
  serial0 = &uart4;
  mmc0 = &sdmmc1;
  mmc1 = &sdmmc2;
 };

 chosen{
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  stdout-path = "serial0:115200n8";
  framebuffer {
   compatible = "simple-framebuffer";
   clocks = <&rcc 167>;
   status = "disabled";
  };
 };


 clocks{



 };

};

&pinctrl {

 adc_pins_mx: adc_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (12))) << 8) | (0x11))>;
  };
 };

 adc_sleep_pins_mx: adc_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (0))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('F') - 'A') * 0x10 + (12))) << 8) | (0x11))>;
  };
 };

 dac1_pins_mx: dac1_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (4))) << 8) | (0x11))>;
  };
 };

 dac1_sleep_pins_mx: dac1_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (4))) << 8) | (0x11))>;
  };
 };

 eth1_pins_mx: eth1_mx-0 {
  pins1 {
   pinmux = <(((((('A') - 'A') * 0x10 + (1))) << 8) | (0xc))>,
      <(((((('A') - 'A') * 0x10 + (7))) << 8) | (0xc))>,
      <(((((('C') - 'A') * 0x10 + (4))) << 8) | (0xc))>,
      <(((((('C') - 'A') * 0x10 + (5))) << 8) | (0xc))>,
      <(((((('G') - 'A') * 0x10 + (12))) << 8) | (0xc))>,
      <(((((('H') - 'A') * 0x10 + (6))) << 8) | (0xc))>,
      <(((((('H') - 'A') * 0x10 + (7))) << 8) | (0xc))>;
   bias-disable;
  };
  pins2 {
   pinmux = <(((((('A') - 'A') * 0x10 + (2))) << 8) | (0xc))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
  pins3 {
   pinmux = <(((((('B') - 'A') * 0x10 + (12))) << 8) | (0xc))>,
      <(((((('B') - 'A') * 0x10 + (13))) << 8) | (0xc))>,
      <(((((('C') - 'A') * 0x10 + (1))) << 8) | (0xc))>,
      <(((((('C') - 'A') * 0x10 + (2))) << 8) | (0xc))>,
      <(((((('E') - 'A') * 0x10 + (2))) << 8) | (0xc))>,
      <(((((('G') - 'A') * 0x10 + (4))) << 8) | (0xc))>,
      <(((((('G') - 'A') * 0x10 + (5))) << 8) | (0xc))>,
      <(((((('G') - 'A') * 0x10 + (11))) << 8) | (0xc))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
  };
 };

 eth1_sleep_pins_mx: eth1_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (2))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (7))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (12))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (2))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (5))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (2))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (5))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (12))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (6))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (7))) << 8) | (0x11))>;
  };
 };

 i2c2_pins_mx: i2c2_mx-0 {
  pins {
   pinmux = <(((((('F') - 'A') * 0x10 + (1))) << 8) | (0x5))>,
      <(((((('G') - 'A') * 0x10 + (15))) << 8) | (0x5))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c2_sleep_pins_mx: i2c2_sleep_mx-0 {
  pins {
   pinmux = <(((((('F') - 'A') * 0x10 + (1))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (15))) << 8) | (0x11))>;
  };
 };

 i2c5_pins_mx: i2c5_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (11))) << 8) | (0x5))>,
      <(((((('A') - 'A') * 0x10 + (12))) << 8) | (0x5))>;
   bias-pull-up;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c5_sleep_pins_mx: i2c5_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (12))) << 8) | (0x11))>;
  };
 };

 sdmmc1_pins_mx: sdmmc1_mx-0 {
  pins1 {
   pinmux = <(((((('C') - 'A') * 0x10 + (8))) << 8) | (0xd))>,
      <(((((('C') - 'A') * 0x10 + (9))) << 8) | (0xd))>,
      <(((((('C') - 'A') * 0x10 + (10))) << 8) | (0xd))>,
      <(((((('C') - 'A') * 0x10 + (11))) << 8) | (0xd))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('C') - 'A') * 0x10 + (12))) << 8) | (0xd))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
  };
  pins3 {
   pinmux = <(((((('D') - 'A') * 0x10 + (2))) << 8) | (0xd))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <1>;
  };
 };

 sdmmc1_opendrain_pins_mx: sdmmc1_opendrain_mx-0 {
  pins1 {
   pinmux = <(((((('C') - 'A') * 0x10 + (8))) << 8) | (0xd))>,
      <(((((('C') - 'A') * 0x10 + (9))) << 8) | (0xd))>,
      <(((((('C') - 'A') * 0x10 + (10))) << 8) | (0xd))>,
      <(((((('C') - 'A') * 0x10 + (11))) << 8) | (0xd))>;
   bias-pull-up;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('C') - 'A') * 0x10 + (12))) << 8) | (0xd))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <2>;
  };
  pins3 {
   pinmux = <(((((('D') - 'A') * 0x10 + (2))) << 8) | (0xd))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <1>;
  };
 };

 sdmmc1_sleep_pins_mx: sdmmc1_sleep_mx-0 {
  pins {
   pinmux = <(((((('C') - 'A') * 0x10 + (8))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (9))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (10))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (11))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (12))) << 8) | (0x11))>,
      <(((((('D') - 'A') * 0x10 + (2))) << 8) | (0x11))>;
  };
 };

 sdmmc2_pins_mx: sdmmc2_mx-0 {
  pins1 {
   pinmux = <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0xa))>,
      <(((((('A') - 'A') * 0x10 + (9))) << 8) | (0xb))>,
      <(((((('B') - 'A') * 0x10 + (3))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (4))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (14))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (15))) << 8) | (0xa))>,
      <(((((('C') - 'A') * 0x10 + (6))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (7))) << 8) | (0xb))>,
      <(((((('G') - 'A') * 0x10 + (6))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('E') - 'A') * 0x10 + (3))) << 8) | (0xa))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <3>;
  };
 };

 sdmmc2_opendrain_pins_mx: sdmmc2_opendrain_mx-0 {
  pins1 {
   pinmux = <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0xa))>,
      <(((((('A') - 'A') * 0x10 + (9))) << 8) | (0xb))>,
      <(((((('B') - 'A') * 0x10 + (3))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (4))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (14))) << 8) | (0xa))>,
      <(((((('B') - 'A') * 0x10 + (15))) << 8) | (0xa))>,
      <(((((('C') - 'A') * 0x10 + (6))) << 8) | (0xb))>,
      <(((((('C') - 'A') * 0x10 + (7))) << 8) | (0xb))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <1>;
  };
  pins2 {
   pinmux = <(((((('E') - 'A') * 0x10 + (3))) << 8) | (0xa))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <3>;
  };
  pins3 {
   pinmux = <(((((('G') - 'A') * 0x10 + (6))) << 8) | (0xb))>;
   bias-disable;
   drive-open-drain;
   slew-rate = <1>;
  };
 };

 sdmmc2_sleep_pins_mx: sdmmc2_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0x11))>,
      <(((((('A') - 'A') * 0x10 + (9))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (14))) << 8) | (0x11))>,
      <(((((('B') - 'A') * 0x10 + (15))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (6))) << 8) | (0x11))>,
      <(((((('C') - 'A') * 0x10 + (7))) << 8) | (0x11))>,
      <(((((('E') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('G') - 'A') * 0x10 + (6))) << 8) | (0x11))>;
  };
 };

 spi2_pins_mx: spi2_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (3))) << 8) | (0x6))>,
      <(((((('I') - 'A') * 0x10 + (2))) << 8) | (0x6))>,
      <(((((('I') - 'A') * 0x10 + (3))) << 8) | (0x6))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <1>;
  };
 };

 spi2_sleep_pins_mx: spi2_sleep_mx-0 {
  pins {
   pinmux = <(((((('D') - 'A') * 0x10 + (3))) << 8) | (0x11))>,
      <(((((('I') - 'A') * 0x10 + (2))) << 8) | (0x11))>,
      <(((((('I') - 'A') * 0x10 + (3))) << 8) | (0x11))>;
  };
 };

 tim2_pwm_pins_mx: tim2_pwm_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (15))) << 8) | (0x2))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 tim2_pwm_sleep_pins_mx: tim2_pwm_sleep_mx-0 {
  pins {
   pinmux = <(((((('A') - 'A') * 0x10 + (15))) << 8) | (0x11))>;
  };
 };

 tim4_pwm_pins_mx: tim4_pwm_mx-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (7))) << 8) | (0x3))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
 };

 tim4_pwm_sleep_pins_mx: tim4_pwm_sleep_mx-0 {
  pins {
   pinmux = <(((((('B') - 'A') * 0x10 + (7))) << 8) | (0x11))>;
  };
 };

 uart4_pins_mx: uart4_mx-0 {
  pins1 {
   pinmux = <(((((('H') - 'A') * 0x10 + (13))) << 8) | (0x9))>;
   bias-disable;
   drive-push-pull;
   slew-rate = <0>;
  };
  pins2 {
   pinmux = <(((((('H') - 'A') * 0x10 + (14))) << 8) | (0x9))>;
   bias-pull-up;
  };
 };

 uart4_idle_pins_mx: uart4_idle_mx-0 {
  pins1 {
   pinmux = <(((((('H') - 'A') * 0x10 + (13))) << 8) | (0x11))>;
  };
  pins2 {
   pinmux = <(((((('H') - 'A') * 0x10 + (14))) << 8) | (0x9))>;
   bias-pull-up;
  };
 };

 uart4_sleep_pins_mx: uart4_sleep_mx-0 {
  pins {
   pinmux = <(((((('H') - 'A') * 0x10 + (13))) << 8) | (0x11))>,
      <(((((('H') - 'A') * 0x10 + (14))) << 8) | (0x11))>;
  };
 };



};

&pinctrl_z {

 i2c4_pins_z_mx: i2c4_mx-0 {
  pins {
   pinmux = <(((((('Z') - 'A') * 0x10 + (4))) << 8) | (0x7))>,
      <(((((('Z') - 'A') * 0x10 + (5))) << 8) | (0x7))>;
   bias-pull-up;
   drive-open-drain;
   slew-rate = <0>;
  };
 };

 i2c4_sleep_pins_z_mx: i2c4_sleep_mx-0 {
  pins {
   pinmux = <(((((('Z') - 'A') * 0x10 + (4))) << 8) | (0x11))>,
      <(((((('Z') - 'A') * 0x10 + (5))) << 8) | (0x11))>;
  };
 };



};

&m4_rproc{

 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>;
 mbox-names = "vq0", "vq1", "shutdown";
 status = "okay";


 memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>,
                    <&vdev0vring1>, <&vdev0buffer>;
    mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>;
    mbox-names = "vq0", "vq1", "shutdown";
    interrupt-parent = <&exti>;
    interrupts = <68 1>;
    wakeup-source;


 m4_system_resources{
  status = "okay";



 };
};

&adc{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&adc_pins_mx>;
 pinctrl-1 = <&adc_sleep_pins_mx>;
 status = "okay";



};

&bsec{
 status = "okay";


 board_id: board_id@ec {
   reg = <0xec 0x4>;
   st,non-secure-otp;
  };

};

&dac{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&dac1_pins_mx>;
 pinctrl-1 = <&dac1_sleep_pins_mx>;
 status = "okay";


 vref-supply = <&vrefadc_fixed>;
 dac1: dac@1 {
  status = "okay";
 };

};

&dma1{
 status = "okay";



};

&dma2{
 status = "disabled";



};

&dmamux1{
 status = "okay";

 dma-masters = <&dma1>;
 dma-channels = <8>;



};

&dsi{
 status = "okay";


 #address-cells = <1>;
 #size-cells = <0>;

 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   dsi_in: endpoint {
    remote-endpoint = <&ltdc_ep0_out>;
   };
  };

  port@1 {
   reg = <1>;
   dsi_out: endpoint {
    remote-endpoint = <&panel_in>;
   };
  };
 };

 panel_WF50DTYA3MNG10: panel-WF50DTYA3MNG10@0 {
  compatible = "winstar,WF50DTYA3MNG10";
  reg = <0>;
  reset-gpios = <&gpioi 0 1>;
  power-supply = <&v3v3>;
  backlight = <&panel_backlight>;
  status = "okay";

  port {
   panel_in: endpoint {
    remote-endpoint = <&dsi_out>;
   };
  };
 };

};

&ethernet0{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&eth1_pins_mx>;
 pinctrl-1 = <&eth1_sleep_pins_mx>;
 pinctrl-names = "default", "sleep";
 phy-mode = "rgmii-id";
 max-speed = <1000>;
 phy-handle = <&phy1>;
 nvmem-cells = <&ethernet_mac_address>;
 nvmem-cell-names = "mac-address";

 mdio0 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";
  phy1: ethernet-phy@1 {
   reg = <1>;
   compatible = "ethernet-phy-id001c.c916";
   reset-gpios = <&gpiob 10 1>;
   reset-delay-us = <10000>;
   post-reset-delay-us = <1000>;
  };
 };
};

&gpu{
 status = "okay";



};

&hsem{
 status = "okay";



};

&i2c2{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c2_pins_mx>;
 pinctrl-1 = <&i2c2_sleep_pins_mx>;
 status = "okay";


 i2c-scl-rising-time-ns = <185>;
 i2c-scl-falling-time-ns = <20>;
 clock-frequency = <400000>;
 /delete-property/ dmas;
 /delete-property/ dma-names;

};

&i2c4{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c4_pins_z_mx>;
 pinctrl-1 = <&i2c4_sleep_pins_z_mx>;
 status = "okay";


 i2c-scl-rising-time-ns = <185>;
 i2c-scl-falling-time-ns = <20>;
 clock-frequency = <400000>;
 /delete-property/ dmas;
 /delete-property/ dma-names;

 pmic:stpmic@33{
  compatible = "st,stpmic1";
  reg = <0x33>;
  interrupts-extended = <&exti 55 2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  status = "okay";

  regulators{
   compatible = "st,stpmic1-regulators";
   buck1-supply = <&vin>;
   buck2-supply = <&vin>;
   buck3-supply = <&vin>;
   buck4-supply = <&vin>;
   ldo1-supply = <&v3v3>;
   ldo2-supply = <&vin>;
   ldo3-supply = <&vdd_ddr>;
   ldo4-supply = <&vin>;
   ldo5-supply = <&vin>;
   ldo6-supply = <&v3v3>;
   vref_ddr-supply = <&vin>;
   boost-supply = <&vin>;
   pwr_sw1-supply = <&bst_out>;
   pwr_sw2-supply = <&bst_out>;

   vddcore:buck1{
    regulator-name = "vddcore";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1350000>;
    regulator-always-on;
    regulator-initial-mode = <0>;
    regulator-over-current-protection;
   };

   vdd_ddr:buck2{
    regulator-name = "vdd_ddr";
    regulator-min-microvolt = <1350000>;
    regulator-max-microvolt = <1350000>;
    regulator-always-on;
    regulator-initial-mode = <0>;
    regulator-over-current-protection;
   };

   vdd:buck3{
    regulator-name = "vdd";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
    st,mask-reset;
    regulator-initial-mode = <0>;
    regulator-over-current-protection;
   };

   v3v3:buck4{
    regulator-name = "v3v3";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
    regulator-over-current-protection;
    regulator-initial-mode = <0>;
   };

   v1v8_audio:ldo1{
    regulator-name = "v1v8_audio";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    interrupts = <16 0>;
   };

   v3v3_emmc:ldo2{
    regulator-name = "v3v3_emmc";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
    interrupts = <17 0>;
   };

   vtt_ddr:ldo3{
    regulator-name = "vtt_ddr";
    regulator-min-microvolt = <500000>;
    regulator-max-microvolt = <750000>;
    regulator-always-on;
    regulator-over-current-protection;
   };

   vdd_usb:ldo4{
    regulator-name = "vdd_usb";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    interrupts = <19 0>;
    regulator-always-on;
   };

   vdda:ldo5{
    regulator-name = "vdda";
    regulator-min-microvolt = <2900000>;
    regulator-max-microvolt = <2900000>;
    interrupts = <20 0>;
    regulator-always-on;
   };

   v1v2_hdmi:ldo6{
    regulator-name = "v1v2_hdmi";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1200000>;
    regulator-always-on;
    interrupts = <21 0>;
   };

   vref_ddr:vref_ddr{
    regulator-name = "vref_ddr";
    regulator-always-on;
    regulator-over-current-protection;
   };

   bst_out:boost{
    regulator-name = "bst_out";
    interrupts = <14 0>;
   };

   vbus_otg:pwr_sw1{
    regulator-name = "vbus_otg";
    interrupts = <12 0>;
   };

   vbus_sw:pwr_sw2{
    regulator-name = "vbus_sw";
    interrupts = <13 0>;
    regulator-active-discharge = <1>;
   };
  };

  onkey{
   compatible = "st,stpmic1-onkey";
   interrupts = <0 0>, <1 0>;
   interrupt-names = "onkey-falling", "onkey-rising";
   power-off-time-sec = <10>;
   status = "okay";
  };

  watchdog {
   compatible = "st,stpmic1-wdt";
   status = "disabled";
  };
 };

};

&i2c5{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&i2c5_pins_mx>;
 pinctrl-1 = <&i2c5_sleep_pins_mx>;
 status = "okay";


 /delete-property/ dmas;
 /delete-property/ dma-names;
 goodixat0x14: gt911@14 {
  compatible = "goodix,gt911";
  reg = <0x14>;
  pinctrl-names = "default";
  interrupt-parent = <&gpioi>;
  interrupts = <8 2>;
  reset-gpios = <&gpiob 11 1>;
  touchscreen-size-x = <720>;
  touchscreen-size-y = <1280>;
 };

 goodixat0x5d: gt911@5d {
  compatible = "goodix,gt911";
  reg = <0x5d>;
  pinctrl-names = "default";
  interrupt-parent = <&gpioi>;
  interrupts = <8 2>;
  reset-gpios = <&gpiob 11 1>;
  touchscreen-size-x = <720>;
  touchscreen-size-y = <1280>;
 };

};

&ipcc{
 status = "okay";



};

&iwdg2{
 status = "okay";


 timeout-sec = <32>;

};

&ltdc{
 status = "okay";


 port {
  #address-cells = <1>;
  #size-cells = <0>;

  ltdc_ep0_out: endpoint@0 {
   reg = <0>;
   remote-endpoint = <&dsi_in>;
  };
 };

};

&m4_dma2{
 status = "okay";



};

&mdma1{
 status = "okay";



};

&pwr_regulators{
 status = "okay";



};

&rcc{
 status = "okay";



};

&rtc{
 status = "okay";


 st,lsco = <1>;

};

&sdmmc1{
 pinctrl-names = "default", "opendrain", "sleep";
 pinctrl-0 = <&sdmmc1_pins_mx>;
 pinctrl-1 = <&sdmmc1_opendrain_pins_mx>;
 pinctrl-2 = <&sdmmc1_sleep_pins_mx>;
 status = "okay";



 cd-gpios = <&gpioh 10 1>;
 disable-wp;
 st,neg-edge;
 bus-width = <4>;
 vmmc-supply = <&v3v3>;

};

&sdmmc2{
 pinctrl-names = "default", "opendrain", "sleep";
 pinctrl-0 = <&sdmmc2_pins_mx>;
 pinctrl-1 = <&sdmmc2_opendrain_pins_mx>;
 pinctrl-2 = <&sdmmc2_sleep_pins_mx>;
 status = "okay";


 non-removable;
 no-sd;
 no-sdio;
 st,neg-edge;
 bus-width = <8>;
 vmmc-supply = <&vmmc>;
    vqmmc-supply = <&vmmc>;
 mmc-ddr-3_3v;

};

&spi2{
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&spi2_pins_mx>;
 pinctrl-1 = <&spi2_sleep_pins_mx>;
 status = "okay";


 cs-gpios = <&gpioe 4 0>;
     spidev@0{
        compatible = "rohm,dh2228fv";
        reg = <0>;
        spi-max-frequency = <400000>;
    };

};

&tamp{
 status = "okay";



};

&timers2{
 status = "okay";




 pwm{
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&tim2_pwm_pins_mx>;
  pinctrl-1 = <&tim2_pwm_sleep_pins_mx>;
  status = "okay";




 };
};

&timers4{
 status = "okay";




 pwm{
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&tim4_pwm_pins_mx>;
  pinctrl-1 = <&tim4_pwm_sleep_pins_mx>;
  status = "okay";



 };
};

&uart4{
 pinctrl-names = "default", "idle", "sleep";
 pinctrl-0 = <&uart4_pins_mx>;
 pinctrl-1 = <&uart4_idle_pins_mx>;
 pinctrl-2 = <&uart4_sleep_pins_mx>;
 status = "okay";


 /delete-property/dmas;
 /delete-property/dma-names;

};

&usbh_ehci{
 status = "okay";


 phys = <&usbphyc_port0>;
 phy-names = "usb";

};

&usbh_ohci{
 status = "okay";


 phys = <&usbphyc_port0>;
 phy-names = "usb";

};

&usbotg_hs{
 status = "okay";


 phys = <&usbphyc_port1 0>;
 phy-names = "usb2-phy";
  u-boot,force-b-session-valid;
  dr_mode = "peripheral";

};

&usbphyc{
 status = "okay";



};

&usbphyc_port0{
 status = "okay";


 phy-supply = <&vdd_usb>;
 st,phy-tuning = <&usb_phy_tuning>;

};

&usbphyc_port1{
 status = "okay";


 phy-supply = <&vdd_usb>;
 st,phy-tuning = <&usb_phy_tuning>;

};


&cpu0{
 cpu-supply = <&vddcore>;
};

&cpu1{
 cpu-supply = <&vddcore>;
};

&cpu0 {
 clocks = <&scmi_clk 7>;
};

&cpu1 {
 clocks = <&scmi_clk 7>;
};

&cryp1 {
 clocks = <&scmi_clk 10>;
 resets = <&scmi_reset 6>;
};

&dsi {
 clocks = <&rcc 57>, <&scmi_clk 0>, <&rcc 164>;
};

&gpioz {
 clocks = <&scmi_clk 11>;
};

&hash1 {
 clocks = <&scmi_clk 12>;
 resets = <&scmi_reset 7>;
};

&i2c4 {
 clocks = <&scmi_clk 13>;
 resets = <&scmi_reset 1>;
};

&i2c6 {
 clocks = <&scmi_clk 14>;
 resets = <&scmi_reset 2>;
};

&iwdg2 {
 clocks = <&rcc 58>, <&scmi_clk 4>;
};

&m4_rproc {
 resets = <&scmi_reset 10>,
   <&scmi_reset 11>;
 reset-names = "mcu_rst", "hold_boot";
 /delete-property/ st,syscfg-holdboot;
};

&mdma1 {
 resets = <&scmi_reset 9>;
};

&mlahb {
 resets = <&scmi_reset 10>;
};

&rcc {
 compatible = "st,stm32mp1-rcc-secure", "syscon";
 clock-names = "hse", "hsi", "csi", "lse", "lsi";
 clocks = <&scmi_clk 0>,
   <&scmi_clk 1>,
   <&scmi_clk 2>,
   <&scmi_clk 3>,
   <&scmi_clk 4>;
};

&rng1 {
 clocks = <&scmi_clk 16>;
 resets = <&scmi_reset 8>;
};

&rtc {
 clocks = <&scmi_clk 18>, <&scmi_clk 17>;
};

&usart1 {
 clocks = <&scmi_clk 20>;
};


# 1 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/stm32mp157c-telemach-som-mx-u-boot.dtsi" 1
# 16 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/stm32mp157c-telemach-som-mx-u-boot.dtsi"
/ {




};
# 1287 "/home/mw/openstlinux-6.1-yocto-mickledore-mpu-v24.06.26/layers/meta-st/meta-telemach-som/mx/telemach-som/u-boot/.stm32mp157c-telemach-som-mx.dtb.pre.tmp" 2
