// Seed: 474372258
`define pp_6 0
`define pp_7 0
`resetall `timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
endmodule
