`timescale 1ns/1ns
module simple_fsm(input clk, input rst, input btn, output reg led);
  reg state;
  always @(posedge clk or posedge rst)
    begin
      if (rst)
        begin
          state<=1'b0;
          led<=1'b0;
        end
      else if (btn)
        begin
          state<=1'b1;
          led<=1'b1;
        end
    end
endmodule
