Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4fa7d475c6694edea564d7b9fe55a562 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_EX_branch_des' [D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/CPU.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_WB_alu_res' [D:/Vivado/archlabs/lab06/lab06.srcs/sources_1/imports/new/CPU.v:228]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_updater
Compiling module xil_defaultlib.use_register
Compiling module xil_defaultlib.stall_unit
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extender_default
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.dmem_access_unit
Compiling module xil_defaultlib.reg_write_unit
Compiling module xil_defaultlib.mux3to1(DATA_WIDTH=5)
Compiling module xil_defaultlib.mux3to1
Compiling module xil_defaultlib.ALUSrc_selector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav
