;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB 121, 130
	SLT #270, <1
	SUB #170, @20
	JMP -1, @-0
	MOV 20, @10
	SLT 270, 60
	MOV #121, @130
	SUB <-41, <-92
	SUB @0, @2
	SLT <-130, 9
	ADD #270, <6
	SUB @121, 103
	SUB @0, @2
	SPL <40, <-50
	ADD #270, <6
	SUB 12, @10
	SUB <-41, <-92
	CMP #270, <6
	JMZ 209, <202
	SLT #270, <6
	CMP #72, @200
	ADD 4, -105
	SUB 20, @12
	SUB #270, <6
	SLT @127, 106
	JMP <170, 80
	SLT <-130, 9
	MOV 20, @12
	SPL <40, <-50
	SUB #170, @80
	MOV 20, @12
	SUB #146, @80
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <31
	MOV 20, @12
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	SUB 20, @12
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <1
	ADD 270, 60
