INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practicas/Practica_1/Sintesis/Practica1/Practica1.srcs/sources_1/imports/Fuentes/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juanma/Documents/Carrera_de_especializacion_en_sistemas_embebidos/Circuitos logicos programables/TPs_CLP/Practicas/Practica_1/Sintesis/Practica1/Practica1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_tb
