Vivado kullanılmıştır
![image](https://github.com/SelinBostan/Verilog-HDL-ile-Devre-Olusturma/assets/73159701/c70cde83-3759-4e7a-833c-c22999910fcb)
![image](https://github.com/SelinBostan/Verilog-HDL-ile-Devre-Olusturma/assets/73159701/8749e435-abe9-484c-b620-3c4f25406208)
![image](https://github.com/SelinBostan/Verilog-HDL-ile-Devre-Olusturma/assets/73159701/51ae03df-d383-4732-a64d-d54bff4d3370)
