{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446059170369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446059170369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 15:06:10 2015 " "Processing started: Wed Oct 28 15:06:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446059170369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446059170369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tbird -c tbird_combined " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tbird -c tbird_combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446059170370 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446059170872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_combined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbird_combined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbird_combined-combined_arch " "Found design unit 1: tbird_combined-combined_arch" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446059171408 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbird_combined " "Found entity 1: tbird_combined" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446059171408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446059171408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbird_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbird_counter-counter_arch " "Found design unit 1: tbird_counter-counter_arch" {  } { { "tbird_counter.vhd" "" { Text "C:/Experiment6/tbird_counter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446059171412 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbird_counter " "Found entity 1: tbird_counter" {  } { { "tbird_counter.vhd" "" { Text "C:/Experiment6/tbird_counter.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446059171412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446059171412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbird_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbird_fsm-tbird_arch " "Found design unit 1: tbird_fsm-tbird_arch" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446059171415 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbird_fsm " "Found entity 1: tbird_fsm" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446059171415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446059171415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tbird_combined " "Elaborating entity \"tbird_combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446059171448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tbird_counter tbird_counter:counter_block A:counter_arch " "Elaborating entity \"tbird_counter\" using architecture \"A:counter_arch\" for hierarchy \"tbird_counter:counter_block\"" {  } { { "tbird_combined.vhd" "counter_block" { Text "C:/Experiment6/tbird_combined.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446059171452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tbird_fsm tbird_fsm:fsm_block A:tbird_arch " "Elaborating entity \"tbird_fsm\" using architecture \"A:tbird_arch\" for hierarchy \"tbird_fsm:fsm_block\"" {  } { { "tbird_combined.vhd" "fsm_block" { Text "C:/Experiment6/tbird_combined.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446059171454 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_tick tbird_fsm.vhd(49) " "VHDL Process Statement warning at tbird_fsm.vhd(49): signal \"fsm_tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next tbird_fsm.vhd(54) " "VHDL Process Statement warning at tbird_fsm.vhd(54): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s7 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s7\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s6 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s6\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s5 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s5\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s4 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s4\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s3 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s3\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s2 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s2\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171455 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s1 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s1\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171456 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.s0 tbird_fsm.vhd(54) " "Inferred latch for \"state_next.s0\" at tbird_fsm.vhd(54)" {  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446059171456 "|tbird_combined|tbird_fsm:fsm_block"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tbird_fsm:fsm_block\|state_next.s6_171 " "Latch tbird_fsm:fsm_block\|state_next.s6_171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haz " "Ports D and ENA on the latch are fed by the same signal haz" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446059171882 ""}  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446059171882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tbird_fsm:fsm_block\|state_next.s5_184 " "Latch tbird_fsm:fsm_block\|state_next.s5_184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haz " "Ports D and ENA on the latch are fed by the same signal haz" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446059171882 ""}  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446059171882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tbird_fsm:fsm_block\|state_next.s0_243 " "Latch tbird_fsm:fsm_block\|state_next.s0_243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haz " "Ports D and ENA on the latch are fed by the same signal haz" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446059171883 ""}  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446059171883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tbird_fsm:fsm_block\|state_next.s2_220 " "Latch tbird_fsm:fsm_block\|state_next.s2_220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haz " "Ports D and ENA on the latch are fed by the same signal haz" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446059171883 ""}  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446059171883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tbird_fsm:fsm_block\|state_next.s3_207 " "Latch tbird_fsm:fsm_block\|state_next.s3_207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA haz " "Ports D and ENA on the latch are fed by the same signal haz" {  } { { "tbird_combined.vhd" "" { Text "C:/Experiment6/tbird_combined.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446059171883 ""}  } { { "tbird_fsm.vhd" "" { Text "C:/Experiment6/tbird_fsm.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446059171883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446059172131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446059172131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446059172172 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446059172172 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446059172172 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446059172172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446059172201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 15:06:12 2015 " "Processing ended: Wed Oct 28 15:06:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446059172201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446059172201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446059172201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446059172201 ""}
