<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ajit/Documents/main/HDMI2USB-master/ise/iseconfig/filter.filter -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml hdmi2usb.twx hdmi2usb.ncd -o hdmi2usb.twr
hdmi2usb.pcf

</twCmdLine><twDesign>hdmi2usb.ncd</twDesign><twDesignPath>hdmi2usb.ncd</twDesignPath><twPCF>hdmi2usb.pcf</twPCF><twPcfPath>hdmi2usb.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.675" period="1.600" constraintValue="1.600" deviceLimit="0.925" freqLimit="1081.081" physResource="ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="ddr2_comp/ramComp/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.675" period="1.600" constraintValue="1.600" deviceLimit="0.925" freqLimit="1081.081" physResource="ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="ddr2_comp/ramComp/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="testpattern_comp/patternClk_com/dcm_clkgen_inst/CLKIN" logResource="testpattern_comp/patternClk_com/dcm_clkgen_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="hdmiMatri_Comp/dvi_rx0/pllclk0"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="hdmiMatri_Comp/dvi_rx0/rxclk"/><twPinLimit anchorID="15" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="hdmiMatri_Comp/dvi_rx0/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="hdmiMatri_Comp/dvi_rx1/pllclk0"/><twPinLimit anchorID="19" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="hdmiMatri_Comp/dvi_rx1/rxclk"/><twPinLimit anchorID="20" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="hdmiMatri_Comp/dvi_rx1/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.239</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (SLICE_X13Y107.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathFromToDelay"><twSlack>5.761</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twTotPathDel>3.768</twTotPathDel><twClkSkew dest = "1.171" src = "1.228">0.057</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.851</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.917</twLogDel><twRouteDel>2.851</twRouteDel><twTotDel>3.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (SLICE_X13Y107.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathFromToDelay"><twSlack>5.784</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twTotPathDel>3.745</twTotPathDel><twClkSkew dest = "1.171" src = "1.228">0.057</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X22Y107.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twBEL></twPathDel><twLogDel>0.973</twLogDel><twRouteDel>2.772</twRouteDel><twTotDel>3.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (SLICE_X13Y107.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathFromToDelay"><twSlack>5.948</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>3.581</twTotPathDel><twClkSkew dest = "1.171" src = "1.228">0.057</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X22Y107.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>2.598</twRouteDel><twTotDel>3.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;
        TS_DVI_CLOCK0;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (SLICE_X8Y109.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="28"><twSlack>0.265</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4</twDest><twClkSkew dest = "0.703" src = "0.683">0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X10Y109.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12 (SLICE_X25Y108.AX), 1 path
</twPathRptBanner><twRacePath anchorID="29"><twSlack>0.267</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12</twDest><twClkSkew dest = "0.702" src = "0.682">0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X22Y108.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (SLICE_X25Y106.AX), 1 path
</twPathRptBanner><twRacePath anchorID="30"><twSlack>0.268</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16</twDest><twClkSkew dest = "0.697" src = "0.678">0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X26Y106.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;16&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;19&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="31" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.292</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (SLICE_X13Y107.CX), 4 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathFromToDelay"><twSlack>2.708</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twTotPathDel>7.108</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.851</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>6.434</twRouteDel><twTotDel>7.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathFromToDelay"><twSlack>2.785</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twTotPathDel>7.031</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.506</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.851</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>7.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathFromToDelay"><twSlack>2.833</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twTotPathDel>6.983</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.851</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26</twBEL></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>6.262</twRouteDel><twTotDel>6.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (SLICE_X13Y107.DX), 4 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathFromToDelay"><twSlack>2.729</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twTotPathDel>7.087</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>6.355</twRouteDel><twTotDel>7.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathFromToDelay"><twSlack>2.806</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twTotPathDel>7.010</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.506</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>6.278</twRouteDel><twTotDel>7.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathFromToDelay"><twSlack>2.854</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twTotPathDel>6.962</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.772</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>6.183</twRouteDel><twTotDel>6.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (SLICE_X13Y107.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathFromToDelay"><twSlack>2.867</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>6.949</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.572</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>6.170</twRouteDel><twTotDel>6.949</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathFromToDelay"><twSlack>2.876</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>6.940</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>6.208</twRouteDel><twTotDel>6.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathFromToDelay"><twSlack>3.047</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>6.769</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.439</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.598</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>6.037</twRouteDel><twTotDel>6.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;
        TS_DVI_CLOCK0;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (SLICE_X7Y109.AX), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="50"><twSlack>0.971</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.561</twRouteDel><twTotDel>0.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="51"><twSlack>1.166</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.756</twRouteDel><twTotDel>1.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="52"><twSlack>1.202</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.754</twRouteDel><twTotDel>1.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (SLICE_X7Y109.BX), 4 paths
</twPathRptBanner><twRacePath anchorID="53"><twSlack>1.017</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.572</twRouteDel><twTotDel>1.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="54"><twSlack>1.212</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.767</twRouteDel><twTotDel>1.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="55"><twSlack>1.248</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (SLICE_X7Y109.CX), 4 paths
</twPathRptBanner><twRacePath anchorID="56"><twSlack>1.060</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.650</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="57"><twSlack>1.217</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="58"><twSlack>1.263</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twDest><twClkSkew dest = "0.075" src = "0.070">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X4Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/dataint&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.853</twRouteDel><twTotDel>1.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="59" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_ramdo_1 = MAXDELAY FROM TIMEGRP &quot;bramgrp_1&quot; TO TIMEGRP &quot;fddbgrp_1&quot;         TS_DVI_CLOCK1;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.689</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (SLICE_X11Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathFromToDelay"><twSlack>7.311</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew dest = "1.219" src = "1.249">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X18Y16.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;15&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (SLICE_X12Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathFromToDelay"><twSlack>7.492</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twTotPathDel>2.048</twTotPathDel><twClkSkew dest = "1.190" src = "1.236">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X14Y23.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>0.992</twRouteDel><twTotDel>2.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15 (SLICE_X11Y14.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathFromToDelay"><twSlack>7.558</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15</twDest><twTotPathDel>1.998</twTotPathDel><twClkSkew dest = "1.219" src = "1.249">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X18Y16.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;15&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15</twBEL></twPathDel><twLogDel>0.973</twLogDel><twRouteDel>1.025</twRouteDel><twTotDel>1.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramdo_1 = MAXDELAY FROM TIMEGRP &quot;bramgrp_1&quot; TO TIMEGRP &quot;fddbgrp_1&quot;
        TS_DVI_CLOCK1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (SLICE_X4Y14.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="66"><twSlack>0.351</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twClkSkew dest = "0.748" src = "0.701">0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X6Y16.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18 (SLICE_X7Y18.CX), 1 path
</twPathRptBanner><twRacePath anchorID="67"><twSlack>0.374</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18</twDest><twClkSkew dest = "0.718" src = "0.689">0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X6Y23.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;16&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;19&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (SLICE_X13Y18.CX), 1 path
</twPathRptBanner><twRacePath anchorID="68"><twSlack>0.383</twSlack><twSrc BELType="RAM">hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22</twDest><twClkSkew dest = "0.718" src = "0.696">0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.304" fPhaseErr="0.226" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.414</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>SLICE_X14Y20.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;20&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;23&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="69" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_ramra_1 = MAXDELAY FROM TIMEGRP &quot;bramra_1&quot; TO TIMEGRP &quot;fddbgrp_1&quot;         TS_DVI_CLOCK1;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.596</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (SLICE_X12Y18.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>6.404</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twTotPathDel>3.413</twTotPathDel><twClkSkew dest = "0.241" src = "0.257">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.805</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>6.492</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twTotPathDel>3.325</twTotPathDel><twClkSkew dest = "0.241" src = "0.257">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>2.473</twRouteDel><twTotDel>3.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>6.558</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twTotPathDel>3.259</twTotPathDel><twClkSkew dest = "0.241" src = "0.257">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.805</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>3.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (SLICE_X11Y14.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>6.439</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twTotPathDel>3.396</twTotPathDel><twClkSkew dest = "0.510" src = "0.508">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;15&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>3.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>6.628</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twTotPathDel>3.207</twTotPathDel><twClkSkew dest = "0.510" src = "0.508">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;15&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.475</twRouteDel><twTotDel>3.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>6.645</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew dest = "0.510" src = "0.508">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y14.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;15&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.458</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17 (SLICE_X7Y18.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>6.489</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twDest><twTotPathDel>3.328</twTotPathDel><twClkSkew dest = "0.241" src = "0.257">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y23.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;16&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;19&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.596</twRouteDel><twTotDel>3.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>6.617</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twDest><twTotPathDel>3.200</twTotPathDel><twClkSkew dest = "0.241" src = "0.257">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y23.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;16&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;19&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>3.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>6.735</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twDest><twTotPathDel>3.082</twTotPathDel><twClkSkew dest = "0.241" src = "0.257">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y23.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;16&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;19&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.350</twRouteDel><twTotDel>3.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramra_1 = MAXDELAY FROM TIMEGRP &quot;bramra_1&quot; TO TIMEGRP &quot;fddbgrp_1&quot;
        TS_DVI_CLOCK1;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (SLICE_X4Y14.AX), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="88"><twSlack>1.041</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>1.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="89"><twSlack>1.118</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.713</twRouteDel><twTotDel>1.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="90"><twSlack>1.121</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>0.754</twRouteDel><twTotDel>1.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (SLICE_X4Y14.BX), 4 paths
</twPathRptBanner><twRacePath anchorID="91"><twSlack>1.065</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="92"><twSlack>1.142</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="93"><twSlack>1.145</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.743</twRouteDel><twTotDel>1.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (SLICE_X4Y14.DX), 4 paths
</twPathRptBanner><twRacePath anchorID="94"><twSlack>1.095</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.693</twRouteDel><twTotDel>1.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="95"><twSlack>1.155</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.715</twRouteDel><twTotDel>1.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="96"><twSlack>1.155</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twDest><twClkSkew dest = "0.247" src = "0.210">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/dataint&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.753</twRouteDel><twTotDel>1.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_ifclk = PERIOD TIMEGRP &quot;ifclk&quot; 48 MHz HIGH 50%;</twConstName><twItemCnt>11858</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2947</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.790</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb_comp/jpg_uvc_comp/slwr (SLICE_X17Y87.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.521</twSlack><twSrc BELType="FF">usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">usb_comp/jpg_uvc_comp/slwr</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.682" src = "4.048">3.366</twClkSkew><twDelConst>10.416</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>usb_comp/jpg_uvc_comp/slwr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i</twComp><twBEL>usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.764</twDelInfo><twComp>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>usb_comp/slwr_jpg_uvc</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[1]_PWR_231_o_Mux_93_o11</twBEL><twBEL>usb_comp/jpg_uvc_comp/slwr</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="132" iCriticalPaths="0" sType="EndPoint">Paths for end point usb_comp/raw_uvc_comp/fdata_7 (SLICE_X12Y77.C4), 132 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.370</twSlack><twSrc BELType="FF">usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twSrc><twDest BELType="FF">usb_comp/raw_uvc_comp/fdata_7</twDest><twTotPathDel>4.673</twTotPathDel><twClkSkew dest = "1.144" src = "3.482">2.338</twClkSkew><twDelConst>10.416</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twSrc><twDest BELType='FF'>usb_comp/raw_uvc_comp/fdata_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>usb_comp/raw_uvc_comp/dout&lt;23&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>usb_comp/raw_uvc_comp/dout&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp><twBEL>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o311</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31</twComp><twBEL>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o312</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/fdataout_raw_uvc&lt;7&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>usb_comp/raw_uvc_comp/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>usb_comp/fdataout_raw_uvc&lt;7&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244</twBEL><twBEL>usb_comp/raw_uvc_comp/fdata_7</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>2.903</twRouteDel><twTotDel>4.673</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.130</twSlack><twSrc BELType="FF">usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twSrc><twDest BELType="FF">usb_comp/raw_uvc_comp/fdata_7</twDest><twTotPathDel>3.913</twTotPathDel><twClkSkew dest = "1.144" src = "3.482">2.338</twClkSkew><twDelConst>10.416</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twSrc><twDest BELType='FF'>usb_comp/raw_uvc_comp/fdata_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X10Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>usb_comp/raw_uvc_comp/dout&lt;23&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>usb_comp/raw_uvc_comp/dout&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp><twBEL>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o311</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/fdataout_raw_uvc&lt;7&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>usb_comp/raw_uvc_comp/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>usb_comp/fdataout_raw_uvc&lt;7&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244</twBEL><twBEL>usb_comp/raw_uvc_comp/fdata_7</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>2.402</twRouteDel><twTotDel>3.913</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.351</twSlack><twSrc BELType="FF">usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twSrc><twDest BELType="FF">usb_comp/raw_uvc_comp/fdata_7</twDest><twTotPathDel>4.041</twTotPathDel><twClkSkew dest = "1.144" src = "3.133">1.989</twClkSkew><twDelConst>10.416</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twSrc><twDest BELType='FF'>usb_comp/raw_uvc_comp/fdata_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>usb_comp/raw_uvc_comp/dout&lt;15&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>usb_comp/raw_uvc_comp/dout&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp><twBEL>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o311</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31</twComp><twBEL>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o312</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT243</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT242</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/fdataout_raw_uvc&lt;7&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>usb_comp/raw_uvc_comp/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>usb_comp/fdataout_raw_uvc&lt;7&gt;</twComp><twBEL>usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244</twBEL><twBEL>usb_comp/raw_uvc_comp/fdata_7</twBEL></twPathDel><twLogDel>1.714</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>4.041</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point usb_comp/jpg_uvc_comp/fdata_1 (SLICE_X4Y72.C1), 31 paths
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.224</twSlack><twSrc BELType="FF">usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">usb_comp/jpg_uvc_comp/fdata_1</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew dest = "0.447" src = "2.185">1.738</twClkSkew><twDelConst>10.416</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>usb_comp/jpg_uvc_comp/fdata_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i</twComp><twBEL>usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i_flag_full_AND_2141_o</twComp><twBEL>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i_flag_full_AND_2141_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i_flag_full_AND_2141_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/fdataout_jpg_uvc&lt;1&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>usb_comp/fdataout_jpg_uvc&lt;1&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT6</twBEL><twBEL>usb_comp/jpg_uvc_comp/fdata_1</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>3.260</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.540</twSlack><twSrc BELType="FF">usb_comp/jpg_uvc_comp/wrightcount_5</twSrc><twDest BELType="FF">usb_comp/jpg_uvc_comp/fdata_1</twDest><twTotPathDel>4.961</twTotPathDel><twClkSkew dest = "0.447" src = "0.744">0.297</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/jpg_uvc_comp/wrightcount_5</twSrc><twDest BELType='FF'>usb_comp/jpg_uvc_comp/fdata_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X3Y69.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>usb_comp/jpg_uvc_comp/wrightcount&lt;7&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/wrightcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>usb_comp/jpg_uvc_comp/wrightcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT242</twComp><twBEL>usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/jpg_uvc_comp/_n0389</twComp><twBEL>usb_comp/jpg_uvc_comp/_n0389&lt;10&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>usb_comp/jpg_uvc_comp/_n0389</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/fdataout_jpg_uvc&lt;1&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>usb_comp/fdataout_jpg_uvc&lt;1&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT6</twBEL><twBEL>usb_comp/jpg_uvc_comp/fdata_1</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>3.614</twRouteDel><twTotDel>4.961</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="31.249">ifclk_IBUF</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.644</twSlack><twSrc BELType="FF">usb_comp/jpg_uvc_comp/wrightcount_7</twSrc><twDest BELType="FF">usb_comp/jpg_uvc_comp/fdata_1</twDest><twTotPathDel>4.857</twTotPathDel><twClkSkew dest = "0.447" src = "0.744">0.297</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_comp/jpg_uvc_comp/wrightcount_7</twSrc><twDest BELType='FF'>usb_comp/jpg_uvc_comp/fdata_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X3Y69.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.416">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>usb_comp/jpg_uvc_comp/wrightcount&lt;7&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/wrightcount_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>usb_comp/jpg_uvc_comp/wrightcount&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT242</twComp><twBEL>usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In111</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/jpg_uvc_comp/_n0389</twComp><twBEL>usb_comp/jpg_uvc_comp/_n0389&lt;10&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>usb_comp/jpg_uvc_comp/_n0389</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>usb_comp/fdataout_jpg_uvc&lt;1&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>usb_comp/fdataout_jpg_uvc&lt;1&gt;</twComp><twBEL>usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT6</twBEL><twBEL>usb_comp/jpg_uvc_comp/fdata_1</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.857</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="31.249">ifclk_IBUF</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ifclk = PERIOD TIMEGRP &quot;ifclk&quot; 48 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4 (SLICE_X44Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType="FF">usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4</twDest><twTotPathDel>0.896</twTotPathDel><twClkSkew dest = "1.003" src = "0.236">-0.767</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType='FF'>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X35Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.613</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;7&gt;</twComp><twBEL>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4</twBEL></twPathDel><twLogDel>0.283</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>0.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">ifclk_IBUF</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7 (SLICE_X44Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType="FF">usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7</twDest><twTotPathDel>0.905</twTotPathDel><twClkSkew dest = "1.003" src = "0.236">-0.767</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType='FF'>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X35Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.613</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;7&gt;</twComp><twBEL>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>0.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">ifclk_IBUF</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6 (SLICE_X44Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.139</twSlack><twSrc BELType="FF">usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType="FF">usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6</twDest><twTotPathDel>0.906</twTotPathDel><twClkSkew dest = "1.003" src = "0.236">-0.767</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twSrc><twDest BELType='FF'>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">ifclk_IBUF</twSrcClk><twPathDel><twSite>SLICE_X35Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.613</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.095</twDelInfo><twComp>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;7&gt;</twComp><twBEL>usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">ifclk_IBUF</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_ifclk = PERIOD TIMEGRP &quot;ifclk&quot; 48 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.709" period="20.833" constraintValue="20.833" deviceLimit="3.124" freqLimit="320.102" physResource="usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y21.CLKAWRCLK" clockNet="ifclk_IBUF"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="17.709" period="20.833" constraintValue="20.833" deviceLimit="3.124" freqLimit="320.102" physResource="usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y21.CLKBRDCLK" clockNet="ifclk_IBUF"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="17.709" period="20.833" constraintValue="20.833" deviceLimit="3.124" freqLimit="320.102" physResource="usb_comp/jpg_uvc_comp/bytefifo_encoder/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="usb_comp/jpg_uvc_comp/bytefifo_encoder/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y18.CLKB" clockNet="ifclk_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_pclk_tp = PERIOD TIMEGRP &quot;pclk_tp&quot; TS_clk / 0.65 HIGH 50%;</twConstName><twItemCnt>2868</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>406</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.327</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/BUFGMUX_PCLK (BUFGMUX_X3Y13.S), 2 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">controller_comp/selector_cmd_i_1</twSrc><twDest BELType="OTHER">img_sel_comp/BUFGMUX_PCLK</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "4.066" src = "2.919">-1.147</twClkSkew><twDelConst>0.615</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.641" fPhaseErr="0.277" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.600</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controller_comp/selector_cmd_i_1</twSrc><twDest BELType='OTHER'>img_sel_comp/BUFGMUX_PCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="384.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>selector_cmd&lt;1&gt;</twComp><twBEL>controller_comp/selector_cmd_i_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.S</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>selector_cmd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>Tgsi0</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>img_sel_comp/BUFGMUX_PCLK</twComp><twBEL>img_sel_comp/BUFGMUX_PCLK</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.615">img_sel_comp/hdmi_clk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.038</twSlack><twSrc BELType="FF">controller_comp/selector_cmd_i_1</twSrc><twDest BELType="OTHER">img_sel_comp/BUFGMUX_PCLK</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "4.806" src = "2.032">-2.774</twClkSkew><twDelConst>0.615</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.438</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controller_comp/selector_cmd_i_1</twSrc><twDest BELType='OTHER'>img_sel_comp/BUFGMUX_PCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="384.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>selector_cmd&lt;1&gt;</twComp><twBEL>controller_comp/selector_cmd_i_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.S</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>selector_cmd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I1</twSite><twDelType>Tgsi1</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>img_sel_comp/BUFGMUX_PCLK</twComp><twBEL>img_sel_comp/BUFGMUX_PCLK</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.615">pclk_tp</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/selector_1 (SLICE_X12Y50.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.150</twSlack><twSrc BELType="FF">controller_comp/selector_cmd_i_1</twSrc><twDest BELType="FF">img_sel_comp/selector_1</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "5.587" src = "2.032">-3.555</twClkSkew><twDelConst>0.615</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.277" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.444</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controller_comp/selector_cmd_i_1</twSrc><twDest BELType='FF'>img_sel_comp/selector_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="384.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>selector_cmd&lt;1&gt;</twComp><twBEL>controller_comp/selector_cmd_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>selector_cmd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>img_sel_comp/selector&lt;3&gt;</twComp><twBEL>img_sel_comp/selector_1</twBEL></twPathDel><twLogDel>0.305</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.615">pclk_H</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/selector_12 (SLICE_X15Y49.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.541</twSlack><twSrc BELType="FF">controller_comp/selector_cmd_i_12</twSrc><twDest BELType="FF">img_sel_comp/selector_12</twDest><twTotPathDel>1.196</twTotPathDel><twClkSkew dest = "5.589" src = "2.023">-3.566</twClkSkew><twDelConst>0.615</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.277" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.444</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>controller_comp/selector_cmd_i_12</twSrc><twDest BELType='FF'>img_sel_comp/selector_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="384.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>selector_cmd&lt;12&gt;</twComp><twBEL>controller_comp/selector_cmd_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>selector_cmd&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>img_sel_comp/selector&lt;11&gt;</twComp><twBEL>selector_cmd&lt;12&gt;_rt</twBEL><twBEL>img_sel_comp/selector_12</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.615">pclk_H</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pclk_tp = PERIOD TIMEGRP &quot;pclk_tp&quot; TS_clk / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/rgb_i_3_BRB4 (SLICE_X20Y31.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">img_sel_comp/rgb_tp_q_3</twSrc><twDest BELType="FF">img_sel_comp/rgb_i_3_BRB4</twDest><twTotPathDel>1.354</twTotPathDel><twClkSkew dest = "1.222" src = "0.308">-0.914</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.362" fPhaseErr="0.219" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.436</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>img_sel_comp/rgb_tp_q_3</twSrc><twDest BELType='FF'>img_sel_comp/rgb_i_3_BRB4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_tp</twSrcClk><twPathDel><twSite>SLICE_X17Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>img_sel_comp/rgb_tp_q&lt;3&gt;</twComp><twBEL>img_sel_comp/rgb_tp_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.108</twDelInfo><twComp>img_sel_comp/rgb_tp_q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>img_sel_comp/rgb_i_0_BRB4</twComp><twBEL>img_sel_comp/rgb_i_3_BRB4</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>1.108</twRouteDel><twTotDel>1.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/rgb_i_14_BRB4 (SLICE_X14Y30.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">img_sel_comp/rgb_tp_q_14</twSrc><twDest BELType="FF">img_sel_comp/rgb_i_14_BRB4</twDest><twTotPathDel>1.358</twTotPathDel><twClkSkew dest = "1.221" src = "0.308">-0.913</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.362" fPhaseErr="0.219" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.436</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>img_sel_comp/rgb_tp_q_14</twSrc><twDest BELType='FF'>img_sel_comp/rgb_i_14_BRB4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_tp</twSrcClk><twPathDel><twSite>SLICE_X12Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>img_sel_comp/rgb_tp_q&lt;15&gt;</twComp><twBEL>img_sel_comp/rgb_tp_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.027</twDelInfo><twComp>img_sel_comp/rgb_tp_q&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>img_sel_comp/rgb_i_19_BRB4</twComp><twBEL>img_sel_comp/rgb_tp_q&lt;14&gt;_rt</twBEL><twBEL>img_sel_comp/rgb_i_14_BRB4</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>1.027</twRouteDel><twTotDel>1.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/de_i (SLICE_X17Y32.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">img_sel_comp/de_tp_q</twSrc><twDest BELType="FF">img_sel_comp/de_i</twDest><twTotPathDel>1.365</twTotPathDel><twClkSkew dest = "1.217" src = "0.307">-0.910</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.362" fPhaseErr="0.219" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.436</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>img_sel_comp/de_tp_q</twSrc><twDest BELType='FF'>img_sel_comp/de_i</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_tp</twSrcClk><twPathDel><twSite>SLICE_X12Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>img_sel_comp/de_tp_q</twComp><twBEL>img_sel_comp/de_tp_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>img_sel_comp/de_tp_q</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>img_sel_comp/de_i</twComp><twBEL>img_sel_comp/de_i_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>img_sel_comp/N309</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>img_sel_comp/de_i</twComp><twBEL>img_sel_comp/de_i_rstpot</twBEL><twBEL>img_sel_comp/de_i</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.794</twRouteDel><twTotDel>1.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="137"><twPinLimitBanner>Component Switching Limit Checks: TS_pclk_tp = PERIOD TIMEGRP &quot;pclk_tp&quot; TS_clk / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="138" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.613" period="1.538" constraintValue="1.538" deviceLimit="0.925" freqLimit="1081.081" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y3.CLKOUT0" clockNet="hdmiMatri_Comp/tx_pllclk0"/><twPinLimit anchorID="139" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.384" period="15.384" constraintValue="7.692" deviceLimit="2.500" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pclk_H"/><twPinLimit anchorID="140" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="10.384" period="15.384" constraintValue="7.692" deviceLimit="2.500" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pclk_H"/></twPinLimitRpt></twConst><twConst anchorID="141" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_clk / 1.04166667 HIGH 50%;</twConstName><twItemCnt>21251</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1941</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.086</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (SLICE_X11Y100.D3), 4 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.514</twSlack><twSrc BELType="OTHER">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>6.868</twTotPathDel><twClkSkew dest = "0.555" src = "0.637">0.082</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IODELAY_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>IODELAY_X0Y37.BUSY</twSite><twDelType>Tiodcko_SDO</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.408</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;1</twBEL><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>4.928</twRouteDel><twTotDel>6.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.096</twSlack><twSrc BELType="OTHER">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>6.272</twTotPathDel><twClkSkew dest = "0.463" src = "0.559">0.096</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IODELAY_X0Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>IODELAY_X0Y117.BUSY</twSite><twDelType>Tiodcko_SDO</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;1</twBEL><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>6.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.093</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twTotPathDel>3.339</twTotPathDel><twClkSkew dest = "0.463" src = "0.495">0.032</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;7&gt;1</twBEL><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>3.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="182" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X12Y86.CE), 182 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.065</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>6.378</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>4.672</twRouteDel><twTotDel>6.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.067</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>6.376</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>6.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.137</twSlack><twSrc BELType="CPU">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>6.304</twTotPathDel><twClkSkew dest = "0.233" src = "0.256">0.023</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.UICLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.UOREFRSHFLAG</twSite><twDelType>Tmcbcko_UOREFRSHFLAG</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>4.748</twRouteDel><twTotDel>6.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="182" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (SLICE_X12Y86.CE), 182 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.085</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twDest><twTotPathDel>6.358</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twBEL></twPathDel><twLogDel>1.686</twLogDel><twRouteDel>4.672</twRouteDel><twTotDel>6.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.087</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twDest><twTotPathDel>6.356</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twBEL></twPathDel><twLogDel>1.686</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>6.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.157</twSlack><twSrc BELType="CPU">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twDest><twTotPathDel>6.284</twTotPathDel><twClkSkew dest = "0.233" src = "0.256">0.023</twClkSkew><twDelConst>9.600</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.UICLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>MCB_X0Y1.UOREFRSHFLAG</twSite><twDelType>Tmcbcko_UOREFRSHFLAG</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twBEL></twPathDel><twLogDel>1.536</twLogDel><twRouteDel>4.748</twRouteDel><twTotDel>6.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_clk / 1.04166667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (SLICE_X10Y99.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.074" src = "0.068">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y99.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (SLICE_X10Y99.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2</twDest><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.074" src = "0.068">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y99.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1 (SLICE_X10Y99.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1</twDest><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "0.074" src = "0.068">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y99.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.600">ddr2_comp/ramComp/c3_mcb_drp_clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="166"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_clk / 1.04166667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="167" type="MINPERIOD" name="Tbcper_I" slack="7.870" period="9.600" constraintValue="9.600" deviceLimit="1.730" freqLimit="578.035" physResource="ddr2_comp/ramComp/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="ddr2_comp/ramComp/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="ddr2_comp/ramComp/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tmcbcper_UICLK" slack="8.600" period="9.600" constraintValue="9.600" deviceLimit="1.000" freqLimit="1000.000" physResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="ddr2_comp/ramComp/c3_mcb_drp_clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tcp" slack="9.170" period="9.600" constraintValue="9.600" deviceLimit="0.430" freqLimit="2325.581" physResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CLK" logResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CK" locationPin="SLICE_X8Y102.CLK" clockNet="ddr2_comp/ramComp/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="170" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180&quot; TS_clk / 6.25         PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="171"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180&quot; TS_clk / 6.25
        PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="172" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2_comp/ramComp/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="173" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0&quot; TS_clk / 6.25         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="174"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0&quot; TS_clk / 6.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="175" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2_comp/ramComp/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_clk /         0.625 HIGH 50%;</twConstName><twItemCnt>240207</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>29981</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.658</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/counter_wr_4 (SLICE_X4Y63.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.171</twSlack><twSrc BELType="FF">ddr2_comp/write_img</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_4</twDest><twTotPathDel>6.670</twTotPathDel><twClkSkew dest = "0.246" src = "0.257">0.011</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/write_img</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/write_img</twComp><twBEL>ddr2_comp/write_img</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>ddr2_comp/write_img</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ddr2_comp/counter_wr&lt;5&gt;</twComp><twBEL>ddr2_comp/counter_wr_4</twBEL></twPathDel><twLogDel>0.929</twLogDel><twRouteDel>5.741</twRouteDel><twTotDel>6.670</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.525</twSlack><twSrc BELType="FF">ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_4</twDest><twTotPathDel>5.330</twTotPathDel><twClkSkew dest = "0.509" src = "0.506">-0.003</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/emptyb</twComp><twBEL>ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>ddr2_comp/emptyb</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/wr_state_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/wr_state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ddr2_comp/counter_wr&lt;5&gt;</twComp><twBEL>ddr2_comp/counter_wr_4</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>4.198</twRouteDel><twTotDel>5.330</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.713</twSlack><twSrc BELType="FF">ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_4</twDest><twTotPathDel>5.136</twTotPathDel><twClkSkew dest = "0.509" src = "0.512">0.003</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr2_comp/validr</twComp><twBEL>ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>ddr2_comp/validr</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/wr_state_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/wr_state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ddr2_comp/counter_wr&lt;5&gt;</twComp><twBEL>ddr2_comp/counter_wr_4</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>3.987</twRouteDel><twTotDel>5.136</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/counter_wr_5 (SLICE_X4Y63.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.192</twSlack><twSrc BELType="FF">ddr2_comp/write_img</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_5</twDest><twTotPathDel>6.649</twTotPathDel><twClkSkew dest = "0.246" src = "0.257">0.011</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/write_img</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/write_img</twComp><twBEL>ddr2_comp/write_img</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>ddr2_comp/write_img</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ddr2_comp/counter_wr&lt;5&gt;</twComp><twBEL>ddr2_comp/counter_wr_5</twBEL></twPathDel><twLogDel>0.908</twLogDel><twRouteDel>5.741</twRouteDel><twTotDel>6.649</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.546</twSlack><twSrc BELType="FF">ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_5</twDest><twTotPathDel>5.309</twTotPathDel><twClkSkew dest = "0.509" src = "0.506">-0.003</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/emptyb</twComp><twBEL>ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>ddr2_comp/emptyb</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/wr_state_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/wr_state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ddr2_comp/counter_wr&lt;5&gt;</twComp><twBEL>ddr2_comp/counter_wr_5</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>4.198</twRouteDel><twTotDel>5.309</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.734</twSlack><twSrc BELType="FF">ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_5</twDest><twTotPathDel>5.115</twTotPathDel><twClkSkew dest = "0.509" src = "0.512">0.003</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr2_comp/validr</twComp><twBEL>ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>ddr2_comp/validr</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/wr_state_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/wr_state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ddr2_comp/counter_wr&lt;5&gt;</twComp><twBEL>ddr2_comp/counter_wr_5</twBEL></twPathDel><twLogDel>1.128</twLogDel><twRouteDel>3.987</twRouteDel><twTotDel>5.115</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr2_comp/counter_wr_2 (SLICE_X5Y63.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.333</twSlack><twSrc BELType="FF">ddr2_comp/write_img</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_2</twDest><twTotPathDel>6.508</twTotPathDel><twClkSkew dest = "0.246" src = "0.257">0.011</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/write_img</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/write_img</twComp><twBEL>ddr2_comp/write_img</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>ddr2_comp/write_img</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>ddr2_comp/counter_wr&lt;3&gt;</twComp><twBEL>ddr2_comp/counter_wr_2</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>5.574</twRouteDel><twTotDel>6.508</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.687</twSlack><twSrc BELType="FF">ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_2</twDest><twTotPathDel>5.168</twTotPathDel><twClkSkew dest = "0.509" src = "0.506">-0.003</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/emptyb</twComp><twBEL>ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>ddr2_comp/emptyb</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/wr_state_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/wr_state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>ddr2_comp/counter_wr&lt;3&gt;</twComp><twBEL>ddr2_comp/counter_wr_2</twBEL></twPathDel><twLogDel>1.137</twLogDel><twRouteDel>4.031</twRouteDel><twTotDel>5.168</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.875</twSlack><twSrc BELType="FF">ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twSrc><twDest BELType="FF">ddr2_comp/counter_wr_2</twDest><twTotPathDel>4.974</twTotPathDel><twClkSkew dest = "0.509" src = "0.512">0.003</twClkSkew><twDelConst>8.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twSrc><twDest BELType='FF'>ddr2_comp/counter_wr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr2_comp/validr</twComp><twBEL>ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>ddr2_comp/validr</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/wr_state_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ddr2_comp/wr_state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ddr2_comp/rd_en</twComp><twBEL>ddr2_comp/_n0323_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>ddr2_comp/_n0323_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>ddr2_comp/counter_wr&lt;3&gt;</twComp><twBEL>ddr2_comp/counter_wr_2</twBEL></twPathDel><twLogDel>1.154</twLogDel><twRouteDel>3.820</twRouteDel><twTotDel>4.974</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.000">img_clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_clk /
        0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3 (SLICE_X26Y6.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROMO/datao_3</twSrc><twDest BELType="FF">jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROMO/datao_3</twSrc><twDest BELType='FF'>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/romo2datao_s&lt;10&gt;&lt;3&gt;</twComp><twBEL>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROMO/datao_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/romo2datao_s&lt;10&gt;&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y6.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_31</twComp><twBEL>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">img_clk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5 (SLICE_X38Y3.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5</twSrc><twDest BELType="FF">jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5</twSrc><twDest BELType='FF'>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s&lt;10&gt;&lt;5&gt;</twComp><twBEL>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y3.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s&lt;10&gt;&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y3.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_51</twComp><twBEL>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">img_clk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9 (SLICE_X44Y7.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9</twSrc><twDest BELType="FF">jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9</twSrc><twDest BELType='FF'>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">img_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y7.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s&lt;9&gt;&lt;9&gt;</twComp><twBEL>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s&lt;9&gt;&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_91</twComp><twBEL>jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">img_clk</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_clk /
        0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="202" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.876" period="16.000" constraintValue="16.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid_hack1/edid_slave/edid_rom/Mram_mem/CLKAWRCLK" logResource="edid_hack1/edid_slave/edid_rom/Mram_mem/CLKAWRCLK" locationPin="RAMB8_X1Y21.CLKAWRCLK" clockNet="img_clk"/><twPinLimit anchorID="203" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.876" period="16.000" constraintValue="16.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid_hack1/edid_slave/hdmi_rom/Mram_mem/CLKAWRCLK" logResource="edid_hack1/edid_slave/hdmi_rom/Mram_mem/CLKAWRCLK" locationPin="RAMB8_X1Y20.CLKAWRCLK" clockNet="img_clk"/><twPinLimit anchorID="204" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.876" period="16.000" constraintValue="16.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid_hack0/edid_slave/edid_rom/Mram_mem/CLKAWRCLK" logResource="edid_hack0/edid_slave/edid_rom/Mram_mem/CLKAWRCLK" locationPin="RAMB8_X0Y22.CLKAWRCLK" clockNet="img_clk"/></twPinLimitRpt></twConst><twConst anchorID="205" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;</twConstName><twItemCnt>3759</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1660</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.448</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X46Y73.A3), 5 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.202</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.438</twTotPathDel><twClkSkew dest = "1.972" src = "2.117">0.145</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;7&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>2.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.420</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.219</twTotPathDel><twClkSkew dest = "1.972" src = "2.118">0.146</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>1.219</twRouteDel><twTotDel>2.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.455</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.184</twTotPathDel><twClkSkew dest = "1.972" src = "2.118">0.146</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>1.184</twRouteDel><twTotDel>2.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X36Y64.A3), 5 paths
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.268</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.378</twTotPathDel><twClkSkew dest = "1.984" src = "2.123">0.139</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X37Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>2.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.633</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.013</twTotPathDel><twClkSkew dest = "1.984" src = "2.123">0.139</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X36Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;7&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>2.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.797</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>1.849</twTotPathDel><twClkSkew dest = "1.984" src = "2.123">0.139</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X37Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>0.866</twRouteDel><twTotDel>1.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X46Y73.A5), 5 paths
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.405</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.235</twTotPathDel><twClkSkew dest = "1.972" src = "2.117">0.145</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;7&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>1.242</twRouteDel><twTotDel>2.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.623</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.016</twTotPathDel><twClkSkew dest = "1.972" src = "2.118">0.146</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>2.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.658</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>1.981</twTotPathDel><twClkSkew dest = "1.972" src = "2.118">0.146</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.027</twRouteDel><twTotDel>1.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X30Y62.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0</twSrc><twDest BELType="RAM">hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew dest = "1.071" src = "1.022">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0</twSrc><twDest BELType='RAM'>hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X37Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.BI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y62.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/dpfo_dout&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (SLICE_X30Y62.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.227</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2</twSrc><twDest BELType="RAM">hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "1.071" src = "1.022">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2</twSrc><twDest BELType='RAM'>hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X37Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/rawword&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y62.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/dpfo_dout&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X44Y83.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/rawword_0</twSrc><twDest BELType="RAM">hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "1.042" src = "0.995">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/rawword_0</twSrc><twDest BELType='RAM'>hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y83.BI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y83.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/dpfo_dout&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H0</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="230"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="231" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y3.CLKOUT0" clockNet="hdmiMatri_Comp/tx_pllclk0"/><twPinLimit anchorID="232" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pclk_H"/><twPinLimit anchorID="233" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pclk_H"/></twPinLimitRpt></twConst><twConst anchorID="234" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_dvi_rx0_pllclk0 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx0_pllclk0&quot; TS_DVI_CLOCK0 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk0 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx0_pllclk0&quot; TS_DVI_CLOCK0 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="236" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 / 2 HIGH 50%;</twConstName><twItemCnt>1548</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>525</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.813</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d (SLICE_X50Y92.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.187</twSlack><twSrc BELType="OTHER">hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d</twDest><twTotPathDel>4.628</twTotPathDel><twClkSkew dest = "0.548" src = "0.648">0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d</twDest><twLogLvls>0</twLogLvls><twSrcSite>IODELAY_X27Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>IODELAY_X27Y52.BUSY</twSite><twDelType>Tiodcko_BUSY</twDelType><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.077</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_or&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d</twBEL></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>3.077</twRouteDel><twTotDel>4.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d (SLICE_X50Y92.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.920</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d</twDest><twTotPathDel>3.895</twTotPathDel><twClkSkew dest = "0.548" src = "0.648">0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y53.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>ILOGIC_X27Y53.VALID</twSite><twDelType>Tiscko_VALID</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.959</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_im</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>3.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (SLICE_X44Y87.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.960</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_0</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.941</twTotPathDel><twClkSkew dest = "0.231" src = "0.245">0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_0</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.153</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_1</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.748</twTotPathDel><twClkSkew dest = "0.231" src = "0.245">0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_1</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>2.303</twRouteDel><twTotDel>3.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.259</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.642</twTotPathDel><twClkSkew dest = "0.231" src = "0.245">0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.337</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>3.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2 (SLICE_X46Y89.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "1.035" src = "0.985">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H0</twSrcClk><twPathDel><twSite>SLICE_X45Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/flipgear</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.214</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2 (SLICE_X34Y79.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2</twDest><twTotPathDel>0.571</twTotPathDel><twClkSkew dest = "1.072" src = "0.995">-0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H0</twSrcClk><twPathDel><twSite>SLICE_X35Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/flipgear</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master (SLICE_X58Y82.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twComp><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master_rstpot</twBEL><twBEL>hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx0/pclkx2</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="253"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="254" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="hdmiMatri_Comp/dvi_rx0/pclkx2bufg/I0" logResource="hdmiMatri_Comp/dvi_rx0/pclkx2bufg/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="hdmiMatri_Comp/dvi_rx0/pllclk2"/><twPinLimit anchorID="255" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_rx0/dec_r/des_0/inc_data_int/CLK" logResource="hdmiMatri_Comp/dvi_rx0/dec_r/des_0/inc_data_int/CK" locationPin="SLICE_X46Y83.CLK" clockNet="hdmiMatri_Comp/dvi_rx0/pclkx2"/><twPinLimit anchorID="256" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_rx0/dec_r/des_0/busy_data_d/CLK" logResource="hdmiMatri_Comp/dvi_rx0/dec_r/des_0/busy_data_d/CK" locationPin="SLICE_X54Y81.CLK" clockNet="hdmiMatri_Comp/dvi_rx0/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="257" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twConstName><twItemCnt>30485</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4067</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.826</twMinPer></twConstHead><twPathRptBanner iPaths="834" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/red_i_0_BRB1 (SLICE_X12Y44.BX), 834 paths
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_0_BRB1</twDest><twTotPathDel>9.639</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_0_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P12</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P10</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>img_sel_comp/Y&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>img_sel_comp/red_i_0_BRB1</twComp><twBEL>img_sel_comp/red_i_0_BRB1</twBEL></twPathDel><twLogDel>6.196</twLogDel><twRouteDel>3.443</twRouteDel><twTotDel>9.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.218</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_0_BRB1</twDest><twTotPathDel>9.595</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_0_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P5</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P10</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>img_sel_comp/Y&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>img_sel_comp/red_i_0_BRB1</twComp><twBEL>img_sel_comp/red_i_0_BRB1</twBEL></twPathDel><twLogDel>6.196</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>9.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_0_BRB1</twDest><twTotPathDel>9.455</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_0_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P10</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P10</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>img_sel_comp/Y&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>img_sel_comp/red_i_0_BRB1</twComp><twBEL>img_sel_comp/red_i_0_BRB1</twBEL></twPathDel><twLogDel>6.196</twLogDel><twRouteDel>3.259</twRouteDel><twTotDel>9.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="834" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/red_i_3_BRB1 (SLICE_X8Y35.A4), 834 paths
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.836</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_3_BRB1</twDest><twTotPathDel>8.977</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_3_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P12</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P13</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>img_sel_comp/Y&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>img_sel_comp/red_i_6_BRB1</twComp><twBEL>img_sel_comp/Y&lt;13&gt;_rt</twBEL><twBEL>img_sel_comp/red_i_3_BRB1</twBEL></twPathDel><twLogDel>6.273</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>8.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_3_BRB1</twDest><twTotPathDel>8.933</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_3_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P5</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P13</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>img_sel_comp/Y&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>img_sel_comp/red_i_6_BRB1</twComp><twBEL>img_sel_comp/Y&lt;13&gt;_rt</twBEL><twBEL>img_sel_comp/red_i_3_BRB1</twBEL></twPathDel><twLogDel>6.273</twLogDel><twRouteDel>2.660</twRouteDel><twTotDel>8.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.020</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_3_BRB1</twDest><twTotPathDel>8.793</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_3_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P10</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P13</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>img_sel_comp/Y&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>img_sel_comp/red_i_6_BRB1</twComp><twBEL>img_sel_comp/Y&lt;13&gt;_rt</twBEL><twBEL>img_sel_comp/red_i_3_BRB1</twBEL></twPathDel><twLogDel>6.273</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>8.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="834" iCriticalPaths="0" sType="EndPoint">Paths for end point img_sel_comp/red_i_5_BRB1 (SLICE_X8Y35.B5), 834 paths
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.872</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_5_BRB1</twDest><twTotPathDel>8.941</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_5_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P12</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P15</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>img_sel_comp/Y&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>img_sel_comp/red_i_6_BRB1</twComp><twBEL>img_sel_comp/Y&lt;15&gt;_rt</twBEL><twBEL>img_sel_comp/red_i_5_BRB1</twBEL></twPathDel><twLogDel>6.273</twLogDel><twRouteDel>2.668</twRouteDel><twTotDel>8.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.916</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_5_BRB1</twDest><twTotPathDel>8.897</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_5_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P5</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P15</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>img_sel_comp/Y&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>img_sel_comp/red_i_6_BRB1</twComp><twBEL>img_sel_comp/Y&lt;15&gt;_rt</twBEL><twBEL>img_sel_comp/red_i_5_BRB1</twBEL></twPathDel><twLogDel>6.273</twLogDel><twRouteDel>2.624</twRouteDel><twTotDel>8.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.056</twSlack><twSrc BELType="DSP">img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType="FF">img_sel_comp/red_i_5_BRB1</twDest><twTotPathDel>8.757</twTotPathDel><twClkSkew dest = "0.477" src = "0.498">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.166</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twSrc><twDest BELType='FF'>img_sel_comp/red_i_5_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DSP48_X0Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H</twSrcClk><twPathDel><twSite>DSP48_X0Y5.P10</twSite><twDelType>Tdspcko_P_MREG</twDelType><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P15</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twComp><twBEL>img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>img_sel_comp/Y&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>img_sel_comp/red_i_6_BRB1</twComp><twBEL>img_sel_comp/Y&lt;15&gt;_rt</twBEL><twBEL>img_sel_comp/red_i_5_BRB1</twBEL></twPathDel><twLogDel>6.273</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>8.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP (SLICE_X48Y109.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_r/rawword_9</twSrc><twDest BELType="RAM">hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.973" src = "0.928">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_r/rawword_9</twSrc><twDest BELType='RAM'>hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_r/rawword&lt;9&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_r/rawword_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.220</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_r/rawword&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y109.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.098</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/dpfo_dout&lt;8&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.220</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H1</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X52Y107.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType="RAM">hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.370</twTotPathDel><twClkSkew dest = "0.968" src = "0.927">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType='RAM'>hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.BI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y107.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout&lt;0&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H1</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP (SLICE_X52Y108.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4</twSrc><twDest BELType="RAM">hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew dest = "0.970" src = "0.927">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4</twSrc><twDest BELType='RAM'>hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y109.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y108.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pclk_H1</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="282"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="283" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y3.CLKOUT0" clockNet="hdmiMatri_Comp/tx_pllclk0"/><twPinLimit anchorID="284" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pclk_H"/><twPinLimit anchorID="285" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pclk_H"/></twPinLimitRpt></twConst><twConst anchorID="286" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_dvi_rx1_pllclk0 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="287"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk0 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="288" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 / 2 HIGH 50%;</twConstName><twItemCnt>1548</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>542</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.360</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (SLICE_X58Y109.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.640</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.267</twTotPathDel><twClkSkew dest = "0.153" src = "0.161">0.008</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>2.894</twRouteDel><twTotDel>4.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.263</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.652</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>2.225</twRouteDel><twTotDel>3.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.411</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.492</twTotPathDel><twClkSkew dest = "0.242" src = "0.254">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.151</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (SLICE_X58Y108.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.701</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twDest><twTotPathDel>4.214</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>4.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.306</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twDest><twTotPathDel>3.599</twTotPathDel><twClkSkew dest = "0.152" src = "0.162">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>3.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.463</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twDest><twTotPathDel>3.439</twTotPathDel><twClkSkew dest = "0.241" src = "0.254">0.013</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.190</twLogDel><twRouteDel>2.249</twRouteDel><twTotDel>3.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 (SLICE_X58Y108.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.722</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twDest><twTotPathDel>4.193</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y109.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/valid_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.391</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>4.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.327</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twDest><twTotPathDel>3.578</twTotPathDel><twClkSkew dest = "0.152" src = "0.162">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>3.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.484</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twDest><twTotPathDel>3.418</twTotPathDel><twClkSkew dest = "0.241" src = "0.254">0.013</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y108.C1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y109.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.169</twLogDel><twRouteDel>2.249</twRouteDel><twTotDel>3.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2 (SLICE_X32Y107.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "0.971" src = "0.926">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H1</twSrcClk><twPathDel><twSite>SLICE_X33Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_b/flipgear</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y107.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_b/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_b/raw5bit_q&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q (SLICE_X32Y107.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.237</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew dest = "0.971" src = "0.926">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H1</twSrcClk><twPathDel><twSite>SLICE_X37Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_b/bitslip</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y107.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_b/bitslip</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_b/raw5bit_q&lt;4&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2 (SLICE_X50Y110.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2</twDest><twTotPathDel>0.569</twTotPathDel><twClkSkew dest = "0.973" src = "0.929">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pclk_H1</twSrcClk><twPathDel><twSite>SLICE_X46Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/flipgear</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2</twComp><twBEL>hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/dvi_rx1/pclkx2</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="313"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP
        &quot;hdmiMatri_Comp_dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="314" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="hdmiMatri_Comp/dvi_rx1/pclkx2bufg/I0" logResource="hdmiMatri_Comp/dvi_rx1/pclkx2bufg/I0" locationPin="BUFGMUX_X3Y16.I0" clockNet="hdmiMatri_Comp/dvi_rx1/pllclk2"/><twPinLimit anchorID="315" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter&lt;3&gt;/CLK" logResource="hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter_0/CK" locationPin="SLICE_X54Y105.CLK" clockNet="hdmiMatri_Comp/dvi_rx1/pclkx2"/><twPinLimit anchorID="316" type="MINHIGHPULSE" name="Trpw" slack="4.570" period="5.000" constraintValue="2.500" deviceLimit="0.215" physResource="hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter&lt;3&gt;/SR" logResource="hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter_0/SR" locationPin="SLICE_X54Y105.SR" clockNet="hdmiMatri_Comp/dvi_rx1/reset"/></twPinLimitRpt></twConst><twConst anchorID="317" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_tx_pllclk0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0&quot;         TS_pclk_tp / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="318"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0&quot;
        TS_pclk_tp / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="319" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2&quot;         TS_pclk_tp / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="320"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2&quot;
        TS_pclk_tp / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="321" type="MINPERIOD" name="Tbcper_I" slack="5.962" period="7.692" constraintValue="7.692" deviceLimit="1.730" freqLimit="578.035" physResource="hdmiMatri_Comp/tx_pclkx2_buf/I0" logResource="hdmiMatri_Comp/tx_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="hdmiMatri_Comp/tx_pllclk2"/><twPinLimit anchorID="322" type="MINPERIOD" name="Tcp" slack="7.262" period="7.692" constraintValue="7.692" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;/CLK" logResource="hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8/CK" locationPin="SLICE_X4Y14.CLK" clockNet="hdmiMatri_Comp/tx_pclkx2"/><twPinLimit anchorID="323" type="MINPERIOD" name="Tcp" slack="7.262" period="7.692" constraintValue="7.692" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;/CLK" logResource="hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9/CK" locationPin="SLICE_X4Y14.CLK" clockNet="hdmiMatri_Comp/tx_pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="324" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_tx_pllclk0_0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0_0&quot;         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="325"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk0_0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0_0&quot;
        TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="326" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_0&quot;         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="327"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_0&quot;
        TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="328" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="hdmiMatri_Comp/tx_pclkx2_buf/I0" logResource="hdmiMatri_Comp/tx_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="hdmiMatri_Comp/tx_pllclk2"/><twPinLimit anchorID="329" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;/CLK" logResource="hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8/CK" locationPin="SLICE_X4Y14.CLK" clockNet="hdmiMatri_Comp/tx_pclkx2"/><twPinLimit anchorID="330" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;/CLK" logResource="hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9/CK" locationPin="SLICE_X4Y14.CLK" clockNet="hdmiMatri_Comp/tx_pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="331" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_tx_pllclk0_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0_1&quot;         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="332"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk0_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0_1&quot;
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="333" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_1&quot;         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;</twConstName><twItemCnt>238</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>238</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.245</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12 (SLICE_X25Y107.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.755</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12</twDest><twTotPathDel>4.062</twTotPathDel><twClkSkew dest = "0.238" src = "0.254">0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X5Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/sync</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.349</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux41</twBEL><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>3.349</twRouteDel><twTotDel>4.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.814</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s</twDest><twTotPathDel>4.035</twTotPathDel><twClkSkew dest = "0.496" src = "0.480">-0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X8Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;5&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.660</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11 (SLICE_X25Y107.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.850</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11</twDest><twTotPathDel>3.967</twTotPathDel><twClkSkew dest = "0.238" src = "0.254">0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X5Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/sync</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.349</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;12&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux31</twBEL><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>3.349</twRouteDel><twTotDel>3.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_1&quot;
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out6</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twDest><twTotPathDel>0.221</twTotPathDel><twClkSkew dest = "0.521" src = "0.467">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out6</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X7Y110.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;7&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.109</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.322</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twBEL></twPathDel><twLogDel>-0.888</twLogDel><twRouteDel>1.109</twRouteDel><twTotDel>0.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>-401.8</twPctLog><twPctRoute>501.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s (OLOGIC_X4Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out7</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.521" src = "0.467">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out7</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X7Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;7&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.265</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.319</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s</twBEL></twPathDel><twLogDel>-0.951</twLogDel><twRouteDel>1.265</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>-302.9</twPctLog><twPctRoute>402.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m (OLOGIC_X12Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out14</twSrc><twDest BELType="FF">hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "0.521" src = "0.462">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out14</twSrc><twDest BELType='FF'>hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X27Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;14&gt;</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out14</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.276</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/n0011&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y117.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.313</twDelInfo><twComp>hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m</twComp><twBEL>hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m</twBEL></twPathDel><twLogDel>-0.945</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">hdmiMatri_Comp/tx_pclkx2</twDestClk><twPctLog>-285.5</twPctLog><twPctRoute>385.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="346"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_1&quot;
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="347" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="hdmiMatri_Comp/tx_pclkx2_buf/I0" logResource="hdmiMatri_Comp/tx_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="hdmiMatri_Comp/tx_pllclk2"/><twPinLimit anchorID="348" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;/CLK" logResource="hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8/CK" locationPin="SLICE_X4Y14.CLK" clockNet="hdmiMatri_Comp/tx_pclkx2"/><twPinLimit anchorID="349" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmiMatri_Comp/dvi_tx1/pixel2x/db&lt;11&gt;/CLK" logResource="hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9/CK" locationPin="SLICE_X4Y14.CLK" clockNet="hdmiMatri_Comp/tx_pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="350"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.369" errors="0" errorRollup="0" items="0" itemsRollup="264326"/><twConstRollup name="TS_pclk_tp" fullName="TS_pclk_tp = PERIOD TIMEGRP &quot;pclk_tp&quot; TS_clk / 0.65 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="5.327" actualRollup="3.460" errors="0" errorRollup="0" items="2868" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_tx_pllclk0" fullName="TS_hdmiMatri_Comp_tx_pllclk0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0&quot;         TS_pclk_tp / 10 HIGH 50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_tx_pllclk2" fullName="TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2&quot;         TS_pclk_tp / 2 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_clk / 1.04166667 HIGH 50%;" type="child" depth="1" requirement="9.600" prefType="period" actual="7.086" actualRollup="N/A" errors="0" errorRollup="0" items="21251" itemsRollup="0"/><twConstRollup name="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180" fullName="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180&quot; TS_clk / 6.25         PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0" fullName="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0&quot; TS_clk / 6.25         HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_clk /         0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="13.658" actualRollup="N/A" errors="0" errorRollup="0" items="240207" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="351"><twConstRollup name="TS_DVI_CLOCK0" fullName="TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.626" errors="0" errorRollup="0" items="0" itemsRollup="5457"/><twConstRollup name="TS_ramdo_0" fullName="TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.239" actualRollup="N/A" errors="0" errorRollup="0" items="30" itemsRollup="0"/><twConstRollup name="TS_ramra_0" fullName="TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.292" actualRollup="N/A" errors="0" errorRollup="0" items="120" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_dvi_rx0_pllclk1" fullName="TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx0_pllclk1&quot; TS_DVI_CLOCK0 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.448" actualRollup="3.460" errors="0" errorRollup="0" items="3759" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_tx_pllclk0_0" fullName="TS_hdmiMatri_Comp_tx_pllclk0_0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0_0&quot;         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_tx_pllclk2_0" fullName="TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_0&quot;         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_dvi_rx0_pllclk0" fullName="TS_hdmiMatri_Comp_dvi_rx0_pllclk0 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx0_pllclk0&quot; TS_DVI_CLOCK0 / 10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_dvi_rx0_pllclk2" fullName="TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx0_pllclk2&quot; TS_DVI_CLOCK0 / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.813" actualRollup="N/A" errors="0" errorRollup="0" items="1548" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="352"><twConstRollup name="TS_DVI_CLOCK1" fullName="TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.826" errors="0" errorRollup="0" items="0" itemsRollup="32421"/><twConstRollup name="TS_ramdo_1" fullName="TS_ramdo_1 = MAXDELAY FROM TIMEGRP &quot;bramgrp_1&quot; TO TIMEGRP &quot;fddbgrp_1&quot;         TS_DVI_CLOCK1;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="2.689" actualRollup="N/A" errors="0" errorRollup="0" items="30" itemsRollup="0"/><twConstRollup name="TS_ramra_1" fullName="TS_ramra_1 = MAXDELAY FROM TIMEGRP &quot;bramra_1&quot; TO TIMEGRP &quot;fddbgrp_1&quot;         TS_DVI_CLOCK1;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="3.596" actualRollup="N/A" errors="0" errorRollup="0" items="120" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_dvi_rx1_pllclk1" fullName="TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx1_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.826" actualRollup="8.490" errors="0" errorRollup="0" items="30485" itemsRollup="238"/><twConstRollup name="TS_hdmiMatri_Comp_tx_pllclk0_1" fullName="TS_hdmiMatri_Comp_tx_pllclk0_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk0_1&quot;         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_tx_pllclk2_1" fullName="TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP &quot;hdmiMatri_Comp_tx_pllclk2_1&quot;         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.245" actualRollup="N/A" errors="0" errorRollup="0" items="238" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_dvi_rx1_pllclk0" fullName="TS_hdmiMatri_Comp_dvi_rx1_pllclk0 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 / 10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_hdmiMatri_Comp_dvi_rx1_pllclk2" fullName="TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP         &quot;hdmiMatri_Comp_dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.360" actualRollup="N/A" errors="0" errorRollup="0" items="1548" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="353">0</twUnmetConstCnt><twDataSheet anchorID="354" twNameLen="15"><twClk2SUList anchorID="355" twDestWidth="12"><twDest>RX0_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="356" twDestWidth="12"><twDest>RX0_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="357" twDestWidth="12"><twDest>RX1_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="358" twDestWidth="12"><twDest>RX1_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="359" twDestWidth="12"><twDest>clk</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>9.826</twRiseRise></twClk2SU><twClk2SU><twSrc>clk</twSrc><twRiseRise>13.270</twRiseRise><twFallRise>5.874</twFallRise><twRiseFall>6.829</twRiseFall><twFallFall>8.519</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="360" twDestWidth="5"><twDest>ifclk</twDest><twClk2SU><twSrc>ifclk</twSrc><twRiseRise>14.649</twRiseRise><twFallRise>5.279</twFallRise><twRiseFall>7.895</twRiseFall><twFallFall>15.166</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="361"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>314062</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>57678</twConnCnt></twConstCov><twStats anchorID="362"><twMinPer>15.790</twMinPer><twFootnote number="1" /><twMaxFreq>63.331</twMaxFreq><twMaxFromToDel>7.292</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 30 05:22:27 2014 </twTimestamp></twFoot><twClientInfo anchorID="363"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 680 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
