{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631346214861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631346214872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 11 15:43:34 2021 " "Processing started: Sat Sep 11 15:43:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631346214872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346214872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_32 -c mux_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_32 -c mux_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346214872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631346215606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631346215607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631346228681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346228681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631346228685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346228685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16 " "Found entity 1: mux_16" {  } { { "mux_16.v" "" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631346228697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346228697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.v" "" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631346228702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346228702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_tb " "Found entity 1: mux_32_tb" {  } { { "mux_32_tb.v" "" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_32_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631346228732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346228732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_32 " "Elaborating entity \"mux_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631346228804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 mux_16:first_top " "Elaborating entity \"mux_16\" for hierarchy \"mux_16:first_top\"" {  } { { "mux_32.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631346228835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_16:first_top\|mux_8:first_top " "Elaborating entity \"mux_8\" for hierarchy \"mux_16:first_top\|mux_8:first_top\"" {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631346228860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_16:first_top\|mux_8:first_top\|mux_4:first_top " "Elaborating entity \"mux_4\" for hierarchy \"mux_16:first_top\|mux_8:first_top\|mux_4:first_top\"" {  } { { "mux_8.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631346228881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2.v 1 1 " "Using design file mux_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631346228927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631346228927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_16:first_top\|mux_8:first_top\|mux_4:first_top\|mux_2:first_top " "Elaborating entity \"mux_2\" for hierarchy \"mux_16:first_top\|mux_8:first_top\|mux_4:first_top\|mux_2:first_top\"" {  } { { "mux_4.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_4.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631346228928 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in0 second 6 32 " "Port \"in0\" on the entity instantiation of \"second\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "second" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229117 "|mux_32|mux_16:first_top|mux_2:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in1 second 6 32 " "Port \"in1\" on the entity instantiation of \"second\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "second" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229117 "|mux_32|mux_16:first_top|mux_2:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out second 6 32 " "Port \"out\" on the entity instantiation of \"second\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "mux_16.v" "second" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 9 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1631346229118 "|mux_32|mux_16:first_top|mux_2:second"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in0 first_bottom 6 32 " "Port \"in0\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229127 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in1 first_bottom 6 32 " "Port \"in1\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229128 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in2 first_bottom 6 32 " "Port \"in2\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229128 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in3 first_bottom 6 32 " "Port \"in3\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229128 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in4 first_bottom 6 32 " "Port \"in4\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229129 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in5 first_bottom 6 32 " "Port \"in5\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229129 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in6 first_bottom 6 32 " "Port \"in6\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229129 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in7 first_bottom 6 32 " "Port \"in7\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229130 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out first_bottom 6 32 " "Port \"out\" on the entity instantiation of \"first_bottom\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "mux_16.v" "first_bottom" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 7 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1631346229130 "|mux_32|mux_16:first_top|mux_8:first_bottom"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in0 first_top 6 32 " "Port \"in0\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229135 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in1 first_top 6 32 " "Port \"in1\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229135 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in2 first_top 6 32 " "Port \"in2\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229135 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in3 first_top 6 32 " "Port \"in3\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229136 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in4 first_top 6 32 " "Port \"in4\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229136 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in5 first_top 6 32 " "Port \"in5\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229136 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in6 first_top 6 32 " "Port \"in6\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229136 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "in7 first_top 6 32 " "Port \"in7\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1631346229137 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out first_top 6 32 " "Port \"out\" on the entity instantiation of \"first_top\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "mux_16.v" "first_top" { Text "C:/altera_lite/16.0/ECE_550/Lab_1/mux_16.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1631346229137 "|mux_32|mux_16:first_top|mux_8:first_top"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631346236517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631346236634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631346237377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631346237377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "197 " "Implemented 197 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631346237420 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631346237420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631346237420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631346237420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631346237440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 11 15:43:57 2021 " "Processing ended: Sat Sep 11 15:43:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631346237440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631346237440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631346237440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631346237440 ""}
