# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project LAB3_GD
# Compile of debouncer_fsm.sv was successful with warnings.
# Compile of debouncer_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv failed with 1 errors.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv failed with 4 errors.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 4 errors.
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv failed with 2 errors.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.scanner_fsm_tb
# vsim -gui work.scanner_fsm_tb 
# Start time: 14:15:09 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(17): (vopt-2912) Port 'co_keys' not found in module 'scanner_fsm' (4th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 14:15:10 on Sep 21,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 14
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.scanner_fsm_tb -voptargs=+acc
# vsim -gui work.scanner_fsm_tb -voptargs="+acc" 
# Start time: 14:15:47 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
# ** Error (suppressible): (vsim-3839) Variable '/scanner_fsm_tb/dut/enable', driven via a port connection, is multiply driven. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /scanner_fsm_tb/dut File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv Line: 14
# Error loading design
# End time: 14:16:11 on Sep 21,2025, Elapsed time: 0:00:24
# Errors: 1, Warnings: 3
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of scanner_fsm.sv failed with 2 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 14:23:12 on Sep 21,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
add wave -position end  sim:/scanner_fsm_tb/clk
add wave -position end  sim:/scanner_fsm_tb/reset
add wave -position end  sim:/scanner_fsm_tb/button_pressed
add wave -position end  sim:/scanner_fsm_tb/col_keys
run 2000
# PASSED!: Loop on S0 -- got d0=0 d1=0 expected d0=0 d1=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 -- got d0=0 d1=0 expected d0=0 d1=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 -- got d0=0 d1=0 expected d0=1 d1=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 -- got d0=0 d1=0 expected d0=1 d1=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 -- got d0=0 d1=0 expected d0=2 d1=2 at time 1180.
#    Time: 1180 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 -- got d0=0 d1=0 expected d0=2 d1=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 -- got d0=0 d1=0 expected d0=3 d1=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 -- got d0=0 d1=0 expected d0=3 d1=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# End time: 14:26:54 on Sep 21,2025, Elapsed time: 0:03:42
# Errors: 7, Warnings: 7
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 14:26:54 on Sep 21,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
add wave -position end  sim:/scanner_fsm_tb/clk
add wave -position end  sim:/scanner_fsm_tb/reset
add wave -position end  sim:/scanner_fsm_tb/button_pressed
add wave -position end  sim:/scanner_fsm_tb/col_keys
run 200
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
run 6000
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=0 nextstate=0 expected state=1 nextstate=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 1180.
#    Time: 1180 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(68)
#    Time: 2100 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 68
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 6000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=0 nextstate=0 expected state=1 nextstate=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 1180.
#    Time: 1180 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(68)
#    Time: 2100 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 68
add wave -position end  sim:/scanner_fsm_tb/dut/state
add wave -position end  sim:/scanner_fsm_tb/dut/nextstate
add wave -position end  sim:/scanner_fsm_tb/dut/enable
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 5000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=0 nextstate=0 expected state=1 nextstate=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 1180.
#    Time: 1180 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(68)
#    Time: 2100 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 68
wave zoom fit
# unknown or ambiguous subcommand "fit": must be cursor, full, in, last, out, or range
# Compile of scanner_fsm.sv was successful.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=0 expected state=1 nextstate=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 1180.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=3 nextstate=0 expected state=2 nextstate=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=3 nextstate=0 expected state=3 nextstate=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=3 expected state=3 nextstate=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# Compile of scanner_fsm.sv failed with 13 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 13 errors.
# Compile of scanner_fsm.sv failed with 13 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 13 errors.
# Error attempted to pushdown all children on .main_pane.cs.28 mode is tabbed children are paneframes 1
# Compile of scanner_fsm.sv failed with 13 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# 3 compiles, 1 failed with 13 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 13 errors.
# 3 compiles, 1 failed with 13 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=0 expected state=1 nextstate=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 1180.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=3 nextstate=0 expected state=2 nextstate=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=3 nextstate=0 expected state=3 nextstate=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=3 expected state=3 nextstate=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 630.
#    Time: 630 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=0 expected state=1 nextstate=1 at time 830.
#    Time: 830 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 980.
#    Time: 980 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 1180.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=3 nextstate=0 expected state=2 nextstate=3 at time 1650.
#    Time: 1650 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=3 nextstate=0 expected state=3 nextstate=3 at time 1850.
#    Time: 1850 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=3 expected state=3 nextstate=0 at time 2000.
#    Time: 2 ns  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(33): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(25).
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(34): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(25).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
run 2000
# No Design Loaded!
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 14:26:54 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt".
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(33): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(25).
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(34): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(25).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=11.
# Error loading design
# End time: 15:19:25 on Sep 21,2025, Elapsed time: 0:52:31
# Errors: 6, Warnings: 12
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 15:21:41 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(37): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(32).
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(38): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(32).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1.
# Error loading design
# End time: 15:21:42 on Sep 21,2025, Elapsed time: 0:00:01
# Errors: 3, Warnings: 3
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 15:25:54 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(61): (vopt-7063) Failed to find 'enable' in hierarchical name 'dut.enable'.
#         Region: scanner_fsm_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 15:25:55 on Sep 21,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 15:26:39 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Warning in wave window restart: ** UI-Msg (Warning): (vish-4014) No objects found matching '/scanner_fsm_tb/dut/enable'. 
C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.svC:/Users/gdavis/Desktop/e155-lab_3/fpga/src/divider.sv
# invalid command name "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.svC:/Users/gdavis/Desktop/e155-lab_3/fpga/src/divider.sv"
C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv
# couldn't execute "C:\Users\gdavis\Desktop\e155-lab_3\fpga\src\scanner_fsm_tb.sv": no such file or directory
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 272.
#    Time: 272 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=0 expected state=1 nextstate=1 at time 472.
#    Time: 472 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 622.
#    Time: 622 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=3 nextstate=0 expected state=2 nextstate=2 at time 822.
#    Time: 822 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S2 to S3 -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 972.
# ** Error: FAILED!: Loop on S3 --got state=2 nextstate=3 expected state=3 nextstate=3 at time 1172.
#    Time: 1172 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=1 nextstate=2 expected state=3 nextstate=0 at time 1322.
#    Time: 1322 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(68)
#    Time: 1422 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 68
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
run 200
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 122.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 132.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=2 nextstate=3 expected state=0 nextstate=1 at time 283.
#    Time: 283 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 493.
#    Time: 493 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S1 to S2 -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 644.
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 844.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=2 nextstate=2 expected state=2 nextstate=3 at time 994.
#    Time: 994 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=2 nextstate=2 expected state=3 nextstate=3 at time 1194.
#    Time: 1194 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=2 expected state=3 nextstate=0 at time 1344.
#    Time: 1344 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(70)
#    Time: 1444 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 70
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(33): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(26).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Load canceled
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 15:26:39 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(33): (vopt-7061) Variable 'enable' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(26).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=2.
# Error loading design
# End time: 15:37:54 on Sep 21,2025, Elapsed time: 0:11:15
# Errors: 4, Warnings: 3
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 15:41:10 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
 run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 132.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=2 nextstate=3 expected state=0 nextstate=1 at time 283.
#    Time: 283 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 493.
#    Time: 493 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S1 to S2 -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 644.
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 844.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=2 nextstate=2 expected state=2 nextstate=3 at time 994.
#    Time: 994 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=2 nextstate=2 expected state=3 nextstate=3 at time 1194.
#    Time: 1194 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=2 expected state=3 nextstate=0 at time 1344.
#    Time: 1344 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(70)
#    Time: 1444 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 70
# Causality operation skipped due to absence of debug database file
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 200
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 132.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 132.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=2 nextstate=3 expected state=0 nextstate=1 at time 283.
#    Time: 283 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 493.
#    Time: 493 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S1 to S2 -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 644.
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 844.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=2 nextstate=2 expected state=2 nextstate=3 at time 994.
#    Time: 994 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=2 nextstate=2 expected state=3 nextstate=3 at time 1194.
#    Time: 1194 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=2 expected state=3 nextstate=0 at time 1344.
#    Time: 1344 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(70)
#    Time: 1444 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 70
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 37.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=1 nextstate=2 expected state=0 nextstate=1 at time 93.
#    Time: 93 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=2 nextstate=2 expected state=1 nextstate=1 at time 208.
#    Time: 208 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=3 nextstate=0 expected state=1 nextstate=2 at time 264.
#    Time: 264 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 369.
#    Time: 369 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 424.
#    Time: 424 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 529.
#    Time: 529 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 584.
#    Time: 584 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(70)
#    Time: 684 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 70
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 37.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=1 nextstate=2 expected state=0 nextstate=1 at time 93.
#    Time: 93 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=2 nextstate=2 expected state=1 nextstate=1 at time 208.
#    Time: 208 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=3 nextstate=0 expected state=1 nextstate=2 at time 264.
#    Time: 264 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 369.
#    Time: 369 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 424.
#    Time: 424 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 529.
#    Time: 529 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 584.
#    Time: 584 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(70)
#    Time: 684 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 70
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 37.
# PASSED!: Nextstate on S0 to S1 -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 48.
# PASSED!: Loop on S1 -- got state=1 nextstate=1 expected state=1 nextstate=1 at time 118.
# PASSED!: Nextstate on S1 to S2 -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 129.
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 189.
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=2 nextstate=2 expected state=2 nextstate=3 at time 199.
#    Time: 199 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=2 nextstate=2 expected state=3 nextstate=3 at time 259.
#    Time: 259 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=2 nextstate=2 expected state=3 nextstate=0 at time 269.
#    Time: 269 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(70)
#    Time: 324 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 70
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 37.
# PASSED!: Nextstate on S0 to S1 -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 48.
# PASSED!: Loop on S1 -- got state=1 nextstate=1 expected state=1 nextstate=1 at time 118.
# PASSED!: Nextstate on S1 to S2 -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 129.
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 199.
# PASSED!: Nextstate on S2 to S3 -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 210.
# PASSED!: Loop on S3 -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 280.
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=1 expected state=3 nextstate=0 at time 291.
#    Time: 291 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(76)
#    Time: 346 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 76
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
# ** Error (suppressible): (vsim-3839) Variable '/scanner_fsm_tb/dut/enable', driven via a port connection, is multiply driven. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /scanner_fsm_tb/dut File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm.sv Line: 27
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 5 errors.
# 3 compiles, 1 failed with 5 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 15:41:10 on Sep 21,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 36.
#    Time: 36 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=0 nextstate=0 expected state=1 nextstate=1 at time 98.
#    Time: 98 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 101.
#    Time: 101 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 163.
#    Time: 163 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 166.
#    Time: 166 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 228.
#    Time: 228 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 231.
#    Time: 231 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(76)
#    Time: 282 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 76
add wave -position end  sim:/scanner_fsm_tb/dut/enable
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# End time: 16:01:08 on Sep 21,2025, Elapsed time: 0:19:58
# Errors: 8, Warnings: 6
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 16:01:08 on Sep 21,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
add wave -position end  sim:/scanner_fsm_tb/dut/clk
add wave -position end  sim:/scanner_fsm_tb/dut/reset
add wave -position end  sim:/scanner_fsm_tb/dut/button_pressed
add wave -position end  sim:/scanner_fsm_tb/dut/col_keys
add wave -position end  sim:/scanner_fsm_tb/dut/state
add wave -position end  sim:/scanner_fsm_tb/dut/nextstate
add wave -position end  sim:/scanner_fsm_tb/dut/enable
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 36.
#    Time: 36 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=0 nextstate=0 expected state=1 nextstate=1 at time 98.
#    Time: 98 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S2 --got state=0 nextstate=0 expected state=1 nextstate=2 at time 101.
#    Time: 101 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S2 --got state=0 nextstate=0 expected state=2 nextstate=2 at time 163.
#    Time: 163 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2 to S3 --got state=0 nextstate=0 expected state=2 nextstate=3 at time 166.
#    Time: 166 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=0 nextstate=0 expected state=3 nextstate=3 at time 228.
#    Time: 228 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S0 --got state=0 nextstate=0 expected state=3 nextstate=0 at time 231.
#    Time: 231 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(76)
#    Time: 282 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 76
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=0 expected state=0 nextstate=1 at time 36.
#    Time: 36 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 98.
#    Time: 98 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=0 nextstate=0 expected state=4 nextstate=1 at time 101.
#    Time: 101 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(84)
#    Time: 152 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 84
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=4 expected state=0 nextstate=1 at time 532.
#    Time: 532 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 544.
#    Time: 544 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=0 nextstate=4 expected state=4 nextstate=1 at time 547.
#    Time: 547 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(82)
#    Time: 598 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 82
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=4 expected state=0 nextstate=1 at time 532.
#    Time: 532 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 544.
#    Time: 544 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=0 nextstate=4 expected state=4 nextstate=1 at time 547.
#    Time: 547 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(82)
#    Time: 598 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 82
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=4 expected state=0 nextstate=1 at time 82.
#    Time: 82 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 94.
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 97.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(82)
#    Time: 148 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 82
run 2000000000
# ** Error: Simulation did not complete in time.
#    Time: 5 ns  Scope: scanner_fsm_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 89
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(90)
#    Time: 5 ns  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 90
clear
# invalid command name "clear"
.main clear
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 200000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=4 expected state=0 nextstate=1 at time 82.
#    Time: 82 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 94.
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 97.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(82)
#    Time: 148 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 82
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 200000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 33.
# ** Error: FAILED!: Nextstate on S0 to S1 --got state=0 nextstate=4 expected state=0 nextstate=1 at time 82.
#    Time: 82 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 94.
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=4 nextstate=0 expected state=4 nextstate=1 at time 97.
#    Time: 97 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(82)
#    Time: 148 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 82
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 200000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=0 nextstate=0 expected state=4 nextstate=1 at time 142.
#    Time: 142 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(81)
#    Time: 193 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 81
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 96.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(80)
#    Time: 147 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 80
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 96.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(81)
#    Time: 147 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 81
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 96.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(81)
#    Time: 147 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 81
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 96.
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 141.
#    Time: 141 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S1A --got state=3 nextstate=7 expected state=1 nextstate=1 at time 201.
#    Time: 201 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1A back to S1 --got state=7 nextstate=3 expected state=5 nextstate=1 at time 213.
#    Time: 213 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1A to S1 --got state=7 nextstate=0 expected state=5 nextstate=2 at time 216.
#    Time: 216 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 261.
# PASSED!: Nextstate on S2 to S2A -- got state=2 nextstate=6 expected state=2 nextstate=6 at time 321.
# PASSED!: Loop on S2A back to S2 -- got state=6 nextstate=2 expected state=6 nextstate=2 at time 333.
# PASSED!: Nextstate on S2A to S1 -- got state=6 nextstate=3 expected state=6 nextstate=3 at time 336.
# ** Error: FAILED!: Loop on S3 --got state=1 nextstate=1 expected state=3 nextstate=3 at time 381.
#    Time: 381 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S3A --got state=1 nextstate=5 expected state=3 nextstate=7 at time 441.
#    Time: 441 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3A back to S3 --got state=5 nextstate=1 expected state=7 nextstate=3 at time 453.
#    Time: 453 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3A to S3 --got state=5 nextstate=2 expected state=7 nextstate=2 at time 456.
#    Time: 456 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(122)
#    Time: 507 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 122
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=1 nextstate=5 expected state=4 nextstate=1 at time 105.
#    Time: 105 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 141.
#    Time: 141 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S1A --got state=3 nextstate=7 expected state=1 nextstate=1 at time 201.
#    Time: 201 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1A back to S1 --got state=7 nextstate=3 expected state=5 nextstate=1 at time 213.
#    Time: 213 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1A to S1 --got state=7 nextstate=0 expected state=5 nextstate=2 at time 216.
#    Time: 216 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 261.
# PASSED!: Nextstate on S2 to S2A -- got state=2 nextstate=6 expected state=2 nextstate=6 at time 321.
# PASSED!: Loop on S2A back to S2 -- got state=6 nextstate=2 expected state=6 nextstate=2 at time 333.
# PASSED!: Nextstate on S2A to S1 -- got state=6 nextstate=3 expected state=6 nextstate=3 at time 336.
# ** Error: FAILED!: Loop on S3 --got state=1 nextstate=1 expected state=3 nextstate=3 at time 381.
#    Time: 381 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S3A --got state=1 nextstate=5 expected state=3 nextstate=7 at time 441.
#    Time: 441 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3A back to S3 --got state=5 nextstate=1 expected state=7 nextstate=3 at time 453.
#    Time: 453 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3A to S3 --got state=5 nextstate=2 expected state=7 nextstate=2 at time 456.
#    Time: 456 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(122)
#    Time: 507 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 122
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0 -- got state=4 nextstate=0 expected state=4 nextstate=0 at time 93.
# ** Error: FAILED!: Nextstate on S0A to S1 --got state=1 nextstate=5 expected state=4 nextstate=1 at time 105.
#    Time: 105 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 141.
#    Time: 141 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S1A --got state=3 nextstate=7 expected state=1 nextstate=1 at time 201.
#    Time: 201 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1A back to S1 --got state=7 nextstate=3 expected state=5 nextstate=1 at time 213.
#    Time: 213 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1A to S1 --got state=7 nextstate=0 expected state=5 nextstate=2 at time 216.
#    Time: 216 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 261.
# PASSED!: Nextstate on S2 to S2A -- got state=2 nextstate=6 expected state=2 nextstate=6 at time 321.
# PASSED!: Loop on S2A back to S2 -- got state=6 nextstate=2 expected state=6 nextstate=2 at time 333.
# PASSED!: Nextstate on S2A to S1 -- got state=6 nextstate=3 expected state=6 nextstate=3 at time 336.
# ** Error: FAILED!: Loop on S3 --got state=1 nextstate=1 expected state=3 nextstate=3 at time 381.
#    Time: 381 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S3A --got state=1 nextstate=5 expected state=3 nextstate=7 at time 441.
#    Time: 441 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3A back to S3 --got state=5 nextstate=1 expected state=7 nextstate=3 at time 453.
#    Time: 453 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3A to S3 --got state=5 nextstate=2 expected state=7 nextstate=2 at time 456.
#    Time: 456 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(122)
#    Time: 507 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 122
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 2000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 141.
#    Time: 141 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 211.
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 261.
#    Time: 261 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S1A --got state=3 nextstate=7 expected state=1 nextstate=1 at time 321.
#    Time: 321 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1A back to S1 --got state=7 nextstate=3 expected state=5 nextstate=1 at time 333.
#    Time: 333 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1A to S1 --got state=7 nextstate=0 expected state=5 nextstate=2 at time 336.
#    Time: 336 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 381.
# PASSED!: Nextstate on S2 to S2A -- got state=2 nextstate=6 expected state=2 nextstate=6 at time 441.
# PASSED!: Loop on S2A back to S2 -- got state=6 nextstate=2 expected state=6 nextstate=2 at time 453.
# PASSED!: Nextstate on S2A to S1 -- got state=6 nextstate=3 expected state=6 nextstate=3 at time 456.
# ** Error: FAILED!: Loop on S3 --got state=1 nextstate=1 expected state=3 nextstate=3 at time 501.
#    Time: 501 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S3A --got state=1 nextstate=5 expected state=3 nextstate=7 at time 561.
#    Time: 561 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3A back to S3 --got state=5 nextstate=1 expected state=7 nextstate=3 at time 573.
#    Time: 573 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3A to S3 --got state=5 nextstate=2 expected state=7 nextstate=2 at time 576.
#    Time: 576 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(124)
#    Time: 627 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 124
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 141.
#    Time: 141 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 211.
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 261.
#    Time: 261 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S1A --got state=3 nextstate=7 expected state=1 nextstate=1 at time 321.
#    Time: 321 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1A back to S1 --got state=3 nextstate=3 expected state=5 nextstate=1 at time 381.
#    Time: 381 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1A to S1 --got state=3 nextstate=7 expected state=5 nextstate=2 at time 442.
#    Time: 442 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 501.
# PASSED!: Nextstate on S2 to S2A -- got state=2 nextstate=6 expected state=2 nextstate=6 at time 561.
# ** Error: FAILED!: Loop on S2A back to S2 --got state=2 nextstate=2 expected state=6 nextstate=2 at time 621.
#    Time: 621 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2A to S1 --got state=2 nextstate=6 expected state=6 nextstate=3 at time 682.
#    Time: 682 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=1 nextstate=1 expected state=3 nextstate=3 at time 741.
#    Time: 741 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S3A --got state=1 nextstate=5 expected state=3 nextstate=7 at time 801.
#    Time: 801 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3A back to S3 --got state=1 nextstate=1 expected state=7 nextstate=3 at time 861.
#    Time: 861 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3A to S3 --got state=1 nextstate=5 expected state=7 nextstate=2 at time 922.
#    Time: 922 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(127)
#    Time: 973 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 127
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 141.
#    Time: 141 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S1 -- got state=4 nextstate=1 expected state=4 nextstate=1 at time 211.
# ** Error: FAILED!: Loop on S1 --got state=3 nextstate=3 expected state=1 nextstate=1 at time 261.
#    Time: 261 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1 to S1A --got state=3 nextstate=7 expected state=1 nextstate=1 at time 321.
#    Time: 321 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S1A back to S1 --got state=3 nextstate=3 expected state=5 nextstate=1 at time 381.
#    Time: 381 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S1A to S1 --got state=3 nextstate=7 expected state=5 nextstate=2 at time 442.
#    Time: 442 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S2 -- got state=2 nextstate=2 expected state=2 nextstate=2 at time 501.
# PASSED!: Nextstate on S2 to S2A -- got state=2 nextstate=6 expected state=2 nextstate=6 at time 561.
# ** Error: FAILED!: Loop on S2A back to S2 --got state=2 nextstate=2 expected state=6 nextstate=2 at time 621.
#    Time: 621 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S2A to S1 --got state=2 nextstate=6 expected state=6 nextstate=3 at time 682.
#    Time: 682 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3 --got state=1 nextstate=1 expected state=3 nextstate=3 at time 741.
#    Time: 741 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3 to S3A --got state=1 nextstate=5 expected state=3 nextstate=7 at time 801.
#    Time: 801 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Loop on S3A back to S3 --got state=1 nextstate=1 expected state=7 nextstate=3 at time 861.
#    Time: 861 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S3A to S3 --got state=1 nextstate=5 expected state=7 nextstate=2 at time 922.
#    Time: 922 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(128)
#    Time: 973 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 128
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 4 errors.
# 3 compiles, 1 failed with 4 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 4 errors.
# 3 compiles, 1 failed with 4 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv failed with 4 errors.
# 3 compiles, 1 failed with 4 errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 151.
#    Time: 151 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S0B -- got state=4 nextstate=8 expected state=4 nextstate=8 at time 211.
# ** Error: FAILED!: Loop on S0B back to S0 --got state=4 nextstate=8 expected state=4 nextstate=0 at time 218.
#    Time: 218 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S0B to S1 --got state=0 nextstate=0 expected state=8 nextstate=1 at time 261.
#    Time: 261 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(136)
#    Time: 312 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 136
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 151.
#    Time: 151 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S0B -- got state=4 nextstate=8 expected state=4 nextstate=8 at time 211.
# ** Error: FAILED!: Loop on S0B back to S0 --got state=4 nextstate=8 expected state=4 nextstate=0 at time 218.
#    Time: 218 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Error: FAILED!: Nextstate on S0B to S1 --got state=0 nextstate=0 expected state=8 nextstate=1 at time 261.
#    Time: 261 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(135)
#    Time: 312 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 135
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 151.
#    Time: 151 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S0B -- got state=4 nextstate=8 expected state=4 nextstate=8 at time 211.
# ** Error: FAILED!: Loop on S0B back to S0 --got state=4 nextstate=8 expected state=4 nextstate=0 at time 218.
#    Time: 218 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0B to S1 -- got state=8 nextstate=1 expected state=8 nextstate=1 at time 261.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(135)
#    Time: 312 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 135
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# ** Error: FAILED!: Loop on S0A back to S0 --got state=0 nextstate=0 expected state=4 nextstate=0 at time 151.
#    Time: 151 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0A to S0B -- got state=4 nextstate=8 expected state=4 nextstate=8 at time 211.
# ** Error: FAILED!: Loop on S0B back to S0 --got state=4 nextstate=8 expected state=4 nextstate=0 at time 218.
#    Time: 218 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Nextstate on S0B to S1 -- got state=8 nextstate=1 expected state=8 nextstate=1 at time 261.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(135)
#    Time: 312 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 135
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
 restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(55): (vopt-7063) Failed to find 'SB' in hierarchical name 'dut.SB'.
#         Region: scanner_fsm_tb
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_1.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_1.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
run 20000
# No Design Loaded!
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 16:01:08 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_1.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_1.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt".
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(55): (vopt-7063) Failed to find 'SB' in hierarchical name 'dut.SB'.
#         Region: scanner_fsm_tb
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_1.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt/_lib3_1.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/lab3_gd/work/@_opt".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=11.
# Error loading design
# End time: 17:18:10 on Sep 21,2025, Elapsed time: 1:17:02
# Errors: 2, Warnings: 12
# A time value could not be extracted from the current line
# Compile of scanner_fsm_tb.sv was successful.
# Compile of divider.sv was successful.
# Compile of scanner_fsm.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.scanner_fsm_tb
# vsim -gui -voptargs="+acc" work.scanner_fsm_tb 
# Start time: 17:19:34 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_fsm_tb(fast)
# Loading work.scanner_fsm(fast)
# Loading work.divider(fast)
run 20000
# PASSED!: Loop on S0 -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 23.
# PASSED!: Nextstate on S0 to S0A -- got state=0 nextstate=4 expected state=0 nextstate=4 at time 81.
# PASSED!: Loop on S0A back to S0A -- got state=4 nextstate=4 expected state=4 nextstate=4 at time 93.
# ** Error: FAILED!: Nextstate on S0A to S0B --got state=8 nextstate=8 expected state=4 nextstate=8 at time 105.
#    Time: 105 ps  Scope: scanner_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv Line: 28
# PASSED!: Loop on S0B back to S0B -- got state=8 nextstate=8 expected state=8 nextstate=8 at time 107.
# PASSED!: Nextstate on S0B to S1 -- got state=8 nextstate=1 expected state=8 nextstate=1 at time 141.
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv(131)
#    Time: 192 ps  Iteration: 0  Instance: /scanner_fsm_tb
# Break in Module scanner_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/scanner_fsm_tb.sv line 131
# End time: 17:22:48 on Sep 21,2025, Elapsed time: 0:03:14
# Errors: 1, Warnings: 3
