<!DOCTYPE html>
<html>
<head>
    <meta charset="utf-8">
    <meta name="description" content="PCI_EXPRESS_LINK_CAPABILITIES_REGISTER - NtDoc, the native NT API online documentation">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <title>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER - NtDoc</title>
    <link rel="apple-touch-icon" sizes="180x180" href="icons/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="icons/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="icons/favicon-16x16.png">
    <link rel="manifest" href="icons/site.webmanifest">
    <link rel="mask-icon" href="icons/safari-pinned-tab.svg" color="#5bbad5">
    <meta name="msapplication-TileColor" content="#da532c">
    <meta name="msapplication-config" content="icons/browserconfig.xml">
    <meta name="theme-color" content="#ffffff">
    <noscript id="dark-mode-toggle-stylesheets">
        <link rel="stylesheet" href="modules/water-2.1.1-light.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/water-2.1.1-dark.css" media="(prefers-color-scheme: dark)">
        <link rel="stylesheet" href="modules/highlight.js/styles/github.ntdoc.min.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/highlight.js/styles/github-dark-dimmed.ntdoc.min.css" media="(prefers-color-scheme: dark)">
    </noscript>
    <script src="dark-mode-toggle-stylesheets-loader.min.js"></script>
    <link rel="stylesheet" href="modules/virtual-select/virtual-select.css">
    <link rel="stylesheet" href="ntdoc.css">
    <noscript>
        <link rel="stylesheet" href="ntdoc-noscript.css">
    </noscript>
</head>
<body>
    <header>
        <a href="."><img class="ntdoc-title-logo" src="logo.png" alt="logo"></a>
        <h1 class="ntdoc-title">
            PCI_EXPRESS_LINK_CAPABILITIES_REGISTER - NtDoc
        </h1>
        <div class="ntdoc-subtitle">
            Native API online documentation, based on the System Informer
            (formerly Process Hacker) <a target="_blank"
            href="https://github.com/winsiderss/systeminformer/tree/master/phnt">phnt
            headers</a>
        </div>
        <div id="ntdoc-search-select"></div>
    </header>
    <div class="ntdoc-code-elements">
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header language-cpp">// miniport.h

</span><span class="ntdoc-code-intro language-cpp"></span><span class="ntdoc-code-body language-cpp">typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {
  struct {
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> MaximumLinkSpeed : 4;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> MaximumLinkWidth : 6;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> ActiveStatePMSupport : 2;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> L0sExitLatency : 3;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> L1ExitLatency : 3;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> ClockPowerManagement : 1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> SurpriseDownErrorReportingCapable : 1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> DataLinkLayerActiveReportingCapable : 1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> LinkBandwidthNotificationCapability : 1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> AspmOptionalityCompliance : 1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> Rsvd : 1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> PortNumber : 8;
  } DUMMYSTRUCTNAME;
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>  AsULONG;
} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;</span><span class="ntdoc-code-footer language-cpp"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_link_capabilities_register">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header language-cpp">// ntddk.h

</span><span class="ntdoc-code-intro language-cpp"></span><span class="ntdoc-code-body language-cpp">typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {
  struct {
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> MaximumLinkSpeed  :4;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> MaximumLinkWidth  :6;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> ActiveStatePMSupport  :2;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> L0sExitLatency  :3;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> L1ExitLatency  :3;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> ClockPowerManagement  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> SurpriseDownErrorReportingCapable  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> DataLinkLayerActiveReportingCapable  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> LinkBandwidthNotificationCapability:1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> AspmOptionalityCompliance:1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> Rsvd  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> PortNumber  :8;
  };
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>  AsULONG;
} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;</span><span class="ntdoc-code-footer language-cpp"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-_pci_express_link_capabilities_register">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
</div>
<div class="ntdoc-descriptions">
<div class="ntdoc-description-title">
<h1>NtDoc</h1>
</div>
<div class="ntdoc-description">
<div class="ntdoc-description-none">
<p>No description available.</p>
</div>
<div class="ntdoc-description-links">
<a target="_blank" href="https://github.com/m417z/ntdoc/blob/main/descriptions/pci_express_link_capabilities_register.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-miniport-_pci_express_link_capabilities_register)</h1>
</div>
<div class="ntdoc-description ntdoc-description-selected">
<h2>Description</h2>
<p>The <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> union describes a PCI Express (PCIe) link capabilities register of a PCIe capability structure.</p>
<h2>Members</h2>
<h3><code>DUMMYSTRUCTNAME</code></h3>
<p>The <strong>DUMMYSTRUCTNAME</strong> structure.</p>
<h3><code>DUMMYSTRUCTNAME.MaximumLinkSpeed</code></h3>
<p>The maximum link speed of the PCIe link. The only valid value is:</p>
<p><strong>1</strong>
2.5 gigabits per second</p>
<p>All other values are reserved.</p>
<h3><code>DUMMYSTRUCTNAME.MaximumLinkWidth</code></h3>
<p>The maximum link width (number of lanes) implemented by the component. Possible values are:</p>
<p><strong>1</strong>
x1 (1 lane)</p>
<p><strong>2</strong>
x2 (2 lanes)</p>
<p><strong>4</strong>
x4 (4 lanes)</p>
<p><strong>8</strong>
x8 (8 lanes)</p>
<p><strong>12</strong>
x12 (12 lanes)</p>
<p><strong>16</strong>
x16 (16 lanes)</p>
<p><strong>32</strong>
x32 (32 lanes)</p>
<p>All other values are reserved.</p>
<h3><code>DUMMYSTRUCTNAME.ActiveStatePMSupport</code></h3>
<p>The level of active state power management supported on the PCIe link. Possible values are:</p>
<p><strong>L0sEntrySupport</strong>
L0s is supported.</p>
<p><strong>L0sAndL1EntrySupport</strong>
L0s and L1 are supported.</p>
<p>All other values are reserved.</p>
<h3><code>DUMMYSTRUCTNAME.L0sExitLatency</code></h3>
<p>The L0s exit latency for the PCIe link. This value indicates the length of time this port requires to complete a transition from L0s to L0.</p>
<p><strong>L0s_Below64ns</strong>
Less than 64 nanoseconds</p>
<p><strong>L0s_64ns_128ns</strong>
64 nanoseconds to 128 nanoseconds</p>
<p><strong>L0s_128ns_256ns</strong>
128 nanoseconds to 256 nanoseconds</p>
<p><strong>L0s_256ns_512ns</strong>
256 nanoseconds to 512 nanoseconds</p>
<p><strong>L0s_512ns_1us</strong>
512 nanoseconds to 1 microsecond</p>
<p><strong>L0s_1us_2us</strong>
1 microsecond to 2 microseconds</p>
<p><strong>L0s_2us_4us</strong>
2 microseconds to 4 microseconds</p>
<p><strong>L0s_Above4us</strong>
More than 4 microseconds</p>
<h3><code>DUMMYSTRUCTNAME.L1ExitLatency</code></h3>
<p>The L1 exit latency for the PCIe link. This value indicates the length of time this port requires to complete a transition from L1 to L0.</p>
<p><strong>L1_Below1us</strong>
Less than 1 microsecond</p>
<p><strong>L1_1us_2us</strong>
1 microsecond to 2 microseconds</p>
<p><strong>L1_2us_4us</strong>
2 microseconds to 4 microseconds</p>
<p><strong>L1_4us_8us</strong>
4 microseconds to 8 microseconds</p>
<p><strong>L1_8us_16us</strong>
8 microseconds to 16 microseconds</p>
<p><strong>L1_16us_32us</strong>
16 microseconds to 32 microseconds</p>
<p><strong>L1_32us_64us</strong>
32 microseconds to 64 microseconds</p>
<p><strong>L1_Above64us</strong>
More than 64 microseconds</p>
<p>This value is ignored if the <strong>ActiveStatePMSupport</strong> member is not set to <strong>L0sAndL1EntrySupport</strong>.</p>
<h3><code>DUMMYSTRUCTNAME.ClockPowerManagement</code></h3>
<p>A single bit that indicates that the component supports clock power management.</p>
<h3><code>DUMMYSTRUCTNAME.SurpriseDownErrorReportingCapable</code></h3>
<p>A single bit that indicates that the component supports the optional capability of detecting and reporting a surprise-down error condition. This bit only applies to downstream ports.</p>
<h3><code>DUMMYSTRUCTNAME.DataLinkLayerActiveReportingCapable</code></h3>
<p>A single bit that indicates that the component supports the optional capability of reporting the data link active state of the data link control and management state machine. This bit only applies to downstream ports. Hot-plug capable downstream ports must support this capability.</p>
<h3><code>DUMMYSTRUCTNAME.LinkBandwidthNotificationCapability</code></h3>
<p>Defines the <strong><a href="ulong" title="typedef unsigned long ULONG;">ULONG</a></strong> member <strong>LinkBandwidthNotificationCapability</strong>.</p>
<h3><code>DUMMYSTRUCTNAME.AspmOptionalityCompliance</code></h3>
<p>Defines the <strong><a href="ulong" title="typedef unsigned long ULONG;">ULONG</a></strong> member <strong>AspmOptionalityCompliance</strong>.</p>
<h3><code>DUMMYSTRUCTNAME.Rsvd</code></h3>
<p>Reserved.</p>
<h3><code>DUMMYSTRUCTNAME.PortNumber</code></h3>
<p>The PCIe port number for the PCIe link.</p>
<h3><code>AsULONG</code></h3>
<p>A <strong><a href="ulong" title="typedef unsigned long ULONG;">ULONG</a></strong> representation of the contents of the <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure.</p>
<h2>Remarks</h2>
<p>The <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure is available in Windows Server 2008 and later versions of Windows.</p>
<p>A <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure is contained in the <a href="pci_express_capability" title="typedef struct _PCI_EXPRESS_CAPABILITY {&#10;  PCI_CAPABILITIES_HEADER                    Header;&#10;  PCI_EXPRESS_CAPABILITIES_REGISTER          ExpressCapabilities;&#10;  PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER   DeviceCapabilities;&#10;  PCI_EXPRESS_DEVICE_CONTROL_REGISTER        DeviceControl;&#10;  PCI_EXPRESS_DEVICE_STATUS_REGISTER         DeviceStatus;&#10;  PCI_EXPRESS_LINK_CAPABILITIES_REGISTER     LinkCapabilities;&#10;  PCI_EXPRESS_LINK_CONTROL_REGISTER          LinkControl;&#10;  PCI_EXPRESS_LINK_STATUS_REGISTER           LinkStatus;&#10;  PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER     SlotCapabilities;&#10;  PCI_EXPRESS_SLOT_CONTROL_REGISTER          SlotControl;&#10;  PCI_EXPRESS_SLOT_STATUS_REGISTER           SlotStatus;&#10;  PCI_EXPRESS_ROOT_CONTROL_REGISTER          RootControl;&#10;  PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER     RootCapabilities;&#10;  PCI_EXPRESS_ROOT_STATUS_REGISTER           RootStatus;&#10;  PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER DeviceCapabilities2;&#10;  PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER      DeviceControl2;&#10;  PCI_EXPRESS_DEVICE_STATUS_2_REGISTER       DeviceStatus2;&#10;  PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER   LinkCapabilities2;&#10;  PCI_EXPRESS_LINK_CONTROL_2_REGISTER        LinkControl2;&#10;...">PCI_EXPRESS_CAPABILITY</a> structure.</p>
<h2>See also</h2>
<p><a href="pci_express_capability" title="typedef struct _PCI_EXPRESS_CAPABILITY {&#10;  PCI_CAPABILITIES_HEADER                    Header;&#10;  PCI_EXPRESS_CAPABILITIES_REGISTER          ExpressCapabilities;&#10;  PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER   DeviceCapabilities;&#10;  PCI_EXPRESS_DEVICE_CONTROL_REGISTER        DeviceControl;&#10;  PCI_EXPRESS_DEVICE_STATUS_REGISTER         DeviceStatus;&#10;  PCI_EXPRESS_LINK_CAPABILITIES_REGISTER     LinkCapabilities;&#10;  PCI_EXPRESS_LINK_CONTROL_REGISTER          LinkControl;&#10;  PCI_EXPRESS_LINK_STATUS_REGISTER           LinkStatus;&#10;  PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER     SlotCapabilities;&#10;  PCI_EXPRESS_SLOT_CONTROL_REGISTER          SlotControl;&#10;  PCI_EXPRESS_SLOT_STATUS_REGISTER           SlotStatus;&#10;  PCI_EXPRESS_ROOT_CONTROL_REGISTER          RootControl;&#10;  PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER     RootCapabilities;&#10;  PCI_EXPRESS_ROOT_STATUS_REGISTER           RootStatus;&#10;  PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER DeviceCapabilities2;&#10;  PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER      DeviceControl2;&#10;  PCI_EXPRESS_DEVICE_STATUS_2_REGISTER       DeviceStatus2;&#10;  PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER   LinkCapabilities2;&#10;  PCI_EXPRESS_LINK_CONTROL_2_REGISTER        LinkControl2;&#10;...">PCI_EXPRESS_CAPABILITY</a></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_link_capabilities_register">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/miniport/ns-miniport-_pci_express_link_capabilities_register.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-ntddk-_pci_express_link_capabilities_register)</h1>
</div>
<div class="ntdoc-description">
<h1>_PCI_EXPRESS_LINK_CAPABILITIES_REGISTER structure (ntddk.h)</h1>
<h2>Description</h2>
<p>The <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure describes a PCI Express (PCIe) link capabilities register of a PCIe capability structure.</p>
<h2>Members</h2>
<h3><code>DUMMYSTRUCTNAME</code></h3>
<h3><code>AsULONG</code></h3>
<p>A <strong><a href="ulong" title="typedef unsigned long ULONG;">ULONG</a></strong> representation of the contents of the <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure.</p>
<h3><code>DUMMYSTRUCTNAME.MaximumLinkSpeed</code></h3>
<p>The maximum link speed of the PCIe link (when <a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a> is not implemented or the value of <a rel="noopener" target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-pci_express_link_capabilities_2_register#members">SupportedLinkSpeedsVector</a> is 0). If <a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a> is implemented, then <strong>SupportedLinkSpeedsVector</strong> is used and <strong>MaximumLinkSpeed</strong> is disregarded on Windows.</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1</strong></td>
<td>2.5 GT/s</td>
</tr>
<tr>
<td><strong>2</strong></td>
<td>5.0 GT/s</td>
</tr>
<tr>
<td>All other values</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
<h3><code>DUMMYSTRUCTNAME.MaximumLinkWidth</code></h3>
<p>The maximum link width (number of lanes) implemented by the component. Possible values are:</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1</strong></td>
<td>x1 (1 lane)</td>
</tr>
<tr>
<td><strong>2</strong></td>
<td>x2 (2 lanes)</td>
</tr>
<tr>
<td><strong>4</strong></td>
<td>x4 (4 lanes)</td>
</tr>
<tr>
<td><strong>8</strong></td>
<td>x8 (8 lanes)</td>
</tr>
<tr>
<td><strong>12</strong></td>
<td>x12 (12 lanes)</td>
</tr>
<tr>
<td><strong>16</strong></td>
<td>x16 (16 lanes)</td>
</tr>
<tr>
<td><strong>32</strong></td>
<td>x32 (32 lanes)</td>
</tr>
<tr>
<td>All other values</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
<h3><code>DUMMYSTRUCTNAME.ActiveStatePMSupport</code></h3>
<p>The level of active state power management supported on the PCIe link. Possible values are:</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>L0sEntrySupport</strong></td>
<td>L0s is supported.</td>
</tr>
<tr>
<td><strong>L0sAndL1EntrySupport</strong></td>
<td>L0s and L1 are supported.</td>
</tr>
<tr>
<td>All other values</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
<h3><code>DUMMYSTRUCTNAME.ClockPowerManagement</code></h3>
<p>A single bit that indicates that the component supports clock power management.</p>
<h3><code>DUMMYSTRUCTNAME.DataLinkLayerActiveReportingCapable</code></h3>
<p>A single bit that indicates that the component supports the optional capability of reporting the data link active state of the data link control and management state machine. This bit only applies to downstream ports. Hot-plug capable downstream ports must support this capability.</p>
<h3><code>DUMMYSTRUCTNAME.L0sExitLatency</code></h3>
<p>The L0s exit latency for the PCIe link. This value indicates the length of time this port requires to complete a transition from L0s to L0.</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>L0s_Below64ns</strong></td>
<td>Less than 64 nanoseconds</td>
</tr>
<tr>
<td><strong>L0s_64ns_128ns</strong></td>
<td>64 nanoseconds to 128 nanoseconds</td>
</tr>
<tr>
<td><strong>L0s_128ns_256ns</strong></td>
<td>128 nanoseconds to 256 nanoseconds</td>
</tr>
<tr>
<td><strong>L0s_256ns_512ns</strong></td>
<td>256 nanoseconds to 512 nanoseconds</td>
</tr>
<tr>
<td><strong>L0s_512ns_1us</strong></td>
<td>512 nanoseconds to 1 microsecond</td>
</tr>
<tr>
<td><strong>L0s_1us_2us</strong></td>
<td>1 microsecond to 2 microseconds</td>
</tr>
<tr>
<td><strong>L0s_2us_4us</strong></td>
<td>2 microseconds to 4 microseconds</td>
</tr>
<tr>
<td><strong>L0s_Above4us</strong></td>
<td>More than 4 microseconds</td>
</tr>
</tbody>
</table>
<h3><code>DUMMYSTRUCTNAME.L1ExitLatency</code></h3>
<p>The L1 exit latency for the PCIe link. This value indicates the length of time this port requires to complete a transition from L1 to L0.</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>L1_Below1us</strong></td>
<td>Less than 1 microsecond</td>
</tr>
<tr>
<td><strong>L1_1us_2us</strong></td>
<td>1 microsecond to 2 microseconds</td>
</tr>
<tr>
<td><strong>L1_2us_4us</strong></td>
<td>2 microseconds to 4 microseconds</td>
</tr>
<tr>
<td><strong>L1_4us_8us</strong></td>
<td>4 microseconds to 8 microseconds</td>
</tr>
<tr>
<td><strong>L1_8us_16us</strong></td>
<td>8 microseconds to 16 microseconds</td>
</tr>
<tr>
<td><strong>L1_16us_32us</strong></td>
<td>16 microseconds to 32 microseconds</td>
</tr>
<tr>
<td><strong>L1_32us_64us</strong></td>
<td>32 microseconds to 64 microseconds</td>
</tr>
<tr>
<td><strong>L1_Above64us</strong></td>
<td>More than 64 microseconds</td>
</tr>
</tbody>
</table>
<p>This value is ignored if the <strong>ActiveStatePMSupport</strong> member is not set to <strong>L0sAndL1EntrySupport</strong>.</p>
<h3><code>DUMMYSTRUCTNAME.SurpriseDownErrorReportingCapable</code></h3>
<p>A single bit that indicates that the component supports the optional capability of detecting and reporting a surprise-down error condition. This bit only applies to downstream ports.</p>
<h3><code>DUMMYSTRUCTNAME.LinkBandwidthNotificationCapability</code></h3>
<h3><code>DUMMYSTRUCTNAME.AspmOptionalityCompliance</code></h3>
<h3><code>DUMMYSTRUCTNAME.Rsvd</code></h3>
<p>Reserved.</p>
<h3><code>DUMMYSTRUCTNAME.PortNumber</code></h3>
<p>The PCIe port number for the PCIe link.</p>
<h2>Syntax</h2>
<pre><code class="language-cpp">typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {
  struct {
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> MaximumLinkSpeed  :4;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> MaximumLinkWidth  :6;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> ActiveStatePMSupport  :2;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> L0sExitLatency  :3;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> L1ExitLatency  :3;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> ClockPowerManagement  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> SurpriseDownErrorReportingCapable  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> DataLinkLayerActiveReportingCapable  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> LinkBandwidthNotificationCapability:1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> AspmOptionalityCompliance:1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> Rsvd  :1;
    <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a> PortNumber  :8;
  };
  <a href="ulong" title="typedef unsigned long ULONG;">ULONG</a>  AsULONG;
} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;
</code></pre>
<h2>Remarks</h2>
<p>The <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure is available in Windows Server 2008 and later versions of Windows.</p>
<p>A <strong>PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</strong> structure is contained in the <a rel="noopener" target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-_pci_express_capability">PCI_EXPRESS_CAPABILITY_REGISTER</a> structure.</p>
<h2>See also</h2>
<p><a rel="noopener" target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-_pci_express_capability">PCI_EXPRESS_CAPABILITY_REGISTER</a></p>
<p><a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-_pci_express_link_capabilities_register">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/ntddk/ns-ntddk-_pci_express_link_capabilities_register.md">Edit description on GitHub</a>
</div>
</div>
</div>

    <!-- For sticky footer: https://stackoverflow.com/a/34146411 -->
    <div class="spacer"></div>
    <footer>
        By <a href="https://m417z.com/" target="_blank" rel="noopener">m417z</a> &bull;
        content by <a href="https://github.com/diversenok" target="_blank" rel="noopener">diversenok</a> &bull;
        <a href="https://github.com/m417z/ntdoc" target="_blank" rel="noopener">GitHub repository</a> &bull;
        <dark-mode-toggle permanent></dark-mode-toggle>
    </footer>
    <!-- Google tag (gtag.js) -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-YWF4NP61SX"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());

        gtag('config', 'G-YWF4NP61SX');
    </script>
    <script src="modules/jquery-3.7.0.min.js"></script>
    <script src="modules/q-1.5.1.js"></script>
    <script src="modules/virtual-select/virtual-select-jquery.min.js"></script>
    <script src="modules/popper-2.11.8.min.js"></script>
    <script src="modules/tippy-6.3.7.min.js"></script>
    <script src="modules/anchor-5.0.0.min.js"></script>
    <script src="modules/highlight.js/highlight.min.js"></script>
    <script type="module" src="modules/dark-mode-toggle-0.14.6.min.mjs"></script>
    <script src="ntdoc.js"></script>
</body>
</html>
