Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :goeders-ssh2
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/new/top.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/SKG.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CONTROL.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WF.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WKG.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/RF.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CRYPTO_PATH.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/KEY_SCHED.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/hight.v" (library work)
@I::"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/hdl/cpu8080.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@E: CG389 :"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/new/top.v":31:21:31:38|Reference to undefined module fixed_point_sqrt
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 24 16:40:00 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 24 16:40:00 2019

###########################################################]
