Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Equalizer
Version: J-2014.09-SP5
Date   : Tue Dec  8 20:55:11 2015
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iDigCore/rht_LP_BS/FIR_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iDigCore/rht_sum_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Equalizer          TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iDigCore/rht_LP_BS/FIR_reg[2]/CP (DFQD1BWP)             0.00       0.00 r
  iDigCore/rht_LP_BS/FIR_reg[2]/Q (DFQD1BWP)              0.12       0.12 f
  U1438/ZN (XNR2D1BWP)                                    0.14       0.26 r
  U2286/ZN (CKND3BWP)                                     0.06       0.32 f
  U2287/ZN (CKND16BWP)                                    0.06       0.38 r
  U5980/ZN (ND2D8BWP)                                     0.07       0.45 f
  U10943/ZN (OAI22D1BWP)                                  0.06       0.51 r
  mult_x_166/U241/S (CMPE42D1BWP)                         0.31       0.82 f
  U16376/CO (CMPE42D1BWP)                                 0.25       1.07 f
  U1188/ZN (NR2XD0BWP)                                    0.06       1.14 r
  U3873/ZN (NR2XD0BWP)                                    0.05       1.19 f
  U3718/ZN (CKND2D0BWP)                                   0.05       1.25 r
  U9263/Z (OR2XD1BWP)                                     0.05       1.29 r
  U9321/ZN (OAI22D1BWP)                                   0.03       1.32 f
  U9326/ZN (ND2D1BWP)                                     0.03       1.36 r
  U5627/ZN (ND2D2BWP)                                     0.03       1.39 f
  U9334/Z (AO21D1BWP)                                     0.06       1.44 f
  U9335/CO (FA1D2BWP)                                     0.07       1.51 f
  U9338/S (FA1D2BWP)                                      0.08       1.60 f
  U9345/ZN (OAI31D4BWP)                                   0.07       1.67 r
  U9346/Z (CKBD12BWP)                                     0.06       1.73 r
  U13420/ZN (IOA21D2BWP)                                  0.02       1.76 f
  DP_OP_262J1_123_4391/U48/S (CMPE42D1BWP)                0.29       2.05 f
  U1911/CO (FA1D1BWP)                                     0.13       2.18 f
  U1907/CO (FA1D1BWP)                                     0.07       2.25 f
  U1902/CO (FA1D1BWP)                                     0.07       2.32 f
  U1895/CO (FA1D1BWP)                                     0.07       2.38 f
  U1894/CO (FA1D1BWP)                                     0.07       2.45 f
  U1891/CO (FA1D1BWP)                                     0.07       2.52 f
  U1885/CO (FA1D1BWP)                                     0.07       2.58 f
  U1882/CO (FA1D1BWP)                                     0.07       2.65 f
  U1877/CO (FA1D1BWP)                                     0.07       2.72 f
  U1872/CO (FA1D1BWP)                                     0.07       2.79 f
  U1866/CO (FA1D1BWP)                                     0.07       2.85 f
  U1863/CO (FA1D1BWP)                                     0.07       2.92 f
  U1862/CO (FA1D1BWP)                                     0.07       2.99 f
  U1858/CO (FA1D1BWP)                                     0.07       3.05 f
  U1855/CO (FA1D1BWP)                                     0.07       3.13 f
  U1851/ZN (XNR2D0BWP)                                    0.08       3.20 r
  iDigCore/rht_sum_reg[17]/D (DFQD1BWP)                   0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.33       3.33
  clock network delay (ideal)                             0.00       3.33
  clock uncertainty                                      -0.10       3.23
  iDigCore/rht_sum_reg[17]/CP (DFQD1BWP)                  0.00       3.23 r
  library setup time                                     -0.03       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
