{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666460365298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666460365298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 11:39:25 2022 " "Processing started: Sat Oct 22 11:39:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666460365298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460365298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_ind_reg -c b16_ind_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_ind_reg -c b16_ind_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460365298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666460365875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666460365875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_ind_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_ind_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460373651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460373651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460373987 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460373987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460373987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_ind_reg " "Elaborating entity \"b16_ind_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666460374019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1666460374023 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666460374023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374044 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:inst16 " "Elaborating entity \"adder16\" for hierarchy \"adder16:inst16\"" {  } { { "b16_ind_reg.bdf" "inst16" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -960 -840 -688 -864 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder16:inst16\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder16:inst16\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666460374056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374068 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out bus_split_out:inst15 " "Elaborating entity \"bus_split_out\" for hierarchy \"bus_split_out:inst15\"" {  } { { "b16_ind_reg.bdf" "inst15" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -888 -1000 -856 -584 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374080 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_en:inst34 " "Elaborating entity \"b16_en\" for hierarchy \"b16_en:inst34\"" {  } { { "b16_ind_reg.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -312 1152 1312 -232 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx muxx:inst14 " "Elaborating entity \"muxx\" for hierarchy \"muxx:inst14\"" {  } { { "b16_ind_reg.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 168 -664 -584 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxx:inst14\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxx:inst14\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxx:inst14\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxx:inst14\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxx:inst14\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxx:inst14\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666460374120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666460374120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666460374120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666460374120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666460374120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666460374120 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666460374120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460374164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e muxx:inst14\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"muxx:inst14\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374176 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst9 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst9\"" {  } { { "b16_ind_reg.bdf" "inst9" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 160 -816 -672 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16bit_latch:inst32 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16bit_latch:inst32\"" {  } { { "b16_ind_reg.bdf" "inst32" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -312 784 1000 -216 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666460374188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666460374188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reginput " "Pin \"reginput\" not connected" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666460374188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666460374196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666460374196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16bit_latch:inst32\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16bit_latch:inst32\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[15\] GND " "Pin \"regout\[15\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[14\] GND " "Pin \"regout\[14\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[13\] GND " "Pin \"regout\[13\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[12\] GND " "Pin \"regout\[12\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[11\] GND " "Pin \"regout\[11\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[10\] GND " "Pin \"regout\[10\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[9\] GND " "Pin \"regout\[9\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[8\] GND " "Pin \"regout\[8\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[7\] GND " "Pin \"regout\[7\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[6\] GND " "Pin \"regout\[6\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[5\] GND " "Pin \"regout\[5\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[4\] GND " "Pin \"regout\[4\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[3\] GND " "Pin \"regout\[3\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[2\] GND " "Pin \"regout\[2\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[1\] GND " "Pin \"regout\[1\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[0\] GND " "Pin \"regout\[0\]\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -288 1328 1504 -272 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666460374566 "|b16_ind_reg|regout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666460374566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666460374622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666460374860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666460374860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[15\] " "No output dependent on input pin \"readenableset13\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[14\] " "No output dependent on input pin \"readenableset13\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[13\] " "No output dependent on input pin \"readenableset13\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[12\] " "No output dependent on input pin \"readenableset13\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[11\] " "No output dependent on input pin \"readenableset13\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[10\] " "No output dependent on input pin \"readenableset13\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[9\] " "No output dependent on input pin \"readenableset13\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[8\] " "No output dependent on input pin \"readenableset13\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[7\] " "No output dependent on input pin \"readenableset13\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[6\] " "No output dependent on input pin \"readenableset13\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[5\] " "No output dependent on input pin \"readenableset13\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[4\] " "No output dependent on input pin \"readenableset13\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[3\] " "No output dependent on input pin \"readenableset13\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[2\] " "No output dependent on input pin \"readenableset13\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[1\] " "No output dependent on input pin \"readenableset13\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readenableset13\[0\] " "No output dependent on input pin \"readenableset13\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1392 -1064 -1048 -1184 "readenableset13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|readenableset13[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[15\] " "No output dependent on input pin \"writeenableset\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[14\] " "No output dependent on input pin \"writeenableset\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[13\] " "No output dependent on input pin \"writeenableset\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[12\] " "No output dependent on input pin \"writeenableset\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[11\] " "No output dependent on input pin \"writeenableset\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[10\] " "No output dependent on input pin \"writeenableset\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[9\] " "No output dependent on input pin \"writeenableset\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[8\] " "No output dependent on input pin \"writeenableset\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[7\] " "No output dependent on input pin \"writeenableset\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[6\] " "No output dependent on input pin \"writeenableset\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[5\] " "No output dependent on input pin \"writeenableset\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[4\] " "No output dependent on input pin \"writeenableset\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[3\] " "No output dependent on input pin \"writeenableset\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[2\] " "No output dependent on input pin \"writeenableset\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[1\] " "No output dependent on input pin \"writeenableset\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeenableset\[0\] " "No output dependent on input pin \"writeenableset\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1352 72 88 -1152 "writeenableset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|writeenableset[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -280 368 536 -264 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[15\] " "No output dependent on input pin \"reginput\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[14\] " "No output dependent on input pin \"reginput\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[13\] " "No output dependent on input pin \"reginput\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[12\] " "No output dependent on input pin \"reginput\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[11\] " "No output dependent on input pin \"reginput\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[10\] " "No output dependent on input pin \"reginput\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[9\] " "No output dependent on input pin \"reginput\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[8\] " "No output dependent on input pin \"reginput\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[7\] " "No output dependent on input pin \"reginput\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[6\] " "No output dependent on input pin \"reginput\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[5\] " "No output dependent on input pin \"reginput\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[4\] " "No output dependent on input pin \"reginput\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[3\] " "No output dependent on input pin \"reginput\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[2\] " "No output dependent on input pin \"reginput\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[1\] " "No output dependent on input pin \"reginput\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[0\] " "No output dependent on input pin \"reginput\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -216 384 560 -200 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|reginput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666460374906 "|b16_ind_reg|generala"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666460374906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666460374910 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666460374910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666460374910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666460374910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666460374922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 22 11:39:34 2022 " "Processing ended: Sat Oct 22 11:39:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666460374922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666460374922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666460374922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666460374922 ""}
