module lfsr_5
  (input  rst_n,
   input  enable_in,
   input  clk,
   output [4:0] q_out);
  wire [4:0] ak_test;
  reg [4:0] p0_reg;
  wire n38072_o;
  wire n38074_o;
  wire n38075_o;
  wire n38076_o;
  wire [3:0] n38077_o;
  wire [4:0] n38078_o;
  wire [4:0] n38091_o;
  reg [4:0] n38092_q;
  wire [4:0] n38093_o;
  reg [4:0] n38094_q;
  assign q_out = ak_test;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:76:10  */
  assign ak_test = n38092_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:79:14  */
  always @*
    p0_reg = n38094_q; // (isignal)
  initial
    p0_reg = 5'bXXXXX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:82:14  */
  assign n38072_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:88:28  */
  assign n38074_o = ak_test[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:91:45  */
  assign n38075_o = ak_test[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:91:34  */
  assign n38076_o = n38074_o ^ n38075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:94:34  */
  assign n38077_o = p0_reg[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:94:29  */
  assign n38078_o = {n38076_o, n38077_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  assign n38091_o = enable_in ? n38078_o : ak_test;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  always @(posedge clk or posedge n38072_o)
    if (n38072_o)
      n38092_q <= 5'b11111;
    else
      n38092_q <= n38091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  assign n38093_o = enable_in ? n38078_o : p0_reg;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/lfsr.vhd:86:5  */
  always @(posedge clk or posedge n38072_o)
    if (n38072_o)
      n38094_q <= 5'b11111;
    else
      n38094_q <= n38093_o;
endmodule

module mul_inferred_32_32_2
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  sign_i,
   input  [31:0] a_i,
   input  [31:0] b_i,
   output [63:0] product_o);
  wire [127:0] r;
  wire [127:0] rin;
  wire n38044_o;
  wire [63:0] n38045_o;
  wire [63:0] n38046_o;
  wire [63:0] n38047_o;
  wire [63:0] n38048_o;
  wire [63:0] n38049_o;
  wire [63:0] n38050_o;
  wire [63:0] n38051_o;
  wire [63:0] n38052_o;
  wire [127:0] n38053_o;
  wire [63:0] n38054_o;
  wire n38057_o;
  wire [127:0] n38060_o;
  wire [127:0] n38066_o;
  reg [127:0] n38067_q;
  assign product_o = n38054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:39:10  */
  assign r = n38067_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:39:13  */
  assign rin = n38053_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:463:15  */
  assign n38044_o = ~sign_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n38045_o = {32'b0, a_i};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n38046_o = {32'b0, b_i};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:464:46  */
  assign n38047_o = n38045_o * n38046_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n38048_o = {{32{a_i[31]}}, a_i}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n38049_o = {{32{b_i[31]}}, b_i}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:466:44  */
  assign n38050_o = n38048_o * n38049_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:463:7  */
  assign n38051_o = n38044_o ? n38047_o : n38050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:56:36  */
  assign n38052_o = r[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:56:61  */
  assign n38053_o = {n38052_o, n38051_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:62:24  */
  assign n38054_o = r[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:72:18  */
  assign n38057_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:76:9  */
  assign n38060_o = init_i ? 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:74:5  */
  assign n38066_o = en_i ? n38060_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul_inferred.vhd:74:5  */
  always @(posedge clk_i or posedge n38057_o)
    if (n38057_o)
      n38067_q <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n38067_q <= n38066_o;
endmodule

module basic_fifo_flags_beh_38_8_6_2
  (input  reset_n_i,
   input  clk_i,
   input  wr_en_i,
   input  [37:0] wr_data_i,
   input  rd_en_i,
   output almost_full_o,
   output full_o,
   output [37:0] rd_data_o,
   output almost_empty_o,
   output empty_o);
  wire [303:0] r_fifo_data;
  wire [2:0] r_wr_index;
  wire [2:0] r_rd_index;
  wire [3:0] r_fifo_count;
  wire w_full;
  wire w_empty;
  wire n37892_o;
  wire n37894_o;
  wire n37895_o;
  wire [31:0] n37896_o;
  wire [31:0] n37898_o;
  wire [3:0] n37899_o;
  wire n37900_o;
  wire n37901_o;
  wire [31:0] n37902_o;
  wire [31:0] n37904_o;
  wire [3:0] n37905_o;
  wire [3:0] n37906_o;
  wire [3:0] n37907_o;
  wire n37908_o;
  wire n37909_o;
  wire [31:0] n37910_o;
  wire n37912_o;
  wire [31:0] n37913_o;
  wire [31:0] n37915_o;
  wire [2:0] n37916_o;
  wire [2:0] n37918_o;
  wire n37920_o;
  wire n37921_o;
  wire [31:0] n37922_o;
  wire n37924_o;
  wire [31:0] n37925_o;
  wire [31:0] n37927_o;
  wire [2:0] n37928_o;
  wire [2:0] n37930_o;
  wire [2:0] n37933_o;
  wire [303:0] n37950_o;
  reg [303:0] n37951_q;
  wire [2:0] n37952_o;
  reg [2:0] n37953_q;
  wire [2:0] n37954_o;
  reg [2:0] n37955_q;
  reg [3:0] n37956_q;
  wire [2:0] n37958_o;
  wire [31:0] n37962_o;
  wire n37964_o;
  wire n37965_o;
  wire [31:0] n37968_o;
  wire n37970_o;
  wire n37971_o;
  wire [31:0] n37974_o;
  wire n37976_o;
  wire n37977_o;
  wire [31:0] n37980_o;
  wire n37982_o;
  wire n37983_o;
  wire n37985_o;
  wire n37986_o;
  wire n37987_o;
  wire n37988_o;
  wire n37989_o;
  wire n37990_o;
  wire n37991_o;
  wire n37992_o;
  wire n37993_o;
  wire n37994_o;
  wire n37995_o;
  wire n37996_o;
  wire n37997_o;
  wire n37998_o;
  wire n37999_o;
  wire n38000_o;
  wire n38001_o;
  wire n38002_o;
  wire [37:0] n38003_o;
  wire [37:0] n38004_o;
  wire [37:0] n38005_o;
  wire [37:0] n38006_o;
  wire [37:0] n38007_o;
  wire [37:0] n38008_o;
  wire [37:0] n38009_o;
  wire [37:0] n38010_o;
  wire [37:0] n38011_o;
  wire [37:0] n38012_o;
  wire [37:0] n38013_o;
  wire [37:0] n38014_o;
  wire [37:0] n38015_o;
  wire [37:0] n38016_o;
  wire [37:0] n38017_o;
  wire [37:0] n38018_o;
  wire [303:0] n38019_o;
  wire [37:0] n38020_o;
  wire [37:0] n38021_o;
  wire [37:0] n38022_o;
  wire [37:0] n38023_o;
  wire [37:0] n38024_o;
  wire [37:0] n38025_o;
  wire [37:0] n38026_o;
  wire [37:0] n38027_o;
  wire [1:0] n38028_o;
  reg [37:0] n38029_o;
  wire [1:0] n38030_o;
  reg [37:0] n38031_o;
  wire n38032_o;
  wire [37:0] n38033_o;
  assign almost_full_o = n37977_o;
  assign full_o = w_full;
  assign rd_data_o = n38033_o;
  assign almost_empty_o = n37983_o;
  assign empty_o = w_empty;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:61:10  */
  assign r_fifo_data = n37951_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:65:10  */
  assign r_wr_index = n37953_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:66:10  */
  assign r_rd_index = n37955_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:69:10  */
  assign r_fifo_count = n37956_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:71:10  */
  assign w_full = n37965_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:72:10  */
  assign w_empty = n37971_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:78:18  */
  assign n37892_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:37  */
  assign n37894_o = ~rd_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:25  */
  assign n37895_o = wr_en_i & n37894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:38  */
  assign n37896_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:38  */
  assign n37898_o = n37896_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:86:25  */
  assign n37899_o = n37898_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:22  */
  assign n37900_o = ~wr_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:28  */
  assign n37901_o = n37900_o & rd_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:38  */
  assign n37902_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:38  */
  assign n37904_o = n37902_o - 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:88:25  */
  assign n37905_o = n37904_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:87:7  */
  assign n37906_o = n37901_o ? n37905_o : r_fifo_count;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:85:7  */
  assign n37907_o = n37895_o ? n37899_o : n37906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:92:36  */
  assign n37908_o = ~w_full;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:92:25  */
  assign n37909_o = wr_en_i & n37908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:23  */
  assign n37910_o = {29'b0, r_wr_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:23  */
  assign n37912_o = n37910_o == 32'b00000000000000000000000000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:36  */
  assign n37913_o = {29'b0, r_wr_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:36  */
  assign n37915_o = n37913_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:96:25  */
  assign n37916_o = n37915_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:93:9  */
  assign n37918_o = n37912_o ? 3'b000 : n37916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:101:37  */
  assign n37920_o = ~w_empty;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:101:25  */
  assign n37921_o = rd_en_i & n37920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:23  */
  assign n37922_o = {29'b0, r_rd_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:23  */
  assign n37924_o = n37922_o == 32'b00000000000000000000000000000111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:36  */
  assign n37925_o = {29'b0, r_rd_index};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:36  */
  assign n37927_o = n37925_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:105:25  */
  assign n37928_o = n37927_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:102:9  */
  assign n37930_o = n37924_o ? 3'b000 : n37928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:21  */
  assign n37933_o = 3'b111 - r_wr_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n37950_o = wr_en_i ? n38019_o : r_fifo_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37892_o)
    if (n37892_o)
      n37951_q <= 304'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n37951_q <= n37950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n37952_o = n37909_o ? n37918_o : r_wr_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37892_o)
    if (n37892_o)
      n37953_q <= 3'b000;
    else
      n37953_q <= n37952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  assign n37954_o = n37921_o ? n37930_o : r_rd_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37892_o)
    if (n37892_o)
      n37955_q <= 3'b000;
    else
      n37955_q <= n37954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:83:5  */
  always @(posedge clk_i or posedge n37892_o)
    if (n37892_o)
      n37956_q <= 4'b0000;
    else
      n37956_q <= n37907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:28  */
  assign n37958_o = 3'b111 - r_rd_index;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:36  */
  assign n37962_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:36  */
  assign n37964_o = n37962_o == 32'b00000000000000000000000000001000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:119:18  */
  assign n37965_o = n37964_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:36  */
  assign n37968_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:36  */
  assign n37970_o = n37968_o == 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:120:18  */
  assign n37971_o = n37970_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:43  */
  assign n37974_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:43  */
  assign n37976_o = $signed(n37974_o) > $signed(32'b00000000000000000000000000000110);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:122:25  */
  assign n37977_o = n37976_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:43  */
  assign n37980_o = {28'b0, r_fifo_count};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:43  */
  assign n37982_o = $signed(n37980_o) < $signed(32'b00000000000000000000000000000010);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:123:25  */
  assign n37983_o = n37982_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37985_o = n37933_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37986_o = ~n37985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37987_o = n37933_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37988_o = ~n37987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37989_o = n37986_o & n37988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37990_o = n37986_o & n37987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37991_o = n37985_o & n37988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37992_o = n37985_o & n37987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37993_o = n37933_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37994_o = ~n37993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37995_o = n37989_o & n37994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37996_o = n37989_o & n37993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37997_o = n37990_o & n37994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37998_o = n37990_o & n37993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n37999_o = n37991_o & n37994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38000_o = n37991_o & n37993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38001_o = n37992_o & n37994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38002_o = n37992_o & n37993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38003_o = r_fifo_data[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38004_o = n37995_o ? wr_data_i : n38003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n38005_o = r_fifo_data[75:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38006_o = n37996_o ? wr_data_i : n38005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n38007_o = r_fifo_data[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38008_o = n37997_o ? wr_data_i : n38007_o;
  assign n38009_o = r_fifo_data[151:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38010_o = n37998_o ? wr_data_i : n38009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n38011_o = r_fifo_data[189:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38012_o = n37999_o ? wr_data_i : n38011_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38013_o = r_fifo_data[227:190];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38014_o = n38000_o ? wr_data_i : n38013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n38015_o = r_fifo_data[265:228];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38016_o = n38001_o ? wr_data_i : n38015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n38017_o = r_fifo_data[303:266];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38018_o = n38002_o ? wr_data_i : n38017_o;
  assign n38019_o = {n38018_o, n38016_o, n38014_o, n38012_o, n38010_o, n38008_o, n38006_o, n38004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:21  */
  assign n38020_o = r_fifo_data[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:111:9  */
  assign n38021_o = r_fifo_data[75:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n38022_o = r_fifo_data[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n38023_o = r_fifo_data[151:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n38024_o = r_fifo_data[189:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38025_o = r_fifo_data[227:190];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n38026_o = r_fifo_data[265:228];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n38027_o = r_fifo_data[303:266];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38028_o = n37958_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  always @*
    case (n38028_o)
      2'b00: n38029_o = n38020_o;
      2'b01: n38029_o = n38021_o;
      2'b10: n38029_o = n38022_o;
      2'b11: n38029_o = n38023_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38030_o = n37958_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  always @*
    case (n38030_o)
      2'b00: n38031_o = n38024_o;
      2'b01: n38031_o = n38025_o;
      2'b10: n38031_o = n38026_o;
      2'b11: n38031_o = n38027_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38032_o = n37958_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/fifo/rtl/basic_fifo_flags_beh.vhd:117:27  */
  assign n38033_o = n38032_o ? n38031_o : n38029_o;
endmodule

module dyn_arb_6_3
  (input  clk,
   input  rst_n,
   input  bus_lock_in,
   output [5:0] arb_agent_out);
  wire [4:0] q_from_lfsr;
  wire enable_lfsr;
  wire [191:0] adaptive_lut_r;
  wire prev_lock_r;
  wire [5:0] winner;
  wire [4:0] lfsr_1_n37398;
  wire [4:0] lfsr_1_q_out;
  wire n37401_o;
  wire n37406_o;
  wire n37440_o;
  wire n37441_o;
  wire [5:0] n37442_o;
  wire [5:0] n37443_o;
  wire [5:0] n37444_o;
  wire [5:0] n37445_o;
  wire [5:0] n37446_o;
  wire [5:0] n37447_o;
  wire [5:0] n37448_o;
  wire [5:0] n37449_o;
  wire [5:0] n37450_o;
  wire [5:0] n37451_o;
  wire [5:0] n37452_o;
  wire [5:0] n37453_o;
  wire [5:0] n37454_o;
  wire [5:0] n37455_o;
  wire [5:0] n37456_o;
  wire [5:0] n37457_o;
  wire [5:0] n37458_o;
  wire [5:0] n37459_o;
  wire [5:0] n37460_o;
  wire [5:0] n37461_o;
  wire [5:0] n37462_o;
  wire [5:0] n37463_o;
  wire [5:0] n37464_o;
  wire [5:0] n37465_o;
  wire [5:0] n37466_o;
  wire [5:0] n37467_o;
  wire [5:0] n37468_o;
  wire [5:0] n37469_o;
  wire [173:0] n37470_o;
  wire [173:0] n37471_o;
  wire [173:0] n37472_o;
  wire [173:0] n37473_o;
  wire [173:0] n37474_o;
  wire [17:0] n37475_o;
  wire n37478_o;
  wire [191:0] n37479_o;
  wire [191:0] n37482_o;
  reg [191:0] n37487_q;
  reg n37488_q;
  wire [5:0] n37832_o;
  wire [5:0] n37833_o;
  wire [5:0] n37834_o;
  wire [5:0] n37835_o;
  wire [5:0] n37836_o;
  wire [5:0] n37837_o;
  wire [5:0] n37838_o;
  wire [5:0] n37839_o;
  wire [5:0] n37840_o;
  wire [5:0] n37841_o;
  wire [5:0] n37842_o;
  wire [5:0] n37843_o;
  wire [5:0] n37844_o;
  wire [5:0] n37845_o;
  wire [5:0] n37846_o;
  wire [5:0] n37847_o;
  wire [5:0] n37848_o;
  wire [5:0] n37849_o;
  wire [5:0] n37850_o;
  wire [5:0] n37851_o;
  wire [5:0] n37852_o;
  wire [5:0] n37853_o;
  wire [5:0] n37854_o;
  wire [5:0] n37855_o;
  wire [5:0] n37856_o;
  wire [5:0] n37857_o;
  wire [5:0] n37858_o;
  wire [5:0] n37859_o;
  wire [5:0] n37860_o;
  wire [5:0] n37861_o;
  wire [5:0] n37862_o;
  wire [5:0] n37863_o;
  wire [1:0] n37864_o;
  reg [5:0] n37865_o;
  wire [1:0] n37866_o;
  reg [5:0] n37867_o;
  wire [1:0] n37868_o;
  reg [5:0] n37869_o;
  wire [1:0] n37870_o;
  reg [5:0] n37871_o;
  wire [1:0] n37872_o;
  reg [5:0] n37873_o;
  wire [1:0] n37874_o;
  reg [5:0] n37875_o;
  wire [1:0] n37876_o;
  reg [5:0] n37877_o;
  wire [1:0] n37878_o;
  reg [5:0] n37879_o;
  wire [1:0] n37880_o;
  reg [5:0] n37881_o;
  wire [1:0] n37882_o;
  reg [5:0] n37883_o;
  wire n37884_o;
  wire [5:0] n37885_o;
  assign arb_agent_out = winner;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:91:12  */
  assign q_from_lfsr = lfsr_1_n37398; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:92:12  */
  assign enable_lfsr = n37401_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:99:12  */
  assign adaptive_lut_r = n37487_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:102:10  */
  assign prev_lock_r = n37488_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:103:10  */
  assign winner = n37885_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:130:20  */
  assign lfsr_1_n37398 = lfsr_1_q_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:123:3  */
  lfsr_5 lfsr_1 (
    .rst_n(rst_n),
    .enable_in(enable_lfsr),
    .clk(clk),
    .q_out(lfsr_1_q_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:133:18  */
  assign n37401_o = ~bus_lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:151:14  */
  assign n37406_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:22  */
  assign n37440_o = ~bus_lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:180:24  */
  assign n37441_o = ~prev_lock_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37442_o = adaptive_lut_r[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37443_o = adaptive_lut_r[11:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37444_o = adaptive_lut_r[17:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37445_o = adaptive_lut_r[23:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37446_o = adaptive_lut_r[29:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37447_o = adaptive_lut_r[35:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37448_o = adaptive_lut_r[41:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37449_o = adaptive_lut_r[47:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37450_o = adaptive_lut_r[53:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37451_o = adaptive_lut_r[59:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37452_o = adaptive_lut_r[65:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37453_o = adaptive_lut_r[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37454_o = adaptive_lut_r[77:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37455_o = adaptive_lut_r[83:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37456_o = adaptive_lut_r[89:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37457_o = adaptive_lut_r[95:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37458_o = adaptive_lut_r[101:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37459_o = adaptive_lut_r[107:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37460_o = adaptive_lut_r[113:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37461_o = adaptive_lut_r[119:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37462_o = adaptive_lut_r[125:120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37463_o = adaptive_lut_r[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37464_o = adaptive_lut_r[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37465_o = adaptive_lut_r[143:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37466_o = adaptive_lut_r[149:144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37467_o = adaptive_lut_r[155:150];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37468_o = adaptive_lut_r[161:156];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:182:50  */
  assign n37469_o = adaptive_lut_r[167:162];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n37470_o = {n37469_o, n37468_o, n37467_o, n37466_o, n37465_o, n37464_o, n37463_o, n37462_o, n37461_o, n37460_o, n37459_o, n37458_o, n37457_o, n37456_o, n37455_o, n37454_o, n37453_o, n37452_o, n37451_o, n37450_o, n37449_o, n37448_o, n37447_o, n37446_o, n37445_o, n37444_o, n37443_o, n37442_o, winner};
  assign n37471_o = adaptive_lut_r[173:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:180:9  */
  assign n37472_o = n37441_o ? n37470_o : n37471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n37473_o = adaptive_lut_r[173:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:7  */
  assign n37474_o = n37440_o ? n37473_o : n37472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n37475_o = adaptive_lut_r[191:174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:175:7  */
  assign n37478_o = n37440_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n37479_o = {n37475_o, n37474_o};
  assign n37482_o = {6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001, 6'b000011, 6'b000010, 6'b000001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:167:5  */
  always @(posedge clk or posedge n37406_o)
    if (n37406_o)
      n37487_q <= n37482_o;
    else
      n37487_q <= n37479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:167:5  */
  always @(posedge clk or posedge n37406_o)
    if (n37406_o)
      n37488_q <= 1'b0;
    else
      n37488_q <= n37478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:130:20  */
  assign n37832_o = adaptive_lut_r[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:123:3  */
  assign n37833_o = adaptive_lut_r[11:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:64:5  */
  assign n37834_o = adaptive_lut_r[17:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37835_o = adaptive_lut_r[23:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37836_o = adaptive_lut_r[29:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:194:3  */
  assign n37837_o = adaptive_lut_r[35:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37838_o = adaptive_lut_r[41:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37839_o = adaptive_lut_r[47:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:194:3  */
  assign n37840_o = adaptive_lut_r[53:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:202:5  */
  assign n37841_o = adaptive_lut_r[59:54];
  assign n37842_o = adaptive_lut_r[65:60];
  assign n37843_o = adaptive_lut_r[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n37844_o = adaptive_lut_r[77:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n37845_o = adaptive_lut_r[83:78];
  assign n37846_o = adaptive_lut_r[89:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n37847_o = adaptive_lut_r[95:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37848_o = adaptive_lut_r[101:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37849_o = adaptive_lut_r[107:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37850_o = adaptive_lut_r[113:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37851_o = adaptive_lut_r[119:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n37852_o = adaptive_lut_r[125:120];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n37853_o = adaptive_lut_r[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:9  */
  assign n37854_o = adaptive_lut_r[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:88  */
  assign n37855_o = adaptive_lut_r[143:138];
  assign n37856_o = adaptive_lut_r[149:144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:71  */
  assign n37857_o = adaptive_lut_r[155:150];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37858_o = adaptive_lut_r[161:156];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:72  */
  assign n37859_o = adaptive_lut_r[167:162];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37860_o = adaptive_lut_r[173:168];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:208:31  */
  assign n37861_o = adaptive_lut_r[179:174];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:50  */
  assign n37862_o = adaptive_lut_r[185:180];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:207:82  */
  assign n37863_o = adaptive_lut_r[191:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37864_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37864_o)
      2'b00: n37865_o = n37832_o;
      2'b01: n37865_o = n37833_o;
      2'b10: n37865_o = n37834_o;
      2'b11: n37865_o = n37835_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37866_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37866_o)
      2'b00: n37867_o = n37836_o;
      2'b01: n37867_o = n37837_o;
      2'b10: n37867_o = n37838_o;
      2'b11: n37867_o = n37839_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37868_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37868_o)
      2'b00: n37869_o = n37840_o;
      2'b01: n37869_o = n37841_o;
      2'b10: n37869_o = n37842_o;
      2'b11: n37869_o = n37843_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37870_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37870_o)
      2'b00: n37871_o = n37844_o;
      2'b01: n37871_o = n37845_o;
      2'b10: n37871_o = n37846_o;
      2'b11: n37871_o = n37847_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37872_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37872_o)
      2'b00: n37873_o = n37848_o;
      2'b01: n37873_o = n37849_o;
      2'b10: n37873_o = n37850_o;
      2'b11: n37873_o = n37851_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37874_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37874_o)
      2'b00: n37875_o = n37852_o;
      2'b01: n37875_o = n37853_o;
      2'b10: n37875_o = n37854_o;
      2'b11: n37875_o = n37855_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37876_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37876_o)
      2'b00: n37877_o = n37856_o;
      2'b01: n37877_o = n37857_o;
      2'b10: n37877_o = n37858_o;
      2'b11: n37877_o = n37859_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37878_o = q_from_lfsr[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37878_o)
      2'b00: n37879_o = n37860_o;
      2'b01: n37879_o = n37861_o;
      2'b10: n37879_o = n37862_o;
      2'b11: n37879_o = n37863_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37880_o = q_from_lfsr[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37880_o)
      2'b00: n37881_o = n37865_o;
      2'b01: n37881_o = n37867_o;
      2'b10: n37881_o = n37869_o;
      2'b11: n37881_o = n37871_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37882_o = q_from_lfsr[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  always @*
    case (n37882_o)
      2'b00: n37883_o = n37873_o;
      2'b01: n37883_o = n37875_o;
      2'b10: n37883_o = n37877_o;
      2'b11: n37883_o = n37879_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37884_o = q_from_lfsr[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/dyn_arb.vhd:138:27  */
  assign n37885_o = n37884_o ? n37883_o : n37881_o;
endmodule

module mul32x32
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] mul_i_op_a,
   input  [31:0] mul_i_op_b,
   input  mul_i_sign,
   input  mul_i_start,
   input  mul_i_mac,
   input  mul_i_op,
   input  mul_i_long,
   input  [63:0] mul_i_acc,
   output mul_o_valid,
   output [2:0] mul_o_ovflw,
   output [63:0] mul_o_result);
  wire [132:0] n36274_o;
  wire n36276_o;
  wire [2:0] n36277_o;
  wire [63:0] n36278_o;
  wire [31:0] mult_a;
  wire [31:0] mult_b;
  wire [63:0] muli0_product;
  wire [133:0] r;
  wire [133:0] rin;
  wire [63:0] muli0_product_o;
  localparam n36279_o = 1'b0;
  wire n36292_o;
  wire n36293_o;
  wire n36294_o;
  wire n36295_o;
  wire [1:0] n36296_o;
  wire [1:0] n36299_o;
  wire n36300_o;
  wire [2:0] n36301_o;
  wire [31:0] n36302_o;
  wire [31:0] n36303_o;
  wire [63:0] n36304_o;
  wire n36306_o;
  wire n36307_o;
  wire n36308_o;
  wire n36310_o;
  wire n36311_o;
  wire [31:0] n36312_o;
  wire [31:0] n36313_o;
  wire [31:0] n36315_o;
  wire [31:0] n36316_o;
  wire [31:0] n36317_o;
  wire n36318_o;
  wire n36319_o;
  wire n36321_o;
  wire n36322_o;
  wire [31:0] n36323_o;
  wire [31:0] n36324_o;
  wire [31:0] n36326_o;
  wire [31:0] n36327_o;
  wire [31:0] n36328_o;
  wire n36329_o;
  wire n36331_o;
  wire [31:0] n36333_o;
  wire n36346_o;
  wire n36348_o;
  wire n36349_o;
  wire n36350_o;
  wire n36351_o;
  wire n36352_o;
  wire n36353_o;
  wire n36354_o;
  wire n36355_o;
  wire n36356_o;
  wire n36357_o;
  wire n36358_o;
  wire n36359_o;
  wire n36360_o;
  wire n36361_o;
  wire n36362_o;
  wire n36363_o;
  wire n36364_o;
  wire n36365_o;
  wire n36366_o;
  wire n36367_o;
  wire n36368_o;
  wire n36369_o;
  wire n36370_o;
  wire n36371_o;
  wire n36372_o;
  wire n36373_o;
  wire n36374_o;
  wire n36375_o;
  wire n36376_o;
  wire n36377_o;
  wire n36378_o;
  wire n36379_o;
  wire n36380_o;
  wire n36381_o;
  wire n36382_o;
  wire n36383_o;
  wire n36384_o;
  wire n36385_o;
  wire n36386_o;
  wire n36387_o;
  wire n36388_o;
  wire n36389_o;
  wire n36390_o;
  wire n36391_o;
  wire n36392_o;
  wire n36393_o;
  wire n36394_o;
  wire n36395_o;
  wire n36396_o;
  wire n36397_o;
  wire n36398_o;
  wire n36399_o;
  wire n36400_o;
  wire n36401_o;
  wire n36402_o;
  wire n36403_o;
  wire n36404_o;
  wire n36405_o;
  wire n36406_o;
  wire n36407_o;
  wire n36408_o;
  wire n36409_o;
  wire n36410_o;
  wire n36412_o;
  wire n36415_o;
  wire n36416_o;
  wire [30:0] n36418_o;
  wire n36431_o;
  wire n36433_o;
  wire n36434_o;
  wire n36435_o;
  wire n36436_o;
  wire n36437_o;
  wire n36438_o;
  wire n36439_o;
  wire n36440_o;
  wire n36441_o;
  wire n36442_o;
  wire n36443_o;
  wire n36444_o;
  wire n36445_o;
  wire n36446_o;
  wire n36447_o;
  wire n36448_o;
  wire n36449_o;
  wire n36450_o;
  wire n36451_o;
  wire n36452_o;
  wire n36453_o;
  wire n36454_o;
  wire n36455_o;
  wire n36456_o;
  wire n36457_o;
  wire n36458_o;
  wire n36459_o;
  wire n36460_o;
  wire n36461_o;
  wire n36462_o;
  wire n36463_o;
  wire n36464_o;
  wire n36465_o;
  wire n36466_o;
  wire n36467_o;
  wire n36468_o;
  wire n36469_o;
  wire n36470_o;
  wire n36471_o;
  wire n36472_o;
  wire n36473_o;
  wire n36474_o;
  wire n36475_o;
  wire n36476_o;
  wire n36477_o;
  wire n36478_o;
  wire n36479_o;
  wire n36480_o;
  wire n36481_o;
  wire n36482_o;
  wire n36483_o;
  wire n36484_o;
  wire n36485_o;
  wire n36486_o;
  wire n36487_o;
  wire n36488_o;
  wire n36489_o;
  wire n36490_o;
  wire n36491_o;
  wire n36492_o;
  wire n36493_o;
  wire n36495_o;
  wire n36497_o;
  wire n36498_o;
  wire n36499_o;
  wire n36500_o;
  wire n36503_o;
  wire n36504_o;
  wire [31:0] n36506_o;
  wire n36519_o;
  wire n36521_o;
  wire n36522_o;
  wire n36523_o;
  wire n36524_o;
  wire n36525_o;
  wire n36526_o;
  wire n36527_o;
  wire n36528_o;
  wire n36529_o;
  wire n36530_o;
  wire n36531_o;
  wire n36532_o;
  wire n36533_o;
  wire n36534_o;
  wire n36535_o;
  wire n36536_o;
  wire n36537_o;
  wire n36538_o;
  wire n36539_o;
  wire n36540_o;
  wire n36541_o;
  wire n36542_o;
  wire n36543_o;
  wire n36544_o;
  wire n36545_o;
  wire n36546_o;
  wire n36547_o;
  wire n36548_o;
  wire n36549_o;
  wire n36550_o;
  wire n36551_o;
  wire n36552_o;
  wire n36553_o;
  wire n36554_o;
  wire n36555_o;
  wire n36556_o;
  wire n36557_o;
  wire n36558_o;
  wire n36559_o;
  wire n36560_o;
  wire n36561_o;
  wire n36562_o;
  wire n36563_o;
  wire n36564_o;
  wire n36565_o;
  wire n36566_o;
  wire n36567_o;
  wire n36568_o;
  wire n36569_o;
  wire n36570_o;
  wire n36571_o;
  wire n36572_o;
  wire n36573_o;
  wire n36574_o;
  wire n36575_o;
  wire n36576_o;
  wire n36577_o;
  wire n36578_o;
  wire n36579_o;
  wire n36580_o;
  wire n36581_o;
  wire n36582_o;
  wire n36583_o;
  wire n36585_o;
  wire n36587_o;
  localparam [2:0] n36588_o = 3'b000;
  wire n36590_o;
  wire n36592_o;
  wire [47:0] n36594_o;
  wire n36607_o;
  wire n36609_o;
  wire n36610_o;
  wire n36611_o;
  wire n36612_o;
  wire n36613_o;
  wire n36614_o;
  wire n36615_o;
  wire n36616_o;
  wire n36617_o;
  wire n36618_o;
  wire n36619_o;
  wire n36620_o;
  wire n36621_o;
  wire n36622_o;
  wire n36623_o;
  wire n36624_o;
  wire n36625_o;
  wire n36626_o;
  wire n36627_o;
  wire n36628_o;
  wire n36629_o;
  wire n36630_o;
  wire n36631_o;
  wire n36632_o;
  wire n36633_o;
  wire n36634_o;
  wire n36635_o;
  wire n36636_o;
  wire n36637_o;
  wire n36638_o;
  wire n36639_o;
  wire n36640_o;
  wire n36641_o;
  wire n36642_o;
  wire n36643_o;
  wire n36644_o;
  wire n36645_o;
  wire n36646_o;
  wire n36647_o;
  wire n36648_o;
  wire n36649_o;
  wire n36650_o;
  wire n36651_o;
  wire n36652_o;
  wire n36653_o;
  wire n36654_o;
  wire n36655_o;
  wire n36656_o;
  wire n36657_o;
  wire n36658_o;
  wire n36659_o;
  wire n36660_o;
  wire n36661_o;
  wire n36662_o;
  wire n36663_o;
  wire n36664_o;
  wire n36665_o;
  wire n36666_o;
  wire n36667_o;
  wire n36668_o;
  wire n36669_o;
  wire n36670_o;
  wire n36671_o;
  wire n36672_o;
  wire n36673_o;
  wire n36674_o;
  wire n36675_o;
  wire n36676_o;
  wire n36677_o;
  wire n36678_o;
  wire n36679_o;
  wire n36680_o;
  wire n36681_o;
  wire n36682_o;
  wire n36683_o;
  wire n36684_o;
  wire n36685_o;
  wire n36686_o;
  wire n36687_o;
  wire n36688_o;
  wire n36689_o;
  wire n36690_o;
  wire n36691_o;
  wire n36692_o;
  wire n36693_o;
  wire n36694_o;
  wire n36695_o;
  wire n36696_o;
  wire n36697_o;
  wire n36698_o;
  wire n36699_o;
  wire n36700_o;
  wire n36701_o;
  wire n36702_o;
  wire n36703_o;
  wire n36705_o;
  wire n36708_o;
  wire n36709_o;
  wire [14:0] n36711_o;
  wire n36724_o;
  wire n36726_o;
  wire n36727_o;
  wire n36728_o;
  wire n36729_o;
  wire n36730_o;
  wire n36731_o;
  wire n36732_o;
  wire n36733_o;
  wire n36734_o;
  wire n36735_o;
  wire n36736_o;
  wire n36737_o;
  wire n36738_o;
  wire n36739_o;
  wire n36740_o;
  wire n36741_o;
  wire n36742_o;
  wire n36743_o;
  wire n36744_o;
  wire n36745_o;
  wire n36746_o;
  wire n36747_o;
  wire n36748_o;
  wire n36749_o;
  wire n36750_o;
  wire n36751_o;
  wire n36752_o;
  wire n36753_o;
  wire n36754_o;
  wire n36756_o;
  wire n36758_o;
  wire n36759_o;
  wire n36760_o;
  wire n36761_o;
  wire n36763_o;
  wire n36764_o;
  wire n36765_o;
  wire [47:0] n36767_o;
  wire n36780_o;
  wire n36782_o;
  wire n36783_o;
  wire n36784_o;
  wire n36785_o;
  wire n36786_o;
  wire n36787_o;
  wire n36788_o;
  wire n36789_o;
  wire n36790_o;
  wire n36791_o;
  wire n36792_o;
  wire n36793_o;
  wire n36794_o;
  wire n36795_o;
  wire n36796_o;
  wire n36797_o;
  wire n36798_o;
  wire n36799_o;
  wire n36800_o;
  wire n36801_o;
  wire n36802_o;
  wire n36803_o;
  wire n36804_o;
  wire n36805_o;
  wire n36806_o;
  wire n36807_o;
  wire n36808_o;
  wire n36809_o;
  wire n36810_o;
  wire n36811_o;
  wire n36812_o;
  wire n36813_o;
  wire n36814_o;
  wire n36815_o;
  wire n36816_o;
  wire n36817_o;
  wire n36818_o;
  wire n36819_o;
  wire n36820_o;
  wire n36821_o;
  wire n36822_o;
  wire n36823_o;
  wire n36824_o;
  wire n36825_o;
  wire n36826_o;
  wire n36827_o;
  wire n36828_o;
  wire n36829_o;
  wire n36830_o;
  wire n36831_o;
  wire n36832_o;
  wire n36833_o;
  wire n36834_o;
  wire n36835_o;
  wire n36836_o;
  wire n36837_o;
  wire n36838_o;
  wire n36839_o;
  wire n36840_o;
  wire n36841_o;
  wire n36842_o;
  wire n36843_o;
  wire n36844_o;
  wire n36845_o;
  wire n36846_o;
  wire n36847_o;
  wire n36848_o;
  wire n36849_o;
  wire n36850_o;
  wire n36851_o;
  wire n36852_o;
  wire n36853_o;
  wire n36854_o;
  wire n36855_o;
  wire n36856_o;
  wire n36857_o;
  wire n36858_o;
  wire n36859_o;
  wire n36860_o;
  wire n36861_o;
  wire n36862_o;
  wire n36863_o;
  wire n36864_o;
  wire n36865_o;
  wire n36866_o;
  wire n36867_o;
  wire n36868_o;
  wire n36869_o;
  wire n36870_o;
  wire n36871_o;
  wire n36872_o;
  wire n36873_o;
  wire n36874_o;
  wire n36875_o;
  wire n36876_o;
  wire n36878_o;
  wire n36880_o;
  wire n36881_o;
  wire n36882_o;
  wire n36884_o;
  wire [55:0] n36886_o;
  wire n36899_o;
  wire n36901_o;
  wire n36902_o;
  wire n36903_o;
  wire n36904_o;
  wire n36905_o;
  wire n36906_o;
  wire n36907_o;
  wire n36908_o;
  wire n36909_o;
  wire n36910_o;
  wire n36911_o;
  wire n36912_o;
  wire n36913_o;
  wire n36914_o;
  wire n36915_o;
  wire n36916_o;
  wire n36917_o;
  wire n36918_o;
  wire n36919_o;
  wire n36920_o;
  wire n36921_o;
  wire n36922_o;
  wire n36923_o;
  wire n36924_o;
  wire n36925_o;
  wire n36926_o;
  wire n36927_o;
  wire n36928_o;
  wire n36929_o;
  wire n36930_o;
  wire n36931_o;
  wire n36932_o;
  wire n36933_o;
  wire n36934_o;
  wire n36935_o;
  wire n36936_o;
  wire n36937_o;
  wire n36938_o;
  wire n36939_o;
  wire n36940_o;
  wire n36941_o;
  wire n36942_o;
  wire n36943_o;
  wire n36944_o;
  wire n36945_o;
  wire n36946_o;
  wire n36947_o;
  wire n36948_o;
  wire n36949_o;
  wire n36950_o;
  wire n36951_o;
  wire n36952_o;
  wire n36953_o;
  wire n36954_o;
  wire n36955_o;
  wire n36956_o;
  wire n36957_o;
  wire n36958_o;
  wire n36959_o;
  wire n36960_o;
  wire n36961_o;
  wire n36962_o;
  wire n36963_o;
  wire n36964_o;
  wire n36965_o;
  wire n36966_o;
  wire n36967_o;
  wire n36968_o;
  wire n36969_o;
  wire n36970_o;
  wire n36971_o;
  wire n36972_o;
  wire n36973_o;
  wire n36974_o;
  wire n36975_o;
  wire n36976_o;
  wire n36977_o;
  wire n36978_o;
  wire n36979_o;
  wire n36980_o;
  wire n36981_o;
  wire n36982_o;
  wire n36983_o;
  wire n36984_o;
  wire n36985_o;
  wire n36986_o;
  wire n36987_o;
  wire n36988_o;
  wire n36989_o;
  wire n36990_o;
  wire n36991_o;
  wire n36992_o;
  wire n36993_o;
  wire n36994_o;
  wire n36995_o;
  wire n36996_o;
  wire n36997_o;
  wire n36998_o;
  wire n36999_o;
  wire n37000_o;
  wire n37001_o;
  wire n37002_o;
  wire n37003_o;
  wire n37004_o;
  wire n37005_o;
  wire n37006_o;
  wire n37007_o;
  wire n37008_o;
  wire n37009_o;
  wire n37010_o;
  wire n37011_o;
  wire n37013_o;
  wire n37016_o;
  wire n37017_o;
  wire [6:0] n37019_o;
  wire n37032_o;
  wire n37034_o;
  wire n37035_o;
  wire n37036_o;
  wire n37037_o;
  wire n37038_o;
  wire n37039_o;
  wire n37040_o;
  wire n37041_o;
  wire n37042_o;
  wire n37043_o;
  wire n37044_o;
  wire n37045_o;
  wire n37046_o;
  wire n37048_o;
  wire n37050_o;
  wire n37051_o;
  wire n37052_o;
  wire n37053_o;
  wire n37055_o;
  wire n37056_o;
  wire [55:0] n37058_o;
  wire n37071_o;
  wire n37073_o;
  wire n37074_o;
  wire n37075_o;
  wire n37076_o;
  wire n37077_o;
  wire n37078_o;
  wire n37079_o;
  wire n37080_o;
  wire n37081_o;
  wire n37082_o;
  wire n37083_o;
  wire n37084_o;
  wire n37085_o;
  wire n37086_o;
  wire n37087_o;
  wire n37088_o;
  wire n37089_o;
  wire n37090_o;
  wire n37091_o;
  wire n37092_o;
  wire n37093_o;
  wire n37094_o;
  wire n37095_o;
  wire n37096_o;
  wire n37097_o;
  wire n37098_o;
  wire n37099_o;
  wire n37100_o;
  wire n37101_o;
  wire n37102_o;
  wire n37103_o;
  wire n37104_o;
  wire n37105_o;
  wire n37106_o;
  wire n37107_o;
  wire n37108_o;
  wire n37109_o;
  wire n37110_o;
  wire n37111_o;
  wire n37112_o;
  wire n37113_o;
  wire n37114_o;
  wire n37115_o;
  wire n37116_o;
  wire n37117_o;
  wire n37118_o;
  wire n37119_o;
  wire n37120_o;
  wire n37121_o;
  wire n37122_o;
  wire n37123_o;
  wire n37124_o;
  wire n37125_o;
  wire n37126_o;
  wire n37127_o;
  wire n37128_o;
  wire n37129_o;
  wire n37130_o;
  wire n37131_o;
  wire n37132_o;
  wire n37133_o;
  wire n37134_o;
  wire n37135_o;
  wire n37136_o;
  wire n37137_o;
  wire n37138_o;
  wire n37139_o;
  wire n37140_o;
  wire n37141_o;
  wire n37142_o;
  wire n37143_o;
  wire n37144_o;
  wire n37145_o;
  wire n37146_o;
  wire n37147_o;
  wire n37148_o;
  wire n37149_o;
  wire n37150_o;
  wire n37151_o;
  wire n37152_o;
  wire n37153_o;
  wire n37154_o;
  wire n37155_o;
  wire n37156_o;
  wire n37157_o;
  wire n37158_o;
  wire n37159_o;
  wire n37160_o;
  wire n37161_o;
  wire n37162_o;
  wire n37163_o;
  wire n37164_o;
  wire n37165_o;
  wire n37166_o;
  wire n37167_o;
  wire n37168_o;
  wire n37169_o;
  wire n37170_o;
  wire n37171_o;
  wire n37172_o;
  wire n37173_o;
  wire n37174_o;
  wire n37175_o;
  wire n37176_o;
  wire n37177_o;
  wire n37178_o;
  wire n37179_o;
  wire n37180_o;
  wire n37181_o;
  wire n37182_o;
  wire n37183_o;
  wire n37185_o;
  wire n37187_o;
  wire n37188_o;
  wire n37189_o;
  wire n37191_o;
  wire n37192_o;
  wire [31:0] n37193_o;
  wire [31:0] n37194_o;
  wire [31:0] n37196_o;
  wire [31:0] n37197_o;
  wire [31:0] n37198_o;
  wire n37199_o;
  wire [63:0] n37200_o;
  wire n37202_o;
  wire n37204_o;
  wire n37205_o;
  wire n37206_o;
  wire n37207_o;
  wire n37208_o;
  wire n37209_o;
  wire n37210_o;
  wire n37211_o;
  wire n37212_o;
  wire n37213_o;
  wire n37214_o;
  wire n37215_o;
  wire n37216_o;
  wire n37217_o;
  wire n37218_o;
  wire n37219_o;
  wire n37220_o;
  wire n37221_o;
  wire n37222_o;
  wire n37223_o;
  wire n37224_o;
  wire n37225_o;
  wire n37226_o;
  wire n37227_o;
  wire n37228_o;
  wire n37229_o;
  wire n37230_o;
  wire n37231_o;
  wire n37232_o;
  wire n37233_o;
  wire n37234_o;
  wire n37235_o;
  wire n37236_o;
  wire n37237_o;
  wire [3:0] n37238_o;
  wire [3:0] n37239_o;
  wire [3:0] n37240_o;
  wire [3:0] n37241_o;
  wire [3:0] n37242_o;
  wire [3:0] n37243_o;
  wire [3:0] n37244_o;
  wire [3:0] n37245_o;
  wire [15:0] n37246_o;
  wire [15:0] n37247_o;
  wire [32:0] n37248_o;
  wire [32:0] n37250_o;
  wire [30:0] n37251_o;
  wire [63:0] n37252_o;
  wire [63:0] n37253_o;
  wire n37254_o;
  wire n37256_o;
  wire n37257_o;
  wire n37258_o;
  wire n37259_o;
  wire n37260_o;
  wire n37261_o;
  wire n37262_o;
  wire n37263_o;
  wire n37264_o;
  wire n37265_o;
  wire n37266_o;
  wire n37267_o;
  wire n37268_o;
  wire n37269_o;
  wire n37270_o;
  wire n37271_o;
  wire n37272_o;
  wire n37273_o;
  wire n37274_o;
  wire n37275_o;
  wire n37276_o;
  wire n37277_o;
  wire n37278_o;
  wire n37279_o;
  wire n37280_o;
  wire n37281_o;
  wire n37282_o;
  wire n37283_o;
  wire n37284_o;
  wire n37285_o;
  wire n37286_o;
  wire n37287_o;
  wire n37288_o;
  wire n37289_o;
  wire [3:0] n37290_o;
  wire [3:0] n37291_o;
  wire [3:0] n37292_o;
  wire [3:0] n37293_o;
  wire [3:0] n37294_o;
  wire [3:0] n37295_o;
  wire [3:0] n37296_o;
  wire [3:0] n37297_o;
  wire [15:0] n37298_o;
  wire [15:0] n37299_o;
  wire [32:0] n37300_o;
  wire [32:0] n37302_o;
  wire [30:0] n37303_o;
  wire [30:0] n37304_o;
  wire [30:0] n37305_o;
  wire n37306_o;
  wire n37308_o;
  wire [63:0] n37309_o;
  wire [63:0] n37310_o;
  wire [63:0] n37311_o;
  wire [63:0] n37312_o;
  wire [63:0] n37313_o;
  wire n37314_o;
  wire [63:0] n37315_o;
  wire n37316_o;
  wire n37317_o;
  wire n37319_o;
  wire n37320_o;
  wire n37321_o;
  wire n37322_o;
  wire n37323_o;
  wire n37324_o;
  wire n37325_o;
  wire n37326_o;
  wire n37327_o;
  wire n37328_o;
  wire n37329_o;
  wire n37330_o;
  wire n37331_o;
  wire n37332_o;
  wire n37333_o;
  wire n37334_o;
  wire n37335_o;
  wire n37336_o;
  wire n37337_o;
  wire n37338_o;
  wire n37339_o;
  wire n37340_o;
  wire n37341_o;
  wire n37342_o;
  wire n37343_o;
  wire n37344_o;
  wire n37345_o;
  wire n37346_o;
  wire n37347_o;
  wire n37348_o;
  wire n37349_o;
  wire n37350_o;
  wire n37351_o;
  wire n37352_o;
  wire [3:0] n37353_o;
  wire [3:0] n37354_o;
  wire [3:0] n37355_o;
  wire [3:0] n37356_o;
  wire [3:0] n37357_o;
  wire [3:0] n37358_o;
  wire [3:0] n37359_o;
  wire [3:0] n37360_o;
  wire [15:0] n37361_o;
  wire [15:0] n37362_o;
  wire [32:0] n37363_o;
  wire [32:0] n37365_o;
  wire [30:0] n37366_o;
  wire [30:0] n37367_o;
  wire [30:0] n37368_o;
  wire n37369_o;
  wire [63:0] n37370_o;
  wire [63:0] n37371_o;
  wire n37372_o;
  wire [2:0] n37373_o;
  wire [133:0] n37374_o;
  wire n37385_o;
  wire [133:0] n37388_o;
  wire [133:0] n37394_o;
  reg [133:0] n37395_q;
  wire [67:0] n37396_o;
  assign mul_o_valid = n36276_o;
  assign mul_o_ovflw = n36277_o;
  assign mul_o_result = n36278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:106:5  */
  assign n36274_o = {mul_i_acc, mul_i_long, mul_i_op, mul_i_mac, mul_i_start, mul_i_sign, mul_i_op_b, mul_i_op_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:104:5  */
  assign n36276_o = n37396_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:103:5  */
  assign n36277_o = n37396_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:102:5  */
  assign n36278_o = n37396_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:45:10  */
  assign mult_a = n36317_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:46:10  */
  assign mult_b = n36328_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:47:10  */
  assign muli0_product = muli0_product_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:49:10  */
  assign r = n37395_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:49:13  */
  assign rin = n37374_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:55:3  */
  mul_inferred_32_32_2 muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .sign_i(n36279_o),
    .a_i(mult_a),
    .b_i(mult_b),
    .product_o(muli0_product_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:27  */
  assign n36292_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:65  */
  assign n36293_o = n36274_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:84  */
  assign n36294_o = n36274_o[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:70  */
  assign n36295_o = n36293_o ^ n36294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:92:52  */
  assign n36296_o = {n36292_o, n36295_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:33  */
  assign n36299_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:72  */
  assign n36300_o = n36274_o[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:93:64  */
  assign n36301_o = {n36299_o, n36300_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:30  */
  assign n36302_o = n36274_o[100:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:56  */
  assign n36303_o = r[69:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:95:44  */
  assign n36304_o = {n36302_o, n36303_o};
  assign n36306_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:18  */
  assign n36307_o = n36274_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:39  */
  assign n36308_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:44  */
  assign n36310_o = n36308_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:29  */
  assign n36311_o = n36307_o & n36310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:58  */
  assign n36312_o = n36274_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:39  */
  assign n36313_o = ~n36312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:102:64  */
  assign n36315_o = n36313_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:104:27  */
  assign n36316_o = n36274_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:101:5  */
  assign n36317_o = n36311_o ? n36315_o : n36316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:18  */
  assign n36318_o = n36274_o[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:39  */
  assign n36319_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:44  */
  assign n36321_o = n36319_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:29  */
  assign n36322_o = n36318_o & n36321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:58  */
  assign n36323_o = n36274_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:39  */
  assign n36324_o = ~n36323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:108:64  */
  assign n36326_o = n36324_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:110:27  */
  assign n36327_o = n36274_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:107:5  */
  assign n36328_o = n36322_o ? n36326_o : n36327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:14  */
  assign n36329_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:19  */
  assign n36331_o = n36329_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:121:29  */
  assign n36333_o = muli0_product[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36346_o = n36333_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36348_o = 1'b0 | n36346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36349_o = n36333_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36350_o = n36348_o | n36349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36351_o = n36333_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36352_o = n36350_o | n36351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36353_o = n36333_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36354_o = n36352_o | n36353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36355_o = n36333_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36356_o = n36354_o | n36355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36357_o = n36333_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36358_o = n36356_o | n36357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36359_o = n36333_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36360_o = n36358_o | n36359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36361_o = n36333_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36362_o = n36360_o | n36361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36363_o = n36333_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36364_o = n36362_o | n36363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36365_o = n36333_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36366_o = n36364_o | n36365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36367_o = n36333_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36368_o = n36366_o | n36367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36369_o = n36333_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36370_o = n36368_o | n36369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36371_o = n36333_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36372_o = n36370_o | n36371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36373_o = n36333_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36374_o = n36372_o | n36373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36375_o = n36333_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36376_o = n36374_o | n36375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36377_o = n36333_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36378_o = n36376_o | n36377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36379_o = n36333_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36380_o = n36378_o | n36379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36381_o = n36333_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36382_o = n36380_o | n36381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36383_o = n36333_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36384_o = n36382_o | n36383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36385_o = n36333_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36386_o = n36384_o | n36385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36387_o = n36333_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36388_o = n36386_o | n36387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36389_o = n36333_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36390_o = n36388_o | n36389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36391_o = n36333_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36392_o = n36390_o | n36391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36393_o = n36333_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36394_o = n36392_o | n36393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36395_o = n36333_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36396_o = n36394_o | n36395_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36397_o = n36333_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36398_o = n36396_o | n36397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36399_o = n36333_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36400_o = n36398_o | n36399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36401_o = n36333_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36402_o = n36400_o | n36401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36403_o = n36333_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36404_o = n36402_o | n36403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36405_o = n36333_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36406_o = n36404_o | n36405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36407_o = n36333_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36408_o = n36406_o | n36407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36409_o = n36333_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36410_o = n36408_o | n36409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36412_o = 1'b1 ? n36410_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:27  */
  assign n36415_o = muli0_product[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:53  */
  assign n36416_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:95  */
  assign n36418_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36431_o = n36418_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36433_o = 1'b0 | n36431_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36434_o = n36418_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36435_o = n36433_o | n36434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36436_o = n36418_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36437_o = n36435_o | n36436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36438_o = n36418_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36439_o = n36437_o | n36438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36440_o = n36418_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36441_o = n36439_o | n36440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36442_o = n36418_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36443_o = n36441_o | n36442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36444_o = n36418_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36445_o = n36443_o | n36444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36446_o = n36418_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36447_o = n36445_o | n36446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36448_o = n36418_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36449_o = n36447_o | n36448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36450_o = n36418_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36451_o = n36449_o | n36450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36452_o = n36418_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36453_o = n36451_o | n36452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36454_o = n36418_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36455_o = n36453_o | n36454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36456_o = n36418_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36457_o = n36455_o | n36456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36458_o = n36418_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36459_o = n36457_o | n36458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36460_o = n36418_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36461_o = n36459_o | n36460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36462_o = n36418_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36463_o = n36461_o | n36462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36464_o = n36418_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36465_o = n36463_o | n36464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36466_o = n36418_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36467_o = n36465_o | n36466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36468_o = n36418_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36469_o = n36467_o | n36468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36470_o = n36418_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36471_o = n36469_o | n36470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36472_o = n36418_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36473_o = n36471_o | n36472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36474_o = n36418_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36475_o = n36473_o | n36474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36476_o = n36418_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36477_o = n36475_o | n36476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36478_o = n36418_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36479_o = n36477_o | n36478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36480_o = n36418_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36481_o = n36479_o | n36480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36482_o = n36418_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36483_o = n36481_o | n36482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36484_o = n36418_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36485_o = n36483_o | n36484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36486_o = n36418_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36487_o = n36485_o | n36486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36488_o = n36418_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36489_o = n36487_o | n36488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36490_o = n36418_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36491_o = n36489_o | n36490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36492_o = n36418_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36493_o = n36491_o | n36492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36495_o = 1'b1 ? n36493_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:110  */
  assign n36497_o = ~n36495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:73  */
  assign n36498_o = n36416_o & n36497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:42  */
  assign n36499_o = ~n36498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:38  */
  assign n36500_o = n36415_o & n36499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:123:7  */
  assign n36503_o = n36500_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:121:7  */
  assign n36504_o = n36412_o ? 1'b1 : n36503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:127:43  */
  assign n36506_o = muli0_product[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36519_o = n36506_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36521_o = 1'b0 | n36519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36522_o = n36506_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36523_o = n36521_o | n36522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36524_o = n36506_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36525_o = n36523_o | n36524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36526_o = n36506_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36527_o = n36525_o | n36526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36528_o = n36506_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36529_o = n36527_o | n36528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36530_o = n36506_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36531_o = n36529_o | n36530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36532_o = n36506_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36533_o = n36531_o | n36532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36534_o = n36506_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36535_o = n36533_o | n36534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36536_o = n36506_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36537_o = n36535_o | n36536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36538_o = n36506_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36539_o = n36537_o | n36538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36540_o = n36506_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36541_o = n36539_o | n36540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36542_o = n36506_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36543_o = n36541_o | n36542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36544_o = n36506_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36545_o = n36543_o | n36544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36546_o = n36506_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36547_o = n36545_o | n36546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36548_o = n36506_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36549_o = n36547_o | n36548_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36550_o = n36506_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36551_o = n36549_o | n36550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36552_o = n36506_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36553_o = n36551_o | n36552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36554_o = n36506_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36555_o = n36553_o | n36554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36556_o = n36506_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36557_o = n36555_o | n36556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36558_o = n36506_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36559_o = n36557_o | n36558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36560_o = n36506_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36561_o = n36559_o | n36560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36562_o = n36506_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36563_o = n36561_o | n36562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36564_o = n36506_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36565_o = n36563_o | n36564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36566_o = n36506_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36567_o = n36565_o | n36566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36568_o = n36506_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36569_o = n36567_o | n36568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36570_o = n36506_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36571_o = n36569_o | n36570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36572_o = n36506_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36573_o = n36571_o | n36572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36574_o = n36506_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36575_o = n36573_o | n36574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36576_o = n36506_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36577_o = n36575_o | n36576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36578_o = n36506_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36579_o = n36577_o | n36578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36580_o = n36506_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36581_o = n36579_o | n36580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36582_o = n36506_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36583_o = n36581_o | n36582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36585_o = 1'b1 ? n36583_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:118:5  */
  assign n36587_o = n36331_o ? n36504_o : n36585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:14  */
  assign n36590_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:19  */
  assign n36592_o = n36590_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:133:29  */
  assign n36594_o = muli0_product[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36607_o = n36594_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36609_o = 1'b0 | n36607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36610_o = n36594_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36611_o = n36609_o | n36610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36612_o = n36594_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36613_o = n36611_o | n36612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36614_o = n36594_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36615_o = n36613_o | n36614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36616_o = n36594_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36617_o = n36615_o | n36616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36618_o = n36594_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36619_o = n36617_o | n36618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36620_o = n36594_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36621_o = n36619_o | n36620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36622_o = n36594_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36623_o = n36621_o | n36622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36624_o = n36594_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36625_o = n36623_o | n36624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36626_o = n36594_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36627_o = n36625_o | n36626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36628_o = n36594_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36629_o = n36627_o | n36628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36630_o = n36594_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36631_o = n36629_o | n36630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36632_o = n36594_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36633_o = n36631_o | n36632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36634_o = n36594_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36635_o = n36633_o | n36634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36636_o = n36594_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36637_o = n36635_o | n36636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36638_o = n36594_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36639_o = n36637_o | n36638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36640_o = n36594_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36641_o = n36639_o | n36640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36642_o = n36594_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36643_o = n36641_o | n36642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36644_o = n36594_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36645_o = n36643_o | n36644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36646_o = n36594_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36647_o = n36645_o | n36646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36648_o = n36594_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36649_o = n36647_o | n36648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36650_o = n36594_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36651_o = n36649_o | n36650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36652_o = n36594_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36653_o = n36651_o | n36652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36654_o = n36594_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36655_o = n36653_o | n36654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36656_o = n36594_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36657_o = n36655_o | n36656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36658_o = n36594_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36659_o = n36657_o | n36658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36660_o = n36594_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36661_o = n36659_o | n36660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36662_o = n36594_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36663_o = n36661_o | n36662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36664_o = n36594_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36665_o = n36663_o | n36664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36666_o = n36594_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36667_o = n36665_o | n36666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36668_o = n36594_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36669_o = n36667_o | n36668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36670_o = n36594_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36671_o = n36669_o | n36670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36672_o = n36594_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36673_o = n36671_o | n36672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36674_o = n36594_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36675_o = n36673_o | n36674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36676_o = n36594_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36677_o = n36675_o | n36676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36678_o = n36594_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36679_o = n36677_o | n36678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36680_o = n36594_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36681_o = n36679_o | n36680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36682_o = n36594_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36683_o = n36681_o | n36682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36684_o = n36594_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36685_o = n36683_o | n36684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36686_o = n36594_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36687_o = n36685_o | n36686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36688_o = n36594_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36689_o = n36687_o | n36688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36690_o = n36594_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36691_o = n36689_o | n36690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36692_o = n36594_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36693_o = n36691_o | n36692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36694_o = n36594_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36695_o = n36693_o | n36694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36696_o = n36594_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36697_o = n36695_o | n36696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36698_o = n36594_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36699_o = n36697_o | n36698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36700_o = n36594_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36701_o = n36699_o | n36700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36702_o = n36594_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36703_o = n36701_o | n36702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36705_o = 1'b1 ? n36703_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:27  */
  assign n36708_o = muli0_product[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:53  */
  assign n36709_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:95  */
  assign n36711_o = muli0_product[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36724_o = n36711_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36726_o = 1'b0 | n36724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36727_o = n36711_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36728_o = n36726_o | n36727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36729_o = n36711_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36730_o = n36728_o | n36729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36731_o = n36711_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36732_o = n36730_o | n36731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36733_o = n36711_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36734_o = n36732_o | n36733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36735_o = n36711_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36736_o = n36734_o | n36735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36737_o = n36711_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36738_o = n36736_o | n36737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36739_o = n36711_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36740_o = n36738_o | n36739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36741_o = n36711_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36742_o = n36740_o | n36741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36743_o = n36711_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36744_o = n36742_o | n36743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36745_o = n36711_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36746_o = n36744_o | n36745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36747_o = n36711_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36748_o = n36746_o | n36747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36749_o = n36711_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36750_o = n36748_o | n36749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36751_o = n36711_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36752_o = n36750_o | n36751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36753_o = n36711_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36754_o = n36752_o | n36753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36756_o = 1'b1 ? n36754_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:110  */
  assign n36758_o = ~n36756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:73  */
  assign n36759_o = n36709_o & n36758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:42  */
  assign n36760_o = ~n36759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:38  */
  assign n36761_o = n36708_o & n36760_o;
  assign n36763_o = n36588_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:135:7  */
  assign n36764_o = n36761_o ? 1'b1 : n36763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:133:7  */
  assign n36765_o = n36705_o ? 1'b1 : n36764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:139:43  */
  assign n36767_o = muli0_product[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36780_o = n36767_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36782_o = 1'b0 | n36780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36783_o = n36767_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36784_o = n36782_o | n36783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36785_o = n36767_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36786_o = n36784_o | n36785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36787_o = n36767_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36788_o = n36786_o | n36787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36789_o = n36767_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36790_o = n36788_o | n36789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36791_o = n36767_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36792_o = n36790_o | n36791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36793_o = n36767_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36794_o = n36792_o | n36793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36795_o = n36767_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36796_o = n36794_o | n36795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36797_o = n36767_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36798_o = n36796_o | n36797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36799_o = n36767_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36800_o = n36798_o | n36799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36801_o = n36767_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36802_o = n36800_o | n36801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36803_o = n36767_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36804_o = n36802_o | n36803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36805_o = n36767_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36806_o = n36804_o | n36805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36807_o = n36767_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36808_o = n36806_o | n36807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36809_o = n36767_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36810_o = n36808_o | n36809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36811_o = n36767_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36812_o = n36810_o | n36811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36813_o = n36767_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36814_o = n36812_o | n36813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36815_o = n36767_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36816_o = n36814_o | n36815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36817_o = n36767_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36818_o = n36816_o | n36817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36819_o = n36767_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36820_o = n36818_o | n36819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36821_o = n36767_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36822_o = n36820_o | n36821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36823_o = n36767_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36824_o = n36822_o | n36823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36825_o = n36767_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36826_o = n36824_o | n36825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36827_o = n36767_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36828_o = n36826_o | n36827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36829_o = n36767_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36830_o = n36828_o | n36829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36831_o = n36767_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36832_o = n36830_o | n36831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36833_o = n36767_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36834_o = n36832_o | n36833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36835_o = n36767_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36836_o = n36834_o | n36835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36837_o = n36767_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36838_o = n36836_o | n36837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36839_o = n36767_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36840_o = n36838_o | n36839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36841_o = n36767_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36842_o = n36840_o | n36841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36843_o = n36767_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36844_o = n36842_o | n36843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36845_o = n36767_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36846_o = n36844_o | n36845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36847_o = n36767_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36848_o = n36846_o | n36847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36849_o = n36767_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36850_o = n36848_o | n36849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36851_o = n36767_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36852_o = n36850_o | n36851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36853_o = n36767_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36854_o = n36852_o | n36853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36855_o = n36767_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36856_o = n36854_o | n36855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36857_o = n36767_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36858_o = n36856_o | n36857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36859_o = n36767_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36860_o = n36858_o | n36859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36861_o = n36767_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36862_o = n36860_o | n36861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36863_o = n36767_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36864_o = n36862_o | n36863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36865_o = n36767_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36866_o = n36864_o | n36865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36867_o = n36767_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36868_o = n36866_o | n36867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36869_o = n36767_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36870_o = n36868_o | n36869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36871_o = n36767_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36872_o = n36870_o | n36871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36873_o = n36767_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36874_o = n36872_o | n36873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36875_o = n36767_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36876_o = n36874_o | n36875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n36878_o = 1'b1 ? n36876_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:130:5  */
  assign n36880_o = n36592_o ? n36765_o : n36878_o;
  assign n36881_o = n36588_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:14  */
  assign n36882_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:19  */
  assign n36884_o = n36882_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:145:29  */
  assign n36886_o = muli0_product[63:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36899_o = n36886_o[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36901_o = 1'b0 | n36899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36902_o = n36886_o[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36903_o = n36901_o | n36902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36904_o = n36886_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36905_o = n36903_o | n36904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36906_o = n36886_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36907_o = n36905_o | n36906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36908_o = n36886_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36909_o = n36907_o | n36908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36910_o = n36886_o[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36911_o = n36909_o | n36910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36912_o = n36886_o[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36913_o = n36911_o | n36912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36914_o = n36886_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36915_o = n36913_o | n36914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36916_o = n36886_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36917_o = n36915_o | n36916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36918_o = n36886_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36919_o = n36917_o | n36918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36920_o = n36886_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36921_o = n36919_o | n36920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36922_o = n36886_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36923_o = n36921_o | n36922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36924_o = n36886_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36925_o = n36923_o | n36924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36926_o = n36886_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36927_o = n36925_o | n36926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36928_o = n36886_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36929_o = n36927_o | n36928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36930_o = n36886_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36931_o = n36929_o | n36930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36932_o = n36886_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36933_o = n36931_o | n36932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36934_o = n36886_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36935_o = n36933_o | n36934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36936_o = n36886_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36937_o = n36935_o | n36936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36938_o = n36886_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36939_o = n36937_o | n36938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36940_o = n36886_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36941_o = n36939_o | n36940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36942_o = n36886_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36943_o = n36941_o | n36942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36944_o = n36886_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36945_o = n36943_o | n36944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36946_o = n36886_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36947_o = n36945_o | n36946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36948_o = n36886_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36949_o = n36947_o | n36948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36950_o = n36886_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36951_o = n36949_o | n36950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36952_o = n36886_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36953_o = n36951_o | n36952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36954_o = n36886_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36955_o = n36953_o | n36954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36956_o = n36886_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36957_o = n36955_o | n36956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36958_o = n36886_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36959_o = n36957_o | n36958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36960_o = n36886_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36961_o = n36959_o | n36960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36962_o = n36886_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36963_o = n36961_o | n36962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36964_o = n36886_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36965_o = n36963_o | n36964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36966_o = n36886_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36967_o = n36965_o | n36966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36968_o = n36886_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36969_o = n36967_o | n36968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36970_o = n36886_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36971_o = n36969_o | n36970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36972_o = n36886_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36973_o = n36971_o | n36972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36974_o = n36886_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36975_o = n36973_o | n36974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36976_o = n36886_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36977_o = n36975_o | n36976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36978_o = n36886_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36979_o = n36977_o | n36978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36980_o = n36886_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36981_o = n36979_o | n36980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36982_o = n36886_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36983_o = n36981_o | n36982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36984_o = n36886_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36985_o = n36983_o | n36984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36986_o = n36886_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36987_o = n36985_o | n36986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36988_o = n36886_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36989_o = n36987_o | n36988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36990_o = n36886_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36991_o = n36989_o | n36990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36992_o = n36886_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36993_o = n36991_o | n36992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36994_o = n36886_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36995_o = n36993_o | n36994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36996_o = n36886_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36997_o = n36995_o | n36996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n36998_o = n36886_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n36999_o = n36997_o | n36998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37000_o = n36886_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37001_o = n36999_o | n37000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37002_o = n36886_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37003_o = n37001_o | n37002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37004_o = n36886_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37005_o = n37003_o | n37004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37006_o = n36886_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37007_o = n37005_o | n37006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37008_o = n36886_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37009_o = n37007_o | n37008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37010_o = n36886_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37011_o = n37009_o | n37010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37013_o = 1'b1 ? n37011_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:27  */
  assign n37016_o = muli0_product[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:52  */
  assign n37017_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:94  */
  assign n37019_o = muli0_product[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37032_o = n37019_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37034_o = 1'b0 | n37032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37035_o = n37019_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37036_o = n37034_o | n37035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37037_o = n37019_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37038_o = n37036_o | n37037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37039_o = n37019_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37040_o = n37038_o | n37039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37041_o = n37019_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37042_o = n37040_o | n37041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37043_o = n37019_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37044_o = n37042_o | n37043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37045_o = n37019_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37046_o = n37044_o | n37045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37048_o = 1'b1 ? n37046_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:108  */
  assign n37050_o = ~n37048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:72  */
  assign n37051_o = n37017_o & n37050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:41  */
  assign n37052_o = ~n37051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:37  */
  assign n37053_o = n37016_o & n37052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:147:7  */
  assign n37055_o = n37053_o ? 1'b1 : n36881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:145:7  */
  assign n37056_o = n37013_o ? 1'b1 : n37055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:151:41  */
  assign n37058_o = muli0_product[63:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37071_o = n37058_o[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37073_o = 1'b0 | n37071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37074_o = n37058_o[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37075_o = n37073_o | n37074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37076_o = n37058_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37077_o = n37075_o | n37076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37078_o = n37058_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37079_o = n37077_o | n37078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37080_o = n37058_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37081_o = n37079_o | n37080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37082_o = n37058_o[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37083_o = n37081_o | n37082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37084_o = n37058_o[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37085_o = n37083_o | n37084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37086_o = n37058_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37087_o = n37085_o | n37086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37088_o = n37058_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37089_o = n37087_o | n37088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37090_o = n37058_o[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37091_o = n37089_o | n37090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37092_o = n37058_o[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37093_o = n37091_o | n37092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37094_o = n37058_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37095_o = n37093_o | n37094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37096_o = n37058_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37097_o = n37095_o | n37096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37098_o = n37058_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37099_o = n37097_o | n37098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37100_o = n37058_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37101_o = n37099_o | n37100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37102_o = n37058_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37103_o = n37101_o | n37102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37104_o = n37058_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37105_o = n37103_o | n37104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37106_o = n37058_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37107_o = n37105_o | n37106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37108_o = n37058_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37109_o = n37107_o | n37108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37110_o = n37058_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37111_o = n37109_o | n37110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37112_o = n37058_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37113_o = n37111_o | n37112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37114_o = n37058_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37115_o = n37113_o | n37114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37116_o = n37058_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37117_o = n37115_o | n37116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37118_o = n37058_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37119_o = n37117_o | n37118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37120_o = n37058_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37121_o = n37119_o | n37120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37122_o = n37058_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37123_o = n37121_o | n37122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37124_o = n37058_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37125_o = n37123_o | n37124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37126_o = n37058_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37127_o = n37125_o | n37126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37128_o = n37058_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37129_o = n37127_o | n37128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37130_o = n37058_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37131_o = n37129_o | n37130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37132_o = n37058_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37133_o = n37131_o | n37132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37134_o = n37058_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37135_o = n37133_o | n37134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37136_o = n37058_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37137_o = n37135_o | n37136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37138_o = n37058_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37139_o = n37137_o | n37138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37140_o = n37058_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37141_o = n37139_o | n37140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37142_o = n37058_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37143_o = n37141_o | n37142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37144_o = n37058_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37145_o = n37143_o | n37144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37146_o = n37058_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37147_o = n37145_o | n37146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37148_o = n37058_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37149_o = n37147_o | n37148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37150_o = n37058_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37151_o = n37149_o | n37150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37152_o = n37058_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37153_o = n37151_o | n37152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37154_o = n37058_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37155_o = n37153_o | n37154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37156_o = n37058_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37157_o = n37155_o | n37156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37158_o = n37058_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37159_o = n37157_o | n37158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37160_o = n37058_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37161_o = n37159_o | n37160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37162_o = n37058_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37163_o = n37161_o | n37162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37164_o = n37058_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37165_o = n37163_o | n37164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37166_o = n37058_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37167_o = n37165_o | n37166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37168_o = n37058_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37169_o = n37167_o | n37168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37170_o = n37058_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37171_o = n37169_o | n37170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37172_o = n37058_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37173_o = n37171_o | n37172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37174_o = n37058_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37175_o = n37173_o | n37174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37176_o = n37058_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37177_o = n37175_o | n37176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37178_o = n37058_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37179_o = n37177_o | n37178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37180_o = n37058_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37181_o = n37179_o | n37180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n37182_o = n37058_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n37183_o = n37181_o | n37182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n37185_o = 1'b1 ? n37183_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:142:5  */
  assign n37187_o = n36884_o ? n37056_o : n37185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:14  */
  assign n37188_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:44  */
  assign n37189_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:49  */
  assign n37191_o = n37189_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:34  */
  assign n37192_o = n37188_o & n37191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:65  */
  assign n37193_o = muli0_product[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:39  */
  assign n37194_o = ~n37193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:158:80  */
  assign n37196_o = n37194_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:160:34  */
  assign n37197_o = muli0_product[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n37198_o = n37192_o ? n37196_o : n37197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:166:14  */
  assign n37199_o = n36274_o[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:167:38  */
  assign n37200_o = n36274_o[132:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:16  */
  assign n37202_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:21  */
  assign n37204_o = n37202_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37205_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37206_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37207_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37208_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37209_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37210_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37211_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37212_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37213_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37214_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37215_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37216_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37217_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37218_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37219_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37220_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37221_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37222_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37223_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37224_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37225_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37226_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37227_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37228_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37229_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37230_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37231_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37232_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37233_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37234_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37235_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37236_o = r[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:172:68  */
  assign n37237_o = r[69];
  assign n37238_o = {n37205_o, n37206_o, n37207_o, n37208_o};
  assign n37239_o = {n37209_o, n37210_o, n37211_o, n37212_o};
  assign n37240_o = {n37213_o, n37214_o, n37215_o, n37216_o};
  assign n37241_o = {n37217_o, n37218_o, n37219_o, n37220_o};
  assign n37242_o = {n37221_o, n37222_o, n37223_o, n37224_o};
  assign n37243_o = {n37225_o, n37226_o, n37227_o, n37228_o};
  assign n37244_o = {n37229_o, n37230_o, n37231_o, n37232_o};
  assign n37245_o = {n37233_o, n37234_o, n37235_o, n37236_o};
  assign n37246_o = {n37238_o, n37239_o, n37240_o, n37241_o};
  assign n37247_o = {n37242_o, n37243_o, n37244_o, n37245_o};
  assign n37248_o = {n37246_o, n37247_o, n37237_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:171:7  */
  assign n37250_o = n37204_o ? n37248_o : 33'b000000000000000000000000000000000;
  assign n37251_o = r[68:38];
  assign n37252_o = {n37250_o, n37251_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:166:5  */
  assign n37253_o = n37199_o ? n37200_o : n37252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:14  */
  assign n37254_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:19  */
  assign n37256_o = n37254_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37257_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37258_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37259_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37260_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37261_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37262_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37263_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37264_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37265_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37266_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37267_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37268_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37269_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37270_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37271_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37272_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37273_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37274_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37275_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37276_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37277_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37278_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37279_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37280_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37281_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37282_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37283_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37284_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37285_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37286_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37287_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37288_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:182:51  */
  assign n37289_o = n37198_o[31];
  assign n37290_o = {n37257_o, n37258_o, n37259_o, n37260_o};
  assign n37291_o = {n37261_o, n37262_o, n37263_o, n37264_o};
  assign n37292_o = {n37265_o, n37266_o, n37267_o, n37268_o};
  assign n37293_o = {n37269_o, n37270_o, n37271_o, n37272_o};
  assign n37294_o = {n37273_o, n37274_o, n37275_o, n37276_o};
  assign n37295_o = {n37277_o, n37278_o, n37279_o, n37280_o};
  assign n37296_o = {n37281_o, n37282_o, n37283_o, n37284_o};
  assign n37297_o = {n37285_o, n37286_o, n37287_o, n37288_o};
  assign n37298_o = {n37290_o, n37291_o, n37292_o, n37293_o};
  assign n37299_o = {n37294_o, n37295_o, n37296_o, n37297_o};
  assign n37300_o = {n37298_o, n37299_o, n37289_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:181:5  */
  assign n37302_o = n37256_o ? n37300_o : 33'b000000000000000000000000000000000;
  assign n37303_o = n37196_o[30:0];
  assign n37304_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n37305_o = n37192_o ? n37303_o : n37304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:14  */
  assign n37306_o = n36274_o[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:17  */
  assign n37308_o = n37306_o == 1'b0;
  assign n37309_o = {n37302_o, n37305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:188:55  */
  assign n37310_o = n37253_o + n37309_o;
  assign n37311_o = {n37302_o, n37305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:190:55  */
  assign n37312_o = n37253_o - n37311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:187:5  */
  assign n37313_o = n37308_o ? n37310_o : n37312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:14  */
  assign n37314_o = n36274_o[66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:199:19  */
  assign n37315_o = r[133:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:200:29  */
  assign n37316_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:16  */
  assign n37317_o = n36274_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:21  */
  assign n37319_o = n37317_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37320_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37321_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37322_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37323_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37324_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37325_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37326_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37327_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37328_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37329_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37330_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37331_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37332_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37333_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37334_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37335_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37336_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37337_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37338_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37339_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37340_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37341_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37342_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37343_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37344_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37345_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37346_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37347_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37348_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37349_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37350_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37351_o = n37198_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:205:52  */
  assign n37352_o = n37198_o[31];
  assign n37353_o = {n37320_o, n37321_o, n37322_o, n37323_o};
  assign n37354_o = {n37324_o, n37325_o, n37326_o, n37327_o};
  assign n37355_o = {n37328_o, n37329_o, n37330_o, n37331_o};
  assign n37356_o = {n37332_o, n37333_o, n37334_o, n37335_o};
  assign n37357_o = {n37336_o, n37337_o, n37338_o, n37339_o};
  assign n37358_o = {n37340_o, n37341_o, n37342_o, n37343_o};
  assign n37359_o = {n37344_o, n37345_o, n37346_o, n37347_o};
  assign n37360_o = {n37348_o, n37349_o, n37350_o, n37351_o};
  assign n37361_o = {n37353_o, n37354_o, n37355_o, n37356_o};
  assign n37362_o = {n37357_o, n37358_o, n37359_o, n37360_o};
  assign n37363_o = {n37361_o, n37362_o, n37352_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:204:7  */
  assign n37365_o = n37319_o ? n37363_o : 33'b000000000000000000000000000000000;
  assign n37366_o = n37196_o[30:0];
  assign n37367_o = muli0_product[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:157:5  */
  assign n37368_o = n37192_o ? n37366_o : n37367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:210:29  */
  assign n37369_o = r[1];
  assign n37370_o = {n37365_o, n37368_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:5  */
  assign n37371_o = n37314_o ? n37315_o : n37370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:198:5  */
  assign n37372_o = n37314_o ? n37316_o : n37369_o;
  assign n37373_o = {n36587_o, n36880_o, n37187_o};
  assign n37374_o = {n37313_o, n36304_o, n36306_o, n36296_o, n36301_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:234:18  */
  assign n37385_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:238:9  */
  assign n37388_o = init_i ? 134'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:236:5  */
  assign n37394_o = en_i ? n37388_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:236:5  */
  always @(posedge clk_i or posedge n37385_o)
    if (n37385_o)
      n37395_q <= 134'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n37395_q <= n37394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mul32x32.vhd:234:5  */
  assign n37396_o = {n37371_o, n37373_o, n37372_o};
endmodule

module addr_decoder_32_16_6_3_0_0_8192_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n36098_o;
  wire n36099_o;
  wire n36100_o;
  wire n36101_o;
  wire n36103_o;
  reg n36112_q;
  reg n36113_q;
  wire n36116_o;
  wire n36118_o;
  wire n36119_o;
  wire n36121_o;
  wire n36122_o;
  wire n36124_o;
  wire n36125_o;
  wire n36127_o;
  wire n36128_o;
  wire n36130_o;
  wire n36132_o;
  wire n36133_o;
  wire n36135_o;
  wire n36136_o;
  wire n36138_o;
  wire n36139_o;
  wire n36141_o;
  wire n36142_o;
  wire n36144_o;
  wire n36146_o;
  wire n36147_o;
  wire n36149_o;
  wire n36151_o;
  wire n36153_o;
  wire n36155_o;
  wire n36158_o;
  wire n36160_o;
  wire n36163_o;
  wire n36165_o;
  wire n36167_o;
  wire n36170_o;
  wire n36172_o;
  wire n36174_o;
  wire n36177_o;
  wire n36179_o;
  wire n36181_o;
  wire n36183_o;
  wire n36185_o;
  wire n36188_o;
  wire n36190_o;
  wire n36193_o;
  wire n36195_o;
  wire n36197_o;
  wire n36199_o;
  wire n36201_o;
  wire n36203_o;
  wire n36206_o;
  wire n36209_o;
  wire n36212_o;
  wire n36215_o;
  wire n36218_o;
  wire n36221_o;
  wire n36224_o;
  wire n36233_o;
  wire n36235_o;
  wire n36237_o;
  wire n36238_o;
  wire n36240_o;
  wire n36243_o;
  wire n36257_o;
  wire n36258_o;
  wire n36259_o;
  wire n36260_o;
  wire n36261_o;
  wire n36262_o;
  wire n36264_o;
  wire n36267_o;
  wire n36268_o;
  wire n36271_o;
  assign addr_match_out = n36099_o;
  assign id_match_out = n36101_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n36112_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n36113_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n36268_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n36271_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n36206_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n36209_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n36212_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n36215_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n36218_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n36221_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n36224_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n36098_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n36099_o = addr_match & n36098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n36100_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n36101_o = id_match & n36100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n36103_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n36103_o)
    if (n36103_o)
      n36112_q <= 1'b0;
    else
      n36112_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n36103_o)
    if (n36103_o)
      n36113_q <= 1'b0;
    else
      n36113_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n36116_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n36118_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n36119_o = n36116_o | n36118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n36121_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n36122_o = n36119_o | n36121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n36124_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n36125_o = n36122_o | n36124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n36127_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n36128_o = n36125_o | n36127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n36130_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n36132_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n36133_o = n36130_o | n36132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n36135_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n36136_o = n36133_o | n36135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n36138_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n36139_o = n36136_o | n36138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n36141_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n36142_o = n36139_o | n36141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n36144_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n36146_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n36147_o = n36144_o | n36146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n36149_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n36151_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n36153_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n36155_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n36158_o = n36155_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n36160_o = n36153_o ? 1'b0 : n36158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n36163_o = n36153_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36165_o = n36151_o ? 1'b0 : n36160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36167_o = n36151_o ? 1'b0 : n36163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n36170_o = n36151_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36172_o = n36149_o ? 1'b0 : n36165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36174_o = n36149_o ? 1'b0 : n36167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36177_o = n36149_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n36179_o = n36149_o ? 1'b0 : n36170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36181_o = n36147_o ? 1'b0 : n36172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36183_o = n36147_o ? 1'b0 : n36174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36185_o = n36147_o ? 1'b0 : n36177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36188_o = n36147_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n36190_o = n36147_o ? 1'b0 : n36179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36193_o = n36142_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36195_o = n36142_o ? 1'b0 : n36181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36197_o = n36142_o ? 1'b0 : n36183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36199_o = n36142_o ? 1'b0 : n36185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36201_o = n36142_o ? 1'b0 : n36188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n36203_o = n36142_o ? 1'b0 : n36190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36206_o = n36128_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36209_o = n36128_o ? 1'b0 : n36193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36212_o = n36128_o ? 1'b0 : n36195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36215_o = n36128_o ? 1'b0 : n36197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36218_o = n36128_o ? 1'b0 : n36199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36221_o = n36128_o ? 1'b0 : n36201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36224_o = n36128_o ? 1'b0 : n36203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n36233_o = $unsigned(addr_in) >= $unsigned(16'b0010000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n36235_o = 1'b1 & n36233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n36237_o = $unsigned(addr_in) <= $unsigned(16'b0011111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n36238_o = n36235_o & n36237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n36240_o = n36238_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n36243_o = n36240_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n36257_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n36258_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n36259_o = n36258_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n36260_o = n36259_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n36261_o = n36260_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n36262_o = n36261_o & n36243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n36264_o = n36262_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n36267_o = n36264_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36268_o = n36257_o ? n36267_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36271_o = n36257_o ? 1'b0 : old_id_match_r;
endmodule

module cfg_mem_static_6_3_32_6_5_0_8192_3_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n36076_o = 1'b0;
  localparam n36077_o = 1'b0;
  localparam n36078_o = 1'b0;
  localparam n36079_o = 1'b0;
  localparam [6:0] n36080_o = 7'b0000000;
  localparam [31:0] n36081_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n36082_o = 2'b00;
  localparam [5:0] n36083_o = 6'b000011;
  localparam [5:0] n36084_o = 6'b101000;
  localparam [5:0] n36085_o = 6'b000011;
  localparam [1:0] n36086_o = 2'b00;
  assign curr_slot_ends_out = n36076_o;
  assign curr_slot_own_out = n36077_o;
  assign next_slot_starts_out = n36078_o;
  assign next_slot_own_out = n36079_o;
  assign dbg_out = n36080_o;
  assign data_out = n36081_o;
  assign arb_type_out = n36082_o;
  assign n_agents_out = n36083_o;
  assign max_send_out = n36084_o;
  assign prior_out = n36085_o;
  assign pwr_mode_out = n36086_o;
endmodule

module addr_decoder_32_16_6_2_0_0_4096_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n35889_o;
  wire n35890_o;
  wire n35891_o;
  wire n35892_o;
  wire n35894_o;
  reg n35903_q;
  reg n35904_q;
  wire n35907_o;
  wire n35909_o;
  wire n35910_o;
  wire n35912_o;
  wire n35913_o;
  wire n35915_o;
  wire n35916_o;
  wire n35918_o;
  wire n35919_o;
  wire n35921_o;
  wire n35923_o;
  wire n35924_o;
  wire n35926_o;
  wire n35927_o;
  wire n35929_o;
  wire n35930_o;
  wire n35932_o;
  wire n35933_o;
  wire n35935_o;
  wire n35937_o;
  wire n35938_o;
  wire n35940_o;
  wire n35942_o;
  wire n35944_o;
  wire n35946_o;
  wire n35949_o;
  wire n35951_o;
  wire n35954_o;
  wire n35956_o;
  wire n35958_o;
  wire n35961_o;
  wire n35963_o;
  wire n35965_o;
  wire n35968_o;
  wire n35970_o;
  wire n35972_o;
  wire n35974_o;
  wire n35976_o;
  wire n35979_o;
  wire n35981_o;
  wire n35984_o;
  wire n35986_o;
  wire n35988_o;
  wire n35990_o;
  wire n35992_o;
  wire n35994_o;
  wire n35997_o;
  wire n36000_o;
  wire n36003_o;
  wire n36006_o;
  wire n36009_o;
  wire n36012_o;
  wire n36015_o;
  wire n36024_o;
  wire n36026_o;
  wire n36028_o;
  wire n36029_o;
  wire n36031_o;
  wire n36034_o;
  wire n36048_o;
  wire n36049_o;
  wire n36050_o;
  wire n36051_o;
  wire n36052_o;
  wire n36053_o;
  wire n36055_o;
  wire n36058_o;
  wire n36059_o;
  wire n36062_o;
  assign addr_match_out = n35890_o;
  assign id_match_out = n35892_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n35903_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n35904_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n36059_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n36062_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n35997_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n36000_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n36003_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n36006_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n36009_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n36012_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n36015_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n35889_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n35890_o = addr_match & n35889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n35891_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n35892_o = id_match & n35891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n35894_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35894_o)
    if (n35894_o)
      n35903_q <= 1'b0;
    else
      n35903_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35894_o)
    if (n35894_o)
      n35904_q <= 1'b0;
    else
      n35904_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n35907_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n35909_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n35910_o = n35907_o | n35909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n35912_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n35913_o = n35910_o | n35912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n35915_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n35916_o = n35913_o | n35915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n35918_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n35919_o = n35916_o | n35918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n35921_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n35923_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n35924_o = n35921_o | n35923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n35926_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n35927_o = n35924_o | n35926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n35929_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n35930_o = n35927_o | n35929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n35932_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n35933_o = n35930_o | n35932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n35935_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n35937_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n35938_o = n35935_o | n35937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n35940_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n35942_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n35944_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n35946_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n35949_o = n35946_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35951_o = n35944_o ? 1'b0 : n35949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35954_o = n35944_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35956_o = n35942_o ? 1'b0 : n35951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35958_o = n35942_o ? 1'b0 : n35954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35961_o = n35942_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35963_o = n35940_o ? 1'b0 : n35956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35965_o = n35940_o ? 1'b0 : n35958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35968_o = n35940_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35970_o = n35940_o ? 1'b0 : n35961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35972_o = n35938_o ? 1'b0 : n35963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35974_o = n35938_o ? 1'b0 : n35965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35976_o = n35938_o ? 1'b0 : n35968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35979_o = n35938_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35981_o = n35938_o ? 1'b0 : n35970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35984_o = n35933_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35986_o = n35933_o ? 1'b0 : n35972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35988_o = n35933_o ? 1'b0 : n35974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35990_o = n35933_o ? 1'b0 : n35976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35992_o = n35933_o ? 1'b0 : n35979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35994_o = n35933_o ? 1'b0 : n35981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35997_o = n35919_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36000_o = n35919_o ? 1'b0 : n35984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36003_o = n35919_o ? 1'b0 : n35986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36006_o = n35919_o ? 1'b0 : n35988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36009_o = n35919_o ? 1'b0 : n35990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36012_o = n35919_o ? 1'b0 : n35992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n36015_o = n35919_o ? 1'b0 : n35994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n36024_o = $unsigned(addr_in) >= $unsigned(16'b0001000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n36026_o = 1'b1 & n36024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n36028_o = $unsigned(addr_in) <= $unsigned(16'b0001111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n36029_o = n36026_o & n36028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n36031_o = n36029_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n36034_o = n36031_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n36048_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n36049_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n36050_o = n36049_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n36051_o = n36050_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n36052_o = n36051_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n36053_o = n36052_o & n36034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n36055_o = n36053_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n36058_o = n36055_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36059_o = n36048_o ? n36058_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n36062_o = n36048_o ? 1'b0 : old_id_match_r;
endmodule

module cfg_mem_static_6_2_32_6_5_0_4096_2_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n35867_o = 1'b0;
  localparam n35868_o = 1'b0;
  localparam n35869_o = 1'b0;
  localparam n35870_o = 1'b0;
  localparam [6:0] n35871_o = 7'b0000000;
  localparam [31:0] n35872_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n35873_o = 2'b00;
  localparam [5:0] n35874_o = 6'b000011;
  localparam [5:0] n35875_o = 6'b101000;
  localparam [5:0] n35876_o = 6'b000010;
  localparam [1:0] n35877_o = 2'b00;
  assign curr_slot_ends_out = n35867_o;
  assign curr_slot_own_out = n35868_o;
  assign next_slot_starts_out = n35869_o;
  assign next_slot_own_out = n35870_o;
  assign dbg_out = n35871_o;
  assign data_out = n35872_o;
  assign arb_type_out = n35873_o;
  assign n_agents_out = n35874_o;
  assign max_send_out = n35875_o;
  assign prior_out = n35876_o;
  assign pwr_mode_out = n35877_o;
endmodule

module rx_control_32_16_6_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  addr_match_in,
   input  id_match_in,
   input  norm_cmd_in,
   input  msg_cmd_in,
   input  conf_re_cmd_in,
   input  conf_we_cmd_in,
   input  excl_lock_cmd_in,
   input  excl_data_cmd_in,
   input  excl_release_cmd_in,
   input  cfg_rd_rdy_in,
   output full_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output av_0_out,
   output we_0_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output av_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [4:0] cfg_addr_out,
   output [31:0] cfg_data_out,
   output [15:0] cfg_ret_addr_out);
  wire full_out_r;
  wire [31:0] data_0_out_r;
  wire [4:0] comm_0_out_r;
  wire av_0_out_r;
  wire we_0_out_r;
  wire [31:0] data_1_out_r;
  wire [4:0] comm_1_out_r;
  wire av_1_out_r;
  wire we_1_out_r;
  wire cfg_we_out_r;
  wire cfg_re_out_r;
  wire [4:0] cfg_addr_out_r;
  wire [31:0] cfg_data_out_r;
  wire [15:0] cfg_ret_addr_out_r;
  wire cfg_re_first_r;
  wire cfg_we_first_r;
  wire excl_locked_r;
  wire fifo_0_regs_in_use_r;
  wire fifo_1_regs_in_use_r;
  wire fifo_0_regs_we_r;
  wire fifo_1_regs_we_r;
  wire n35582_o;
  wire n35584_o;
  wire n35585_o;
  wire n35586_o;
  wire n35587_o;
  wire n35588_o;
  wire n35589_o;
  wire n35590_o;
  wire n35591_o;
  wire n35592_o;
  wire n35593_o;
  wire n35594_o;
  wire n35595_o;
  wire n35596_o;
  wire n35597_o;
  wire n35598_o;
  wire n35599_o;
  wire n35600_o;
  wire n35601_o;
  wire n35602_o;
  wire n35603_o;
  wire n35604_o;
  wire n35605_o;
  wire n35607_o;
  wire n35608_o;
  wire n35609_o;
  wire n35610_o;
  wire n35611_o;
  wire n35612_o;
  wire n35613_o;
  wire n35614_o;
  wire n35615_o;
  wire n35616_o;
  wire n35617_o;
  wire n35618_o;
  wire n35619_o;
  wire n35620_o;
  wire n35621_o;
  wire n35622_o;
  wire n35623_o;
  wire n35624_o;
  wire n35625_o;
  wire n35626_o;
  wire n35627_o;
  wire n35628_o;
  wire n35629_o;
  wire n35630_o;
  wire n35631_o;
  wire n35632_o;
  wire n35633_o;
  wire n35634_o;
  wire n35635_o;
  wire n35636_o;
  wire n35637_o;
  wire n35638_o;
  wire [4:0] n35639_o;
  wire [15:0] n35642_o;
  wire n35644_o;
  wire n35645_o;
  wire n35646_o;
  wire n35647_o;
  wire n35648_o;
  wire n35649_o;
  wire n35650_o;
  wire n35651_o;
  wire n35652_o;
  wire n35653_o;
  wire n35654_o;
  wire n35655_o;
  wire n35656_o;
  wire n35657_o;
  wire n35658_o;
  wire n35659_o;
  wire n35660_o;
  wire n35661_o;
  wire n35662_o;
  wire n35663_o;
  wire n35664_o;
  wire n35665_o;
  wire n35666_o;
  wire n35667_o;
  wire n35668_o;
  wire n35669_o;
  wire n35671_o;
  wire n35672_o;
  wire n35673_o;
  wire n35674_o;
  wire n35675_o;
  wire n35676_o;
  wire n35677_o;
  wire n35678_o;
  wire n35679_o;
  wire n35680_o;
  wire n35681_o;
  wire n35682_o;
  wire n35683_o;
  wire n35684_o;
  wire n35685_o;
  wire n35686_o;
  wire n35687_o;
  wire n35688_o;
  wire n35692_o;
  wire n35693_o;
  wire n35694_o;
  wire n35698_o;
  wire n35699_o;
  wire n35700_o;
  wire n35701_o;
  wire n35702_o;
  wire n35703_o;
  wire n35704_o;
  wire n35705_o;
  wire n35706_o;
  wire n35707_o;
  wire n35708_o;
  wire n35709_o;
  wire n35710_o;
  wire n35711_o;
  wire n35712_o;
  wire n35713_o;
  wire n35714_o;
  wire n35715_o;
  wire n35716_o;
  wire n35717_o;
  wire n35718_o;
  wire n35719_o;
  wire n35720_o;
  wire n35722_o;
  wire n35724_o;
  reg n35804_q;
  wire [31:0] n35805_o;
  reg [31:0] n35806_q;
  wire [4:0] n35807_o;
  reg [4:0] n35808_q;
  wire n35809_o;
  reg n35810_q;
  reg n35811_q;
  wire [31:0] n35812_o;
  reg [31:0] n35813_q;
  wire [4:0] n35814_o;
  reg [4:0] n35815_q;
  wire n35816_o;
  reg n35817_q;
  reg n35818_q;
  reg n35819_q;
  reg n35820_q;
  wire [4:0] n35821_o;
  reg [4:0] n35822_q;
  wire [31:0] n35823_o;
  reg [31:0] n35824_q;
  wire [15:0] n35825_o;
  reg [15:0] n35826_q;
  reg n35827_q;
  reg n35828_q;
  wire n35829_o;
  reg n35830_q;
  reg n35831_q;
  reg n35832_q;
  reg n35833_q;
  reg n35834_q;
  assign full_out = full_out_r;
  assign data_0_out = data_0_out_r;
  assign comm_0_out = comm_0_out_r;
  assign av_0_out = av_0_out_r;
  assign we_0_out = we_0_out_r;
  assign data_1_out = data_1_out_r;
  assign comm_1_out = comm_1_out_r;
  assign av_1_out = av_1_out_r;
  assign we_1_out = we_1_out_r;
  assign cfg_we_out = cfg_we_out_r;
  assign cfg_re_out = cfg_re_out_r;
  assign cfg_addr_out = cfg_addr_out_r;
  assign cfg_data_out = cfg_data_out_r;
  assign cfg_ret_addr_out = cfg_ret_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:152:10  */
  assign full_out_r = n35804_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:155:10  */
  assign data_0_out_r = n35806_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:156:10  */
  assign comm_0_out_r = n35808_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:157:10  */
  assign av_0_out_r = n35810_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:158:10  */
  assign we_0_out_r = n35811_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:160:10  */
  assign data_1_out_r = n35813_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:161:10  */
  assign comm_1_out_r = n35815_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:162:10  */
  assign av_1_out_r = n35817_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:163:10  */
  assign we_1_out_r = n35818_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:166:10  */
  assign cfg_we_out_r = n35819_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:167:10  */
  assign cfg_re_out_r = n35820_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:168:10  */
  assign cfg_addr_out_r = n35822_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:169:10  */
  assign cfg_data_out_r = n35824_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:171:10  */
  assign cfg_ret_addr_out_r = n35826_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:178:10  */
  assign cfg_re_first_r = n35827_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:179:10  */
  assign cfg_we_first_r = n35828_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:182:10  */
  assign excl_locked_r = n35830_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:186:10  */
  assign fifo_0_regs_in_use_r = n35831_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:187:10  */
  assign fifo_1_regs_in_use_r = n35832_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:190:10  */
  assign fifo_0_regs_we_r = n35833_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:191:10  */
  assign fifo_1_regs_we_r = n35834_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:227:14  */
  assign n35582_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:26  */
  assign n35584_o = addr_match_in & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:57  */
  assign n35585_o = full_1_in | one_p_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:42  */
  assign n35586_o = n35584_o & n35585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:26  */
  assign n35587_o = addr_match_in & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:42  */
  assign n35588_o = n35587_o & excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:274:73  */
  assign n35589_o = n35586_o | n35588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:26  */
  assign n35590_o = addr_match_in & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:56  */
  assign n35591_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:41  */
  assign n35592_o = n35590_o & n35591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:275:61  */
  assign n35593_o = n35589_o | n35592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:26  */
  assign n35594_o = addr_match_in & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:41  */
  assign n35595_o = n35594_o & excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:276:72  */
  assign n35596_o = n35593_o | n35595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:26  */
  assign n35597_o = addr_match_in & excl_data_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:62  */
  assign n35598_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:47  */
  assign n35599_o = n35597_o & n35598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:277:60  */
  assign n35600_o = n35596_o | n35599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:282:35  */
  assign n35601_o = excl_lock_cmd_in | excl_release_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:282:13  */
  assign n35602_o = addr_match_in & n35601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:28  */
  assign n35603_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:13  */
  assign n35604_o = n35602_o & n35603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:279:78  */
  assign n35605_o = n35600_o | n35604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:24  */
  assign n35607_o = 1'b0 & addr_match_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:62  */
  assign n35608_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:285:42  */
  assign n35609_o = n35607_o & n35608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:286:27  */
  assign n35610_o = full_0_in | one_p_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:286:12  */
  assign n35611_o = n35609_o & n35610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:283:44  */
  assign n35612_o = n35605_o | n35611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:288:10  */
  assign n35613_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:287:13  */
  assign n35614_o = n35612_o & n35613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:290:42  */
  assign n35615_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:290:22  */
  assign n35616_o = id_match_in & n35615_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:14  */
  assign n35617_o = ~cfg_rd_rdy_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:10  */
  assign n35618_o = n35616_o & n35617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:36  */
  assign n35619_o = ~cfg_re_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:291:32  */
  assign n35620_o = n35618_o & n35619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:288:26  */
  assign n35621_o = n35614_o | n35620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:26  */
  assign n35622_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:22  */
  assign n35623_o = id_match_in & n35622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:301:41  */
  assign n35624_o = n35623_o & conf_re_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:302:14  */
  assign n35625_o = ~cfg_re_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:302:10  */
  assign n35626_o = n35624_o & n35625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:40  */
  assign n35627_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:36  */
  assign n35628_o = id_match_in & n35627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:306:55  */
  assign n35629_o = n35628_o & conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:310:44  */
  assign n35630_o = ~cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:310:40  */
  assign n35631_o = n35629_o & n35630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:313:44  */
  assign n35632_o = ~cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:313:40  */
  assign n35633_o = n35626_o & n35632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:319:51  */
  assign n35634_o = ~cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:319:32  */
  assign n35635_o = n35626_o & n35634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:53  */
  assign n35636_o = ~cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:34  */
  assign n35637_o = n35629_o & n35636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:320:11  */
  assign n35638_o = n35635_o | n35637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:322:36  */
  assign n35639_o = data_in[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:336:40  */
  assign n35642_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:28  */
  assign n35644_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:24  */
  assign n35645_o = addr_match_in & n35644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:47  */
  assign n35646_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:43  */
  assign n35647_o = n35645_o & n35646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:62  */
  assign n35648_o = n35647_o & norm_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:370:10  */
  assign n35649_o = ~full_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:370:24  */
  assign n35650_o = n35649_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:369:79  */
  assign n35651_o = n35648_o | n35650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:28  */
  assign n35652_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:24  */
  assign n35653_o = addr_match_in & n35652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:47  */
  assign n35654_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:43  */
  assign n35655_o = n35653_o & n35654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:62  */
  assign n35656_o = n35655_o & excl_data_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:28  */
  assign n35657_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:24  */
  assign n35658_o = addr_match_in & n35657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:47  */
  assign n35659_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:43  */
  assign n35660_o = n35658_o & n35659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:62  */
  assign n35661_o = n35660_o & msg_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:375:84  */
  assign n35662_o = n35656_o | n35661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:29  */
  assign n35663_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:25  */
  assign n35664_o = addr_match_in & n35663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:48  */
  assign n35665_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:44  */
  assign n35666_o = n35664_o & n35665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:379:29  */
  assign n35667_o = excl_lock_cmd_in | excl_release_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:378:63  */
  assign n35668_o = n35666_o & n35667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:376:78  */
  assign n35669_o = n35662_o | n35668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:22  */
  assign n35671_o = 1'b0 & addr_match_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:44  */
  assign n35672_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:40  */
  assign n35673_o = n35671_o & n35672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:63  */
  assign n35674_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:59  */
  assign n35675_o = n35673_o & n35674_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:381:26  */
  assign n35676_o = conf_re_cmd_in | conf_we_cmd_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:380:78  */
  assign n35677_o = n35675_o & n35676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:379:54  */
  assign n35678_o = n35669_o | n35677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:382:10  */
  assign n35679_o = ~full_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:382:24  */
  assign n35680_o = n35679_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:381:46  */
  assign n35681_o = n35678_o | n35680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:388:28  */
  assign n35682_o = ~full_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:388:42  */
  assign n35683_o = n35682_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:389:28  */
  assign n35684_o = ~full_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:389:42  */
  assign n35685_o = n35684_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:28  */
  assign n35686_o = n35681_o | we_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:74  */
  assign n35687_o = ~fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:394:49  */
  assign n35688_o = n35686_o & n35687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:28  */
  assign n35692_o = n35651_o | we_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:74  */
  assign n35693_o = ~fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:400:49  */
  assign n35694_o = n35692_o & n35693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:25  */
  assign n35698_o = ~fifo_0_regs_we_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:21  */
  assign n35699_o = we_0_out_r & n35698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:46  */
  assign n35700_o = n35699_o & n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:65  */
  assign n35701_o = ~av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:61  */
  assign n35702_o = n35700_o & n35701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:410:10  */
  assign n35703_o = ~n35681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:410:25  */
  assign n35704_o = n35703_o & fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:409:76  */
  assign n35705_o = n35702_o | n35704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:25  */
  assign n35706_o = ~fifo_1_regs_we_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:21  */
  assign n35707_o = we_1_out_r & n35706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:46  */
  assign n35708_o = n35707_o & n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:65  */
  assign n35709_o = ~av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:61  */
  assign n35710_o = n35708_o & n35709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:416:10  */
  assign n35711_o = ~n35651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:416:25  */
  assign n35712_o = n35711_o & fifo_1_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:415:76  */
  assign n35713_o = n35710_o | n35712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:13  */
  assign n35714_o = ~n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:32  */
  assign n35715_o = ~full_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:28  */
  assign n35716_o = n35714_o & n35715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:438:13  */
  assign n35717_o = ~fifo_0_regs_in_use_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:438:38  */
  assign n35718_o = n35717_o & n35705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:437:48  */
  assign n35719_o = n35716_o | n35718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:436:25  */
  assign n35720_o = addr_match_in & n35719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:442:9  */
  assign n35722_o = excl_release_cmd_in ? 1'b0 : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:440:9  */
  assign n35724_o = excl_lock_cmd_in ? 1'b1 : n35722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35804_q <= 1'b0;
    else
      n35804_q <= n35621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35805_o = n35688_o ? data_in : data_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35806_q <= 32'b00000000000000000000000000000000;
    else
      n35806_q <= n35805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35807_o = n35688_o ? comm_in : comm_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35808_q <= 5'b00000;
    else
      n35808_q <= n35807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35809_o = n35688_o ? av_in : av_0_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35810_q <= 1'b0;
    else
      n35810_q <= n35809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35811_q <= 1'b0;
    else
      n35811_q <= n35681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35812_o = n35694_o ? data_in : data_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35813_q <= 32'b00000000000000000000000000000000;
    else
      n35813_q <= n35812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35814_o = n35694_o ? comm_in : comm_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35815_q <= 5'b00000;
    else
      n35815_q <= n35814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35816_o = n35694_o ? av_in : av_1_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35817_q <= 1'b0;
    else
      n35817_q <= n35816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35818_q <= 1'b0;
    else
      n35818_q <= n35651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35819_q <= 1'b0;
    else
      n35819_q <= cfg_we_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35820_q <= 1'b0;
    else
      n35820_q <= cfg_re_first_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35821_o = n35638_o ? n35639_o : cfg_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35822_q <= 5'b00000;
    else
      n35822_q <= n35821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35823_o = cfg_we_first_r ? data_in : cfg_data_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35824_q <= 32'b00000000000000000000000000000000;
    else
      n35824_q <= n35823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35825_o = cfg_re_first_r ? n35642_o : cfg_ret_addr_out_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35826_q <= 16'b0000000000000000;
    else
      n35826_q <= n35825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35827_q <= 1'b0;
    else
      n35827_q <= n35633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35828_q <= 1'b0;
    else
      n35828_q <= n35631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  assign n35829_o = n35720_o ? n35724_o : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35830_q <= 1'b0;
    else
      n35830_q <= n35829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35831_q <= 1'b0;
    else
      n35831_q <= n35705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35832_q <= 1'b0;
    else
      n35832_q <= n35713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35833_q <= 1'b0;
    else
      n35833_q <= n35683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/rx_control.vhd:255:5  */
  always @(posedge clk or posedge n35582_o)
    if (n35582_o)
      n35834_q <= 1'b0;
    else
      n35834_q <= n35685_o;
endmodule

module addr_decoder_32_16_6_1_0_0_0_0_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [15:0] addr_in,
   input  [4:0] comm_in,
   input  bus_full_in,
   output addr_match_out,
   output id_match_out,
   output norm_cmd_out,
   output msg_cmd_out,
   output conf_re_cmd_out,
   output conf_we_cmd_out,
   output excl_lock_cmd_out,
   output excl_data_cmd_out,
   output excl_release_cmd_out);
  wire old_addr_match_r;
  wire old_id_match_r;
  wire addr_match;
  wire id_match;
  wire norm_cmd;
  wire msg_cmd;
  wire conf_re_cmd;
  wire conf_we_cmd;
  wire excl_lock_cmd;
  wire excl_data_cmd;
  wire excl_release_cmd;
  wire n35384_o;
  wire n35385_o;
  wire n35386_o;
  wire n35387_o;
  wire n35389_o;
  reg n35398_q;
  reg n35399_q;
  wire n35402_o;
  wire n35404_o;
  wire n35405_o;
  wire n35407_o;
  wire n35408_o;
  wire n35410_o;
  wire n35411_o;
  wire n35413_o;
  wire n35414_o;
  wire n35416_o;
  wire n35418_o;
  wire n35419_o;
  wire n35421_o;
  wire n35422_o;
  wire n35424_o;
  wire n35425_o;
  wire n35427_o;
  wire n35428_o;
  wire n35430_o;
  wire n35432_o;
  wire n35433_o;
  wire n35435_o;
  wire n35437_o;
  wire n35439_o;
  wire n35441_o;
  wire n35444_o;
  wire n35446_o;
  wire n35449_o;
  wire n35451_o;
  wire n35453_o;
  wire n35456_o;
  wire n35458_o;
  wire n35460_o;
  wire n35463_o;
  wire n35465_o;
  wire n35467_o;
  wire n35469_o;
  wire n35471_o;
  wire n35474_o;
  wire n35476_o;
  wire n35479_o;
  wire n35481_o;
  wire n35483_o;
  wire n35485_o;
  wire n35487_o;
  wire n35489_o;
  wire n35492_o;
  wire n35495_o;
  wire n35498_o;
  wire n35501_o;
  wire n35504_o;
  wire n35507_o;
  wire n35510_o;
  wire n35519_o;
  wire n35521_o;
  wire n35523_o;
  wire n35524_o;
  wire n35526_o;
  wire n35529_o;
  wire n35543_o;
  wire n35544_o;
  wire n35545_o;
  wire n35546_o;
  wire n35547_o;
  wire n35548_o;
  wire n35550_o;
  wire n35553_o;
  wire n35554_o;
  wire n35557_o;
  assign addr_match_out = n35385_o;
  assign id_match_out = n35387_o;
  assign norm_cmd_out = norm_cmd;
  assign msg_cmd_out = msg_cmd;
  assign conf_re_cmd_out = conf_re_cmd;
  assign conf_we_cmd_out = conf_we_cmd;
  assign excl_lock_cmd_out = excl_lock_cmd;
  assign excl_data_cmd_out = excl_data_cmd;
  assign excl_release_cmd_out = excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:186:10  */
  assign old_addr_match_r = n35398_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:187:10  */
  assign old_id_match_r = n35399_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:192:10  */
  assign addr_match = n35554_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:193:10  */
  assign id_match = n35557_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:194:10  */
  assign norm_cmd = n35492_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:195:10  */
  assign msg_cmd = n35495_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:196:10  */
  assign conf_re_cmd = n35498_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:197:10  */
  assign conf_we_cmd = n35501_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:198:10  */
  assign excl_lock_cmd = n35504_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:199:10  */
  assign excl_data_cmd = n35507_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:200:10  */
  assign excl_release_cmd = n35510_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:42  */
  assign n35384_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:209:38  */
  assign n35385_o = addr_match & n35384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:40  */
  assign n35386_o = ~bus_full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:210:36  */
  assign n35387_o = id_match & n35386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:229:16  */
  assign n35389_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35389_o)
    if (n35389_o)
      n35398_q <= 1'b0;
    else
      n35398_q <= addr_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:234:7  */
  always @(posedge clk or posedge n35389_o)
    if (n35389_o)
      n35399_q <= 1'b0;
    else
      n35399_q <= id_match;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:17  */
  assign n35402_o = comm_in == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:20  */
  assign n35404_o = comm_in == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:260:9  */
  assign n35405_o = n35402_o | n35404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:20  */
  assign n35407_o = comm_in == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:261:9  */
  assign n35408_o = n35405_o | n35407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:20  */
  assign n35410_o = comm_in == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:262:9  */
  assign n35411_o = n35408_o | n35410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:20  */
  assign n35413_o = comm_in == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:263:9  */
  assign n35414_o = n35411_o | n35413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:20  */
  assign n35416_o = comm_in == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:23  */
  assign n35418_o = comm_in == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:269:12  */
  assign n35419_o = n35416_o | n35418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:23  */
  assign n35421_o = comm_in == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:270:12  */
  assign n35422_o = n35419_o | n35421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:23  */
  assign n35424_o = comm_in == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:271:12  */
  assign n35425_o = n35422_o | n35424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:23  */
  assign n35427_o = comm_in == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:272:12  */
  assign n35428_o = n35425_o | n35427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:20  */
  assign n35430_o = comm_in == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:43  */
  assign n35432_o = comm_in == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:32  */
  assign n35433_o = n35430_o | n35432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:20  */
  assign n35435_o = comm_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:20  */
  assign n35437_o = comm_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:20  */
  assign n35439_o = comm_in == 5'b10101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:20  */
  assign n35441_o = comm_in == 5'b10111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:292:5  */
  assign n35444_o = n35441_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35446_o = n35439_o ? 1'b0 : n35444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:288:5  */
  assign n35449_o = n35439_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35451_o = n35437_o ? 1'b0 : n35446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35453_o = n35437_o ? 1'b0 : n35449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:284:5  */
  assign n35456_o = n35437_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35458_o = n35435_o ? 1'b0 : n35451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35460_o = n35435_o ? 1'b0 : n35453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35463_o = n35435_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:280:5  */
  assign n35465_o = n35435_o ? 1'b0 : n35456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35467_o = n35433_o ? 1'b0 : n35458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35469_o = n35433_o ? 1'b0 : n35460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35471_o = n35433_o ? 1'b0 : n35463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35474_o = n35433_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:276:5  */
  assign n35476_o = n35433_o ? 1'b0 : n35465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35479_o = n35428_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35481_o = n35428_o ? 1'b0 : n35467_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35483_o = n35428_o ? 1'b0 : n35469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35485_o = n35428_o ? 1'b0 : n35471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35487_o = n35428_o ? 1'b0 : n35474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:268:5  */
  assign n35489_o = n35428_o ? 1'b0 : n35476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35492_o = n35414_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35495_o = n35414_o ? 1'b0 : n35479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35498_o = n35414_o ? 1'b0 : n35481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35501_o = n35414_o ? 1'b0 : n35483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35504_o = n35414_o ? 1'b0 : n35485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35507_o = n35414_o ? 1'b0 : n35487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:259:5  */
  assign n35510_o = n35414_o ? 1'b0 : n35489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:32  */
  assign n35519_o = $unsigned(addr_in) >= $unsigned(16'b0000000000000000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:316:10  */
  assign n35521_o = 1'b1 & n35519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:32  */
  assign n35523_o = $unsigned(addr_in) <= $unsigned(16'b1111111111111111);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:317:10  */
  assign n35524_o = n35521_o & n35523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:318:9  */
  assign n35526_o = n35524_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:315:5  */
  assign n35529_o = n35526_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:28  */
  assign n35543_o = 1'b0 | av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:351:12  */
  assign n35544_o = norm_cmd | msg_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:352:12  */
  assign n35545_o = n35544_o | excl_data_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:353:12  */
  assign n35546_o = n35545_o | excl_lock_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:354:12  */
  assign n35547_o = n35546_o | excl_release_cmd;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:355:11  */
  assign n35548_o = n35547_o & n35529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:356:9  */
  assign n35550_o = n35548_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:350:7  */
  assign n35553_o = n35550_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n35554_o = n35543_o ? n35553_o : old_addr_match_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/addr_decoder.vhd:345:5  */
  assign n35557_o = n35543_o ? 1'b0 : old_id_match_r;
endmodule

module fifo_mux_rd_32_5_0_0
  (input  clk,
   input  rst_n,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  av_0_in,
   input  one_d_0_in,
   input  empty_0_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  av_1_in,
   input  one_d_1_in,
   input  empty_1_in,
   input  re_in,
   output re_0_out,
   output re_1_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output av_out,
   output one_d_out,
   output empty_out);
  wire [31:0] last_addr_0_r;
  wire [4:0] last_comm_0_r;
  wire [31:0] last_addr_1_r;
  wire [4:0] last_comm_1_r;
  wire reinject_0_r;
  wire reinject_1_r;
  wire only_addr_read_0_r;
  wire only_addr_read_1_r;
  wire fifo_select_r;
  wire excl_locked_r;
  wire empty_out_s;
  wire re_0_out_s;
  wire re_1_out_s;
  wire n35161_o;
  wire n35163_o;
  wire n35164_o;
  wire n35167_o;
  wire n35168_o;
  wire n35171_o;
  wire n35173_o;
  wire n35174_o;
  wire n35175_o;
  wire n35176_o;
  wire n35177_o;
  wire n35178_o;
  wire n35180_o;
  wire n35182_o;
  wire n35183_o;
  wire n35185_o;
  wire n35186_o;
  wire n35187_o;
  wire n35188_o;
  wire n35189_o;
  wire n35190_o;
  wire n35192_o;
  wire n35194_o;
  wire n35195_o;
  wire n35196_o;
  wire n35197_o;
  wire n35198_o;
  wire n35200_o;
  wire n35201_o;
  wire n35203_o;
  wire n35204_o;
  wire n35206_o;
  wire n35208_o;
  wire n35209_o;
  wire n35210_o;
  wire n35211_o;
  wire n35212_o;
  wire n35213_o;
  wire n35214_o;
  wire n35215_o;
  wire n35216_o;
  wire n35217_o;
  wire n35218_o;
  wire n35219_o;
  wire n35220_o;
  wire n35221_o;
  wire n35222_o;
  wire n35223_o;
  wire n35225_o;
  wire n35226_o;
  wire n35227_o;
  wire n35228_o;
  wire n35229_o;
  wire n35230_o;
  wire n35231_o;
  wire n35232_o;
  wire n35233_o;
  wire n35234_o;
  wire n35236_o;
  wire n35237_o;
  wire n35239_o;
  wire n35240_o;
  wire n35241_o;
  wire n35242_o;
  wire n35245_o;
  wire n35247_o;
  wire n35248_o;
  wire n35249_o;
  wire n35250_o;
  wire n35253_o;
  wire n35255_o;
  wire n35256_o;
  wire n35257_o;
  wire n35291_o;
  wire n35292_o;
  wire [31:0] n35293_o;
  reg [31:0] n35294_q;
  wire n35295_o;
  wire n35296_o;
  wire [4:0] n35297_o;
  reg [4:0] n35298_q;
  wire n35299_o;
  wire n35300_o;
  wire [31:0] n35301_o;
  reg [31:0] n35302_q;
  wire n35303_o;
  wire n35304_o;
  wire [4:0] n35305_o;
  reg [4:0] n35306_q;
  reg n35307_q;
  reg n35308_q;
  reg n35309_q;
  reg n35310_q;
  wire n35311_o;
  reg n35312_q;
  reg n35313_q;
  wire n35324_o;
  wire n35325_o;
  wire n35326_o;
  wire n35327_o;
  wire n35328_o;
  wire n35329_o;
  wire n35330_o;
  wire n35331_o;
  wire n35332_o;
  wire n35333_o;
  wire [31:0] n35334_o;
  wire [4:0] n35335_o;
  wire n35337_o;
  wire n35339_o;
  wire n35341_o;
  wire n35343_o;
  wire n35344_o;
  wire n35345_o;
  wire n35346_o;
  wire n35347_o;
  wire n35348_o;
  wire n35349_o;
  wire n35350_o;
  wire n35351_o;
  wire n35352_o;
  wire [31:0] n35353_o;
  wire [4:0] n35354_o;
  wire n35356_o;
  wire n35358_o;
  wire n35360_o;
  wire n35362_o;
  wire [31:0] n35363_o;
  wire [4:0] n35364_o;
  wire n35365_o;
  wire n35366_o;
  wire n35367_o;
  wire n35369_o;
  wire n35371_o;
  assign re_0_out = re_0_out_s;
  assign re_1_out = re_1_out_s;
  assign data_out = n35363_o;
  assign comm_out = n35364_o;
  assign av_out = n35365_o;
  assign one_d_out = n35366_o;
  assign empty_out = empty_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:115:10  */
  assign last_addr_0_r = n35294_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:116:10  */
  assign last_comm_0_r = n35298_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:117:10  */
  assign last_addr_1_r = n35302_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:118:10  */
  assign last_comm_1_r = n35306_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:121:10  */
  assign reinject_0_r = n35307_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:122:10  */
  assign reinject_1_r = n35308_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:126:10  */
  assign only_addr_read_0_r = n35309_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:127:10  */
  assign only_addr_read_1_r = n35310_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:130:10  */
  assign fifo_select_r = n35312_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:134:10  */
  assign excl_locked_r = n35313_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:139:10  */
  assign empty_out_s = n35367_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:140:10  */
  assign re_0_out_s = n35369_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:141:10  */
  assign re_1_out_s = n35371_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:165:16  */
  assign n35161_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:181:23  */
  assign n35163_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:181:29  */
  assign n35164_o = n35163_o & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:186:23  */
  assign n35167_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:186:29  */
  assign n35168_o = n35167_o & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:26  */
  assign n35171_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:201:13  */
  assign n35173_o = re_0_out_s ? 1'b1 : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:30  */
  assign n35174_o = av_0_in & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:66  */
  assign n35175_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:51  */
  assign n35176_o = n35174_o & n35175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:27  */
  assign n35177_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:33  */
  assign n35178_o = n35177_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:207:13  */
  assign n35180_o = n35178_o ? 1'b0 : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:205:13  */
  assign n35182_o = n35176_o ? 1'b1 : n35180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:200:11  */
  assign n35183_o = reinject_0_r ? n35173_o : n35182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:215:13  */
  assign n35185_o = re_1_out_s ? 1'b1 : only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:30  */
  assign n35186_o = av_1_in & re_1_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:66  */
  assign n35187_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:51  */
  assign n35188_o = n35186_o & n35187_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:27  */
  assign n35189_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:33  */
  assign n35190_o = n35189_o & re_1_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:221:13  */
  assign n35192_o = n35190_o ? 1'b0 : only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:219:13  */
  assign n35194_o = n35188_o ? 1'b1 : n35192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:214:11  */
  assign n35195_o = reinject_1_r ? n35185_o : n35194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:9  */
  assign n35196_o = n35171_o ? n35183_o : only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:198:9  */
  assign n35197_o = n35171_o ? only_addr_read_1_r : n35195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:236:26  */
  assign n35198_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:24  */
  assign n35200_o = comm_0_in == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:38  */
  assign n35201_o = n35200_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:27  */
  assign n35203_o = comm_0_in == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:44  */
  assign n35204_o = n35203_o & re_0_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:239:11  */
  assign n35206_o = n35204_o ? 1'b0 : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:237:11  */
  assign n35208_o = n35201_o ? 1'b1 : n35206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:236:9  */
  assign n35209_o = n35198_o ? n35208_o : excl_locked_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:247:26  */
  assign n35210_o = ~n35209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:249:28  */
  assign n35211_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:35  */
  assign n35212_o = ~only_addr_read_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:64  */
  assign n35213_o = ~n35196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:41  */
  assign n35214_o = n35212_o & n35213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:252:31  */
  assign n35215_o = av_0_in & one_d_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:253:16  */
  assign n35216_o = n35215_o | empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:70  */
  assign n35217_o = n35214_o & n35216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:254:30  */
  assign n35218_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:254:15  */
  assign n35219_o = n35217_o & n35218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:28  */
  assign n35220_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:48  */
  assign n35221_o = ~one_d_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:34  */
  assign n35222_o = n35220_o | n35221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:255:15  */
  assign n35223_o = n35219_o & n35222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:251:13  */
  assign n35225_o = n35223_o ? 1'b1 : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:35  */
  assign n35226_o = ~only_addr_read_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:64  */
  assign n35227_o = ~n35197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:41  */
  assign n35228_o = n35226_o & n35227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:262:30  */
  assign n35229_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:262:15  */
  assign n35230_o = n35228_o & n35229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:28  */
  assign n35231_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:48  */
  assign n35232_o = ~one_d_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:34  */
  assign n35233_o = n35231_o | n35232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:263:15  */
  assign n35234_o = n35230_o & n35233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:261:13  */
  assign n35236_o = n35234_o ? 1'b0 : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:249:11  */
  assign n35237_o = n35211_o ? n35225_o : n35236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:26  */
  assign n35239_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:25  */
  assign n35240_o = ~empty_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:43  */
  assign n35241_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:31  */
  assign n35242_o = n35240_o & n35241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:274:11  */
  assign n35245_o = n35242_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:280:11  */
  assign n35247_o = re_in ? 1'b0 : reinject_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:25  */
  assign n35248_o = ~empty_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:43  */
  assign n35249_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:31  */
  assign n35250_o = n35248_o & n35249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:286:11  */
  assign n35253_o = n35250_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:292:11  */
  assign n35255_o = re_in ? 1'b0 : reinject_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:9  */
  assign n35256_o = n35239_o ? n35247_o : n35253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:272:9  */
  assign n35257_o = n35239_o ? n35245_o : n35255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35291_o = ~n35161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35292_o = n35164_o & n35291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35293_o = n35292_o ? data_0_in : last_addr_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35294_q <= n35293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35295_o = ~n35161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35296_o = n35164_o & n35295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35297_o = n35296_o ? comm_0_in : last_comm_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35298_q <= n35297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35299_o = ~n35161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35300_o = n35168_o & n35299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35301_o = n35300_o ? data_1_in : last_addr_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35302_q <= n35301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35303_o = ~n35161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:160:5  */
  assign n35304_o = n35168_o & n35303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35305_o = n35304_o ? comm_1_in : last_comm_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk)
    n35306_q <= n35305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35161_o)
    if (n35161_o)
      n35307_q <= 1'b0;
    else
      n35307_q <= n35256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35161_o)
    if (n35161_o)
      n35308_q <= 1'b0;
    else
      n35308_q <= n35257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35161_o)
    if (n35161_o)
      n35309_q <= 1'b0;
    else
      n35309_q <= n35196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35161_o)
    if (n35161_o)
      n35310_q <= 1'b0;
    else
      n35310_q <= n35197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  assign n35311_o = n35210_o ? n35237_o : fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35161_o)
    if (n35161_o)
      n35312_q <= 1'b0;
    else
      n35312_q <= n35311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:178:7  */
  always @(posedge clk or posedge n35161_o)
    if (n35161_o)
      n35313_q <= 1'b0;
    else
      n35313_q <= n35209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:24  */
  assign n35324_o = ~fifo_select_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:25  */
  assign n35325_o = ~reinject_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:318:41  */
  assign n35326_o = ~av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:318:37  */
  assign n35327_o = one_d_0_in & n35326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:319:52  */
  assign n35328_o = one_d_0_in & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:319:37  */
  assign n35329_o = empty_0_in | n35328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:67  */
  assign n35330_o = one_d_0_in & av_0_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:52  */
  assign n35331_o = empty_0_in | n35330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:36  */
  assign n35332_o = ~n35331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:320:32  */
  assign n35333_o = re_in & n35332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35334_o = n35325_o ? data_0_in : last_addr_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35335_o = n35325_o ? comm_0_in : last_comm_0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35337_o = n35325_o ? av_0_in : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35339_o = n35325_o ? n35327_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35341_o = n35325_o ? n35329_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:314:9  */
  assign n35343_o = n35325_o ? n35333_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:25  */
  assign n35344_o = ~reinject_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:339:41  */
  assign n35345_o = ~av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:339:37  */
  assign n35346_o = one_d_1_in & n35345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:340:52  */
  assign n35347_o = one_d_1_in & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:340:37  */
  assign n35348_o = empty_1_in | n35347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:67  */
  assign n35349_o = one_d_1_in & av_1_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:52  */
  assign n35350_o = empty_1_in | n35349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:36  */
  assign n35351_o = ~n35350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:342:32  */
  assign n35352_o = re_in & n35351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35353_o = n35344_o ? data_1_in : last_addr_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35354_o = n35344_o ? comm_1_in : last_comm_1_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35356_o = n35344_o ? av_1_in : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35358_o = n35344_o ? n35346_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35360_o = n35344_o ? n35348_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:335:9  */
  assign n35362_o = n35344_o ? n35352_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35363_o = n35324_o ? n35334_o : n35353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35364_o = n35324_o ? n35335_o : n35354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35365_o = n35324_o ? n35337_o : n35356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35366_o = n35324_o ? n35339_o : n35358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35367_o = n35324_o ? n35341_o : n35360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35369_o = n35324_o ? n35343_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/fifo_mux_rd.vhd:312:7  */
  assign n35371_o = n35324_o ? 1'b0 : n35362_o;
endmodule

module multiclk_fifo_1_1_8_38
  (input  clk_re,
   input  clk_we,
   input  rst_n,
   input  [37:0] data_in,
   input  we_in,
   input  re_in,
   output full_out,
   output one_p_out,
   output [37:0] data_out,
   output empty_out,
   output one_d_out);
  wire [37:0] data_to_fifo;
  wire we_to_fifo;
  wire full_from_fifo;
  wire one_p_from_fifo;
  wire re_to_fifo;
  wire [37:0] data_from_fifo;
  wire empty_from_fifo;
  wire one_d_from_fifo;
  wire empty_out_r;
  wire full_out_r;
  wire clk_fifo;
  wire regular_fifo_almost_full_o;
  wire regular_fifo_full_o;
  wire [37:0] regular_fifo_rd_data_o;
  wire regular_fifo_almost_empty_o;
  wire regular_fifo_empty_o;
  assign full_out = full_out_r;
  assign one_p_out = one_p_from_fifo;
  assign data_out = data_from_fifo;
  assign empty_out = empty_out_r;
  assign one_d_out = one_d_from_fifo;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:88:10  */
  assign data_to_fifo = data_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:89:10  */
  assign we_to_fifo = we_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:90:10  */
  assign full_from_fifo = regular_fifo_full_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:91:10  */
  assign one_p_from_fifo = regular_fifo_almost_full_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:92:10  */
  assign re_to_fifo = re_in; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:93:10  */
  assign data_from_fifo = regular_fifo_rd_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:94:10  */
  assign empty_from_fifo = regular_fifo_empty_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:95:10  */
  assign one_d_from_fifo = regular_fifo_almost_empty_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:96:10  */
  assign empty_out_r = empty_from_fifo; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:97:10  */
  assign full_out_r = full_from_fifo; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:99:10  */
  assign clk_fifo = clk_re; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/multiclk_fifo/rtl/multiclk_fifo_v4.vhd:131:3  */
  basic_fifo_flags_beh_38_8_6_2 regular_fifo (
    .reset_n_i(rst_n),
    .clk_i(clk_fifo),
    .wr_en_i(we_to_fifo),
    .wr_data_i(data_to_fifo),
    .rd_en_i(re_to_fifo),
    .almost_full_o(regular_fifo_almost_full_o),
    .full_o(regular_fifo_full_o),
    .rd_data_o(regular_fifo_rd_data_o),
    .almost_empty_o(regular_fifo_almost_empty_o),
    .empty_o(regular_fifo_empty_o));
endmodule

module cfg_mem_static_6_1_32_6_5_0_0_1_40_0_3_1_0_0_0
  (input  clk,
   input  rst_n,
   input  [4:0] addr_in,
   input  [31:0] data_in,
   input  re_in,
   input  we_in,
   output curr_slot_ends_out,
   output curr_slot_own_out,
   output next_slot_starts_out,
   output next_slot_own_out,
   output [6:0] dbg_out,
   output [31:0] data_out,
   output [1:0] arb_type_out,
   output [5:0] n_agents_out,
   output [5:0] max_send_out,
   output [5:0] prior_out,
   output [1:0] pwr_mode_out);
  localparam n35105_o = 1'b0;
  localparam n35106_o = 1'b0;
  localparam n35107_o = 1'b0;
  localparam n35108_o = 1'b0;
  localparam [6:0] n35109_o = 7'b0000000;
  localparam [31:0] n35110_o = 32'b00000000000000000000000000000000;
  localparam [1:0] n35111_o = 2'b00;
  localparam [5:0] n35112_o = 6'b000011;
  localparam [5:0] n35113_o = 6'b101000;
  localparam [5:0] n35114_o = 6'b000001;
  localparam [1:0] n35115_o = 2'b00;
  assign curr_slot_ends_out = n35105_o;
  assign curr_slot_own_out = n35106_o;
  assign next_slot_starts_out = n35107_o;
  assign next_slot_own_out = n35108_o;
  assign dbg_out = n35109_o;
  assign data_out = n35110_o;
  assign arb_type_out = n35111_o;
  assign n_agents_out = n35112_o;
  assign max_send_out = n35113_o;
  assign prior_out = n35114_o;
  assign pwr_mode_out = n35115_o;
endmodule

module tx_control_6_6_32_16_5_3_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [15:0] cfg_ret_addr_in,
   input  [31:0] cfg_data_in,
   input  cfg_re_in,
   input  curr_slot_own_in,
   input  curr_slot_ends_in,
   input  next_slot_own_in,
   input  next_slot_starts_in,
   input  [5:0] max_send_in,
   input  [5:0] n_agents_in,
   input  [5:0] prior_in,
   input  [1:0] arb_type_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  one_d_in,
   input  empty_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire prior_match;
  wire [5:0] prior;
  wire [5:0] dyn_arb_prior;
  wire [5:0] prior_counter_arb_r;
  wire [1:0] arb_type_r;
  wire can_write_r;
  wire can_write_r_r;
  wire new_turn;
  wire new_turn_stay_r;
  wire new_turn_ack;
  wire new_turn_ack_r;
  wire [11:0] switch_arb_r;
  wire [15:0] addr_r;
  wire writing;
  wire reading;
  wire [5:0] send_counter_r;
  wire av_out_s;
  wire cfg_rd_rdy_r;
  wire last_was_cfg_rd_r;
  wire [31:0] cfg_data_in_r;
  localparam n34783_o = 1'b1;
  wire n34788_o;
  wire n34791_o;
  wire n34792_o;
  wire n34793_o;
  wire [15:0] n34794_o;
  wire n34797_o;
  wire n34798_o;
  wire n34799_o;
  wire n34801_o;
  reg n34824_q;
  reg n34825_q;
  reg n34826_q;
  wire n34827_o;
  wire n34828_o;
  wire [15:0] n34829_o;
  reg [15:0] n34830_q;
  wire n34838_o;
  wire n34840_o;
  wire n34841_o;
  wire [5:0] n34843_o;
  wire [5:0] n34845_o;
  reg [5:0] n34850_q;
  wire n34852_o;
  wire n34854_o;
  wire n34855_o;
  wire n34857_o;
  wire n34858_o;
  wire n34859_o;
  wire n34860_o;
  wire n34861_o;
  wire n34862_o;
  wire n34863_o;
  wire n34864_o;
  wire n34865_o;
  wire n34866_o;
  wire n34867_o;
  wire n34868_o;
  wire n34871_o;
  wire n34873_o;
  wire n34874_o;
  wire n34875_o;
  wire n34876_o;
  wire n34877_o;
  wire n34880_o;
  wire n34882_o;
  wire n34883_o;
  wire n34885_o;
  reg n34891_q;
  wire n34892_o;
  wire n34893_o;
  wire n34895_o;
  wire n34896_o;
  wire n34897_o;
  wire n34898_o;
  localparam [31:0] n34899_o = 32'b00000000000000000000000000000000;
  wire [15:0] n34900_o;
  wire n34901_o;
  wire n34904_o;
  wire n34907_o;
  wire n34910_o;
  wire n34911_o;
  wire n34912_o;
  wire n34913_o;
  wire n34914_o;
  wire n34917_o;
  wire n34920_o;
  wire n34924_o;
  wire n34925_o;
  wire n34926_o;
  wire n34927_o;
  wire n34928_o;
  wire n34929_o;
  wire n34930_o;
  wire n34933_o;
  wire n34935_o;
  wire n34938_o;
  wire n34939_o;
  wire n34942_o;
  localparam [31:0] n34943_o = 32'b00000000000000000000000000000000;
  wire [15:0] n34944_o;
  wire [31:0] n34945_o;
  wire [31:0] n34946_o;
  wire n34948_o;
  wire n34949_o;
  wire n34950_o;
  wire n34951_o;
  wire n34954_o;
  wire n34957_o;
  wire n34960_o;
  wire [31:0] n34962_o;
  wire [4:0] n34964_o;
  wire n34966_o;
  wire n34968_o;
  wire n34970_o;
  wire n34972_o;
  wire [31:0] n34973_o;
  wire [4:0] n34974_o;
  wire n34975_o;
  wire n34977_o;
  wire n34978_o;
  wire n34979_o;
  wire n34981_o;
  wire [31:0] n34982_o;
  wire [4:0] n34984_o;
  wire n34985_o;
  wire n34987_o;
  wire n34988_o;
  wire n34990_o;
  wire n34992_o;
  wire [31:0] n34995_o;
  wire [31:0] n34996_o;
  wire [4:0] n34998_o;
  wire n34999_o;
  wire n35001_o;
  wire n35003_o;
  wire n35006_o;
  wire n35009_o;
  wire n35015_o;
  wire n35018_o;
  wire n35020_o;
  wire n35022_o;
  wire [31:0] n35023_o;
  wire n35025_o;
  wire n35026_o;
  wire n35027_o;
  wire [1:0] n35029_o;
  wire [31:0] n35030_o;
  wire [31:0] n35032_o;
  wire [11:0] n35033_o;
  wire [1:0] n35034_o;
  wire [11:0] n35036_o;
  wire [1:0] n35038_o;
  wire [11:0] n35039_o;
  wire [1:0] n35041_o;
  wire [11:0] n35042_o;
  wire [1:0] n35044_o;
  wire [11:0] n35045_o;
  wire n35046_o;
  wire n35048_o;
  wire n35049_o;
  wire n35050_o;
  wire [5:0] n35052_o;
  wire [5:0] n35054_o;
  wire n35056_o;
  wire n35058_o;
  wire [5:0] n35060_o;
  wire [5:0] n35061_o;
  wire [5:0] n35062_o;
  reg [5:0] n35073_q;
  reg [1:0] n35074_q;
  reg [11:0] n35075_q;
  wire [5:0] dyn_dyn_arb_1_n35076;
  wire [5:0] dyn_dyn_arb_1_arb_agent_out;
  wire n35081_o;
  wire [5:0] n35082_o;
  wire n35085_o;
  wire n35088_o;
  assign av_out = av_out_s;
  assign data_out = n34996_o;
  assign comm_out = n34998_o;
  assign lock_out = n34999_o;
  assign cfg_rd_rdy_out = n34783_o;
  assign re_out = reading;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:133:10  */
  assign prior_match = n35088_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:134:10  */
  assign prior = n35082_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:135:10  */
  assign dyn_arb_prior = dyn_dyn_arb_1_n35076; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:136:10  */
  assign prior_counter_arb_r = n35073_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:137:10  */
  assign arb_type_r = n35074_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:138:10  */
  assign can_write_r = n34891_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:139:10  */
  assign can_write_r_r = n34824_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:140:10  */
  assign new_turn = n34893_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:141:10  */
  assign new_turn_stay_r = n34825_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:142:10  */
  assign new_turn_ack = n35001_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:143:10  */
  assign new_turn_ack_r = n34826_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:147:12  */
  assign switch_arb_r = n35075_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:151:10  */
  assign addr_r = n34830_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:159:10  */
  assign writing = n35003_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:160:10  */
  assign reading = n35006_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:162:10  */
  assign send_counter_r = n34850_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:163:10  */
  assign av_out_s = n35009_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:167:10  */
  assign cfg_rd_rdy_r = 1'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:169:10  */
  assign last_was_cfg_rd_r = 1'b0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:170:10  */
  assign cfg_data_in_r = 32'b00000000000000000000000000000000; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:252:14  */
  assign n34788_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:30  */
  assign n34791_o = 1'b1 & av_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:59  */
  assign n34792_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:290:46  */
  assign n34793_o = n34791_o & n34792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:291:26  */
  assign n34794_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:307:7  */
  assign n34797_o = new_turn ? 1'b1 : new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:48  */
  assign n34798_o = ~new_turn_ack_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:29  */
  assign n34799_o = new_turn_ack & n34798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:311:7  */
  assign n34801_o = n34799_o ? 1'b0 : n34797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n34788_o)
    if (n34788_o)
      n34824_q <= 1'b0;
    else
      n34824_q <= can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n34788_o)
    if (n34788_o)
      n34825_q <= 1'b0;
    else
      n34825_q <= n34801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk or posedge n34788_o)
    if (n34788_o)
      n34826_q <= 1'b0;
    else
      n34826_q <= new_turn_ack;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:249:3  */
  assign n34827_o = ~n34788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:249:3  */
  assign n34828_o = n34793_o & n34827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  assign n34829_o = n34828_o ? n34794_o : addr_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:264:5  */
  always @(posedge clk)
    n34830_q <= n34829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:323:14  */
  assign n34838_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:45  */
  assign n34840_o = ~curr_slot_own_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:24  */
  assign n34841_o = writing & n34840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:327:42  */
  assign n34843_o = send_counter_r + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:326:7  */
  assign n34845_o = n34841_o ? n34843_o : 6'b000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:325:5  */
  always @(posedge clk or posedge n34838_o)
    if (n34838_o)
      n34850_q <= 6'b000000;
    else
      n34850_q <= n34845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:340:14  */
  assign n34852_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:357:28  */
  assign n34854_o = $unsigned(send_counter_r) >= $unsigned(max_send_in);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:27  */
  assign n34855_o = ~av_out_s;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:33  */
  assign n34857_o = n34855_o | 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:358:13  */
  assign n34858_o = n34854_o & n34857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:359:39  */
  assign n34859_o = curr_slot_own_in & curr_slot_ends_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:36  */
  assign n34860_o = ~next_slot_own_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:42  */
  assign n34861_o = n34860_o & next_slot_starts_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:360:15  */
  assign n34862_o = n34859_o | n34861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:359:11  */
  assign n34863_o = n34858_o | n34862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:41  */
  assign n34864_o = ~writing;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:29  */
  assign n34865_o = lock_in & n34864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:361:11  */
  assign n34866_o = n34863_o | n34865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:362:22  */
  assign n34867_o = ~writing;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:362:11  */
  assign n34868_o = n34866_o | n34867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:357:9  */
  assign n34871_o = n34868_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:43  */
  assign n34873_o = ~lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:31  */
  assign n34874_o = prior_match & n34873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:24  */
  assign n34875_o = ~can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:48  */
  assign n34876_o = ~can_write_r_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:30  */
  assign n34877_o = n34875_o & n34876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:369:9  */
  assign n34880_o = n34877_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:367:7  */
  assign n34882_o = n34874_o ? n34880_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:351:7  */
  assign n34883_o = can_write_r ? n34871_o : n34882_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:347:7  */
  assign n34885_o = curr_slot_own_in ? 1'b1 : n34883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:343:5  */
  always @(posedge clk or posedge n34852_o)
    if (n34852_o)
      n34891_q <= 1'b0;
    else
      n34891_q <= n34885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:381:31  */
  assign n34892_o = ~can_write_r_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:381:27  */
  assign n34893_o = can_write_r & n34892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:23  */
  assign n34895_o = ~cfg_rd_rdy_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:29  */
  assign n34896_o = n34895_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:402:29  */
  assign n34897_o = new_turn | new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:402:9  */
  assign n34898_o = n34896_o & n34897_o;
  assign n34900_o = n34899_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:20  */
  assign n34901_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n34904_o = n34901_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n34907_o = n34901_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:413:9  */
  assign n34910_o = n34901_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:26  */
  assign n34911_o = ~cfg_rd_rdy_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:32  */
  assign n34912_o = n34911_o & new_turn_ack_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:421:9  */
  assign n34913_o = n34912_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:20  */
  assign n34914_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:9  */
  assign n34917_o = n34914_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:431:9  */
  assign n34920_o = n34914_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:22  */
  assign n34924_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:28  */
  assign n34925_o = n34924_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:29  */
  assign n34926_o = new_turn | new_turn_stay_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:54  */
  assign n34927_o = n34926_o | last_was_cfg_rd_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:439:9  */
  assign n34928_o = n34925_o & n34927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:20  */
  assign n34929_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:450:27  */
  assign n34930_o = ~last_was_cfg_rd_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n34933_o = n34929_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n34935_o = n34929_o ? n34930_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:447:9  */
  assign n34938_o = n34929_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:456:22  */
  assign n34939_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:456:11  */
  assign n34942_o = n34939_o ? 1'b1 : 1'b0;
  assign n34944_o = n34943_o[31:16];
  assign n34945_o = {n34944_o, addr_r};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:453:9  */
  assign n34946_o = av_in ? data_in : n34945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:453:9  */
  assign n34948_o = av_in ? n34942_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:22  */
  assign n34949_o = ~empty_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:28  */
  assign n34950_o = n34949_o & can_write_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:20  */
  assign n34951_o = ~full_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n34954_o = n34951_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n34957_o = n34951_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:472:9  */
  assign n34960_o = n34951_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34962_o = n34950_o ? data_in : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34964_o = n34950_o ? comm_in : 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34966_o = n34950_o ? n34954_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34968_o = n34950_o ? n34957_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34970_o = n34950_o ? n34960_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:470:7  */
  assign n34972_o = n34950_o ? av_in : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34973_o = n34928_o ? n34946_o : n34962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34974_o = n34928_o ? comm_in : n34964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34975_o = n34928_o ? n34933_o : n34966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34977_o = n34928_o ? n34935_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34978_o = n34928_o ? n34938_o : n34968_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34979_o = n34928_o ? n34948_o : n34970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:438:7  */
  assign n34981_o = n34928_o ? 1'b1 : n34972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34982_o = n34913_o ? cfg_data_in_r : n34973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34984_o = n34913_o ? 5'b01001 : n34974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34985_o = n34913_o ? n34917_o : n34975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34987_o = n34913_o ? 1'b0 : n34977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34988_o = n34913_o ? n34920_o : n34978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34990_o = n34913_o ? 1'b0 : n34979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:420:7  */
  assign n34992_o = n34913_o ? 1'b0 : n34981_o;
  assign n34995_o = {n34900_o, cfg_ret_addr_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34996_o = n34898_o ? n34995_o : n34982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34998_o = n34898_o ? 5'b01001 : n34984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n34999_o = n34898_o ? n34904_o : n34985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35001_o = n34898_o ? n34907_o : n34987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35003_o = n34898_o ? n34910_o : n34988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35006_o = n34898_o ? 1'b0 : n34990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:401:7  */
  assign n35009_o = n34898_o ? 1'b1 : n34992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:614:14  */
  assign n35015_o = ~rst_n;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:22  */
  assign n35018_o = arb_type_in == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:25  */
  assign n35020_o = arb_type_in == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:25  */
  assign n35022_o = arb_type_in == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:25  */
  assign n35023_o = {20'b0, switch_arb_r};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:25  */
  assign n35025_o = n35023_o == 32'b00000000000000000000111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:48  */
  assign n35026_o = arb_type_r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:33  */
  assign n35027_o = ~n35026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:636:31  */
  assign n35029_o = {1'b0, n35027_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:40  */
  assign n35030_o = {20'b0, switch_arb_r};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:40  */
  assign n35032_o = n35030_o + 32'b00000000000000000000000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:639:27  */
  assign n35033_o = n35032_o[11:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:9  */
  assign n35034_o = n35025_o ? n35029_o : arb_type_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:634:9  */
  assign n35036_o = n35025_o ? 12'b000000000000 : n35033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:7  */
  assign n35038_o = n35022_o ? n35034_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:631:7  */
  assign n35039_o = n35022_o ? n35036_o : switch_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:7  */
  assign n35041_o = n35020_o ? 2'b01 : n35038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:627:7  */
  assign n35042_o = n35020_o ? switch_arb_r : n35039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:7  */
  assign n35044_o = n35018_o ? 2'b00 : n35041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:623:7  */
  assign n35045_o = n35018_o ? switch_arb_r : n35042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:18  */
  assign n35046_o = ~lock_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:39  */
  assign n35048_o = arb_type_r != 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:24  */
  assign n35049_o = n35046_o & n35048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:651:32  */
  assign n35050_o = prior_counter_arb_r == n_agents_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:655:81  */
  assign n35052_o = prior_counter_arb_r + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:651:9  */
  assign n35054_o = n35050_o ? 6'b000001 : n35052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:661:23  */
  assign n35056_o = arb_type_r == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:666:26  */
  assign n35058_o = arb_type_r == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:666:9  */
  assign n35060_o = n35058_o ? 6'b000001 : prior_counter_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:661:9  */
  assign n35061_o = n35056_o ? prior_counter_arb_r : n35060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:649:7  */
  assign n35062_o = n35049_o ? n35054_o : n35061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n35015_o)
    if (n35015_o)
      n35073_q <= 6'b000000;
    else
      n35073_q <= n35062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n35015_o)
    if (n35015_o)
      n35074_q <= 2'b00;
    else
      n35074_q <= n35044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:619:5  */
  always @(posedge clk or posedge n35015_o)
    if (n35015_o)
      n35075_q <= 12'b000000000000;
    else
      n35075_q <= n35045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:694:26  */
  assign dyn_dyn_arb_1_n35076 = dyn_dyn_arb_1_arb_agent_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:685:5  */
  dyn_arb_6_3 dyn_dyn_arb_1 (
    .clk(clk),
    .rst_n(rst_n),
    .bus_lock_in(lock_in),
    .arb_agent_out(dyn_dyn_arb_1_arb_agent_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:700:22  */
  assign n35081_o = arb_type_in == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:700:7  */
  assign n35082_o = n35081_o ? dyn_arb_prior : prior_counter_arb_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:711:14  */
  assign n35085_o = prior == prior_in;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/tx_control.vhd:711:5  */
  assign n35088_o = n35085_o ? 1'b1 : 1'b0;
endmodule

module round_robin_arb_4
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] req_i,
   input  ack_i,
   output [3:0] grant_comb_o,
   output [3:0] grant_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [3:0] n34733_o;
  wire [3:0] n34735_o;
  wire [3:0] n34736_o;
  wire [3:0] n34737_o;
  wire [3:0] n34738_o;
  wire [3:0] n34739_o;
  wire [3:0] n34740_o;
  wire [3:0] n34742_o;
  wire [3:0] n34743_o;
  wire [3:0] n34744_o;
  wire [3:0] n34746_o;
  wire [3:0] n34747_o;
  wire n34749_o;
  wire [3:0] n34750_o;
  wire [3:0] n34751_o;
  wire n34753_o;
  wire n34754_o;
  wire n34756_o;
  wire [3:0] n34757_o;
  wire [3:0] n34758_o;
  wire [7:0] n34759_o;
  wire [7:0] n34760_o;
  wire [3:0] n34761_o;
  wire [3:0] n34762_o;
  wire n34766_o;
  wire [7:0] n34769_o;
  wire [7:0] n34775_o;
  reg [7:0] n34776_q;
  assign grant_comb_o = n34761_o;
  assign grant_o = n34762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:10  */
  assign r = n34776_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:13  */
  assign rin = n34760_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:62  */
  assign n34733_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:72  */
  assign n34735_o = n34733_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:82  */
  assign n34736_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:77  */
  assign n34737_o = n34735_o | n34736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:28  */
  assign n34738_o = ~n34737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:24  */
  assign n34739_o = req_i & n34738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:59  */
  assign n34740_o = ~n34739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:75  */
  assign n34742_o = n34740_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:28  */
  assign n34743_o = n34739_o & n34742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:55  */
  assign n34744_o = ~req_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:67  */
  assign n34746_o = n34744_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:24  */
  assign n34747_o = req_i & n34746_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:28  */
  assign n34749_o = n34739_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:5  */
  assign n34750_o = n34749_o ? n34743_o : n34747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:19  */
  assign n34751_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:26  */
  assign n34753_o = n34751_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:30  */
  assign n34754_o = n34753_o | ack_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:24  */
  assign n34756_o = n34750_o != 4'b0000;
  assign n34757_o = r[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:7  */
  assign n34758_o = n34756_o ? n34750_o : n34757_o;
  assign n34759_o = {n34758_o, n34750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:5  */
  assign n34760_o = n34754_o ? n34759_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:84:23  */
  assign n34761_o = n34760_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:85:23  */
  assign n34762_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:95:18  */
  assign n34766_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:99:9  */
  assign n34769_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  assign n34775_o = en_i ? n34769_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  always @(posedge clk_i or posedge n34766_o)
    if (n34766_o)
      n34776_q <= 8'b00000000;
    else
      n34776_q <= n34775_o;
endmodule

module round_robin_arb_2
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [1:0] req_i,
   input  ack_i,
   output [1:0] grant_comb_o,
   output [1:0] grant_o);
  wire [3:0] r;
  wire [3:0] rin;
  wire [1:0] n34681_o;
  wire [1:0] n34683_o;
  wire [1:0] n34684_o;
  wire [1:0] n34685_o;
  wire [1:0] n34686_o;
  wire [1:0] n34687_o;
  wire [1:0] n34688_o;
  wire [1:0] n34690_o;
  wire [1:0] n34691_o;
  wire [1:0] n34692_o;
  wire [1:0] n34694_o;
  wire [1:0] n34695_o;
  wire n34697_o;
  wire [1:0] n34698_o;
  wire [1:0] n34699_o;
  wire n34701_o;
  wire n34702_o;
  wire n34704_o;
  wire [1:0] n34705_o;
  wire [1:0] n34706_o;
  wire [3:0] n34707_o;
  wire [3:0] n34708_o;
  wire [1:0] n34709_o;
  wire [1:0] n34710_o;
  wire n34714_o;
  wire [3:0] n34717_o;
  wire [3:0] n34723_o;
  reg [3:0] n34724_q;
  assign grant_comb_o = n34709_o;
  assign grant_o = n34710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:10  */
  assign r = n34724_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:32:13  */
  assign rin = n34708_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:62  */
  assign n34681_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:72  */
  assign n34683_o = n34681_o - 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:82  */
  assign n34684_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:77  */
  assign n34685_o = n34683_o | n34684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:28  */
  assign n34686_o = ~n34685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:50:24  */
  assign n34687_o = req_i & n34686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:59  */
  assign n34688_o = ~n34687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:75  */
  assign n34690_o = n34688_o + 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:55:28  */
  assign n34691_o = n34687_o & n34690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:55  */
  assign n34692_o = ~req_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:67  */
  assign n34694_o = n34692_o + 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:60:24  */
  assign n34695_o = req_i & n34694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:28  */
  assign n34697_o = n34687_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:65:5  */
  assign n34698_o = n34697_o ? n34691_o : n34695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:19  */
  assign n34699_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:26  */
  assign n34701_o = n34699_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:30  */
  assign n34702_o = n34701_o | ack_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:24  */
  assign n34704_o = n34698_o != 2'b00;
  assign n34705_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:75:7  */
  assign n34706_o = n34704_o ? n34698_o : n34705_o;
  assign n34707_o = {n34706_o, n34698_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:74:5  */
  assign n34708_o = n34702_o ? n34707_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:84:23  */
  assign n34709_o = n34708_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:85:23  */
  assign n34710_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:95:18  */
  assign n34714_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:99:9  */
  assign n34717_o = init_i ? 4'b0000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  assign n34723_o = en_i ? n34717_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/round_robin_arb.vhd:97:5  */
  always @(posedge clk_i or posedge n34714_o)
    if (n34714_o)
      n34724_q <= 4'b0000;
    else
      n34724_q <= n34723_o;
endmodule

module hibi_dma_gif_mux
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] m0_gif_req_i_addr,
   input  [21:0] m0_gif_req_i_wdata,
   input  m0_gif_req_i_wr,
   input  m0_gif_req_i_rd,
   input  [4:0] m1_gif_req_i_addr,
   input  [21:0] m1_gif_req_i_wdata,
   input  m1_gif_req_i_wr,
   input  m1_gif_req_i_rd,
   input  [21:0] mux_gif_rsp_i_rdata,
   input  mux_gif_rsp_i_ack,
   output [21:0] m0_gif_rsp_o_rdata,
   output m0_gif_rsp_o_ack,
   output [21:0] m1_gif_rsp_o_rdata,
   output m1_gif_rsp_o_ack,
   output [4:0] mux_gif_req_o_addr,
   output [21:0] mux_gif_req_o_wdata,
   output mux_gif_req_o_wr,
   output mux_gif_req_o_rd);
  wire [28:0] n34591_o;
  wire [21:0] n34593_o;
  wire n34594_o;
  wire [28:0] n34595_o;
  wire [21:0] n34597_o;
  wire n34598_o;
  wire [4:0] n34600_o;
  wire [21:0] n34601_o;
  wire n34602_o;
  wire n34603_o;
  wire [22:0] n34604_o;
  wire [30:0] r;
  wire [30:0] rin;
  wire n34609_o;
  wire n34610_o;
  wire n34611_o;
  wire n34612_o;
  wire n34613_o;
  wire n34614_o;
  wire [28:0] n34615_o;
  wire [28:0] n34616_o;
  wire [1:0] n34617_o;
  wire [30:0] n34618_o;
  wire n34619_o;
  wire n34622_o;
  wire n34623_o;
  wire n34625_o;
  wire n34626_o;
  wire n34628_o;
  wire n34630_o;
  wire n34634_o;
  wire [1:0] n34635_o;
  wire n34636_o;
  reg n34637_o;
  wire n34638_o;
  reg n34639_o;
  wire [30:0] n34641_o;
  wire n34644_o;
  wire n34645_o;
  wire [28:0] n34646_o;
  wire [28:0] n34647_o;
  wire [21:0] n34648_o;
  wire [21:0] n34649_o;
  wire n34650_o;
  wire n34651_o;
  wire n34652_o;
  wire n34653_o;
  wire n34655_o;
  wire n34656_o;
  wire n34657_o;
  wire n34660_o;
  wire [30:0] n34663_o;
  wire [30:0] n34669_o;
  reg [30:0] n34670_q;
  wire [22:0] n34671_o;
  wire [22:0] n34672_o;
  assign m0_gif_rsp_o_rdata = n34593_o;
  assign m0_gif_rsp_o_ack = n34594_o;
  assign m1_gif_rsp_o_rdata = n34597_o;
  assign m1_gif_rsp_o_ack = n34598_o;
  assign mux_gif_req_o_addr = n34600_o;
  assign mux_gif_req_o_wdata = n34601_o;
  assign mux_gif_req_o_wr = n34602_o;
  assign mux_gif_req_o_rd = n34603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:42:5  */
  assign n34591_o = {m0_gif_req_i_rd, m0_gif_req_i_wr, m0_gif_req_i_wdata, m0_gif_req_i_addr};
  assign n34593_o = n34671_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  assign n34594_o = n34671_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:146:3  */
  assign n34595_o = {m1_gif_req_i_rd, m1_gif_req_i_wr, m1_gif_req_i_wdata, m1_gif_req_i_addr};
  assign n34597_o = n34672_o[21:0];
  assign n34598_o = n34672_o[22];
  assign n34600_o = n34646_o[4:0];
  assign n34601_o = n34646_o[26:5];
  assign n34602_o = n34646_o[27];
  assign n34603_o = n34646_o[28];
  assign n34604_o = {mux_gif_rsp_i_ack, mux_gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:57:10  */
  assign r = n34670_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:57:13  */
  assign rin = n34641_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:31  */
  assign n34609_o = n34591_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:50  */
  assign n34610_o = n34591_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:70:34  */
  assign n34611_o = n34609_o | n34610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:31  */
  assign n34612_o = n34595_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:50  */
  assign n34613_o = n34595_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:71:34  */
  assign n34614_o = n34612_o | n34613_o;
  assign n34615_o = r[30:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:75:5  */
  assign n34616_o = n34614_o ? n34595_o : n34615_o;
  assign n34617_o = r[1:0];
  assign n34618_o = {n34616_o, n34617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:12  */
  assign n34619_o = n34618_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:35  */
  assign n34622_o = ~n34611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:41  */
  assign n34623_o = n34622_o & n34614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:89:22  */
  assign n34625_o = n34623_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:93:41  */
  assign n34626_o = n34611_o & n34614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:93:22  */
  assign n34628_o = n34626_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:86:7  */
  assign n34630_o = n34619_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:97:7  */
  assign n34634_o = n34619_o == 1'b1;
  assign n34635_o = {n34634_o, n34630_o};
  assign n34636_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:5  */
  always @*
    case (n34635_o)
      2'b10: n34637_o = 1'b0;
      2'b01: n34637_o = n34628_o;
      default: n34637_o = n34636_o;
    endcase
  assign n34638_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:85:5  */
  always @*
    case (n34635_o)
      2'b10: n34639_o = 1'b1;
      2'b01: n34639_o = n34625_o;
      default: n34639_o = n34638_o;
    endcase
  assign n34641_o = {n34616_o, n34639_o, n34637_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:47  */
  assign n34644_o = rin[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:55  */
  assign n34645_o = ~n34644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:38  */
  assign n34646_o = n34645_o ? n34591_o : n34647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:106:70  */
  assign n34647_o = rin[30:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:108:39  */
  assign n34648_o = n34604_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:109:39  */
  assign n34649_o = n34604_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:39  */
  assign n34650_o = n34604_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:50  */
  assign n34651_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:58  */
  assign n34652_o = ~n34651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:111:43  */
  assign n34653_o = n34652_o ? n34650_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:39  */
  assign n34655_o = n34604_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:50  */
  assign n34656_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:112:43  */
  assign n34657_o = n34656_o ? n34655_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:119:18  */
  assign n34660_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:123:9  */
  assign n34663_o = init_i ? 31'b0000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:121:5  */
  assign n34669_o = en_i ? n34663_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:121:5  */
  always @(posedge clk_i or posedge n34660_o)
    if (n34660_o)
      n34670_q <= 31'b0000000000000000000000000000000;
    else
      n34670_q <= n34669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_gif_mux.vhd:119:5  */
  assign n34671_o = {n34653_o, n34648_o};
  assign n34672_o = {n34657_o, n34649_o};
endmodule

module hibi_dma_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [4:0] n34436_o;
  wire [21:0] n34437_o;
  wire n34438_o;
  wire n34439_o;
  wire [22:0] n34440_o;
  wire n34442_o;
  wire [31:0] n34443_o;
  wire [4:0] n34444_o;
  wire n34445_o;
  wire [1:0] n34446_o;
  wire n34448_o;
  wire [39:0] n34449_o;
  wire [71:0] r;
  wire [71:0] rin;
  wire [2:0] n34461_o;
  wire n34462_o;
  wire n34463_o;
  wire [2:0] n34466_o;
  wire [2:0] n34467_o;
  wire n34468_o;
  wire n34470_o;
  wire n34471_o;
  wire n34472_o;
  wire n34473_o;
  wire n34474_o;
  wire n34475_o;
  wire n34476_o;
  wire n34479_o;
  wire [4:0] n34480_o;
  wire [4:0] n34481_o;
  wire n34483_o;
  wire [4:0] n34485_o;
  wire n34487_o;
  wire [2:0] n34490_o;
  wire [2:0] n34491_o;
  wire n34492_o;
  wire [2:0] n34493_o;
  wire n34494_o;
  wire [7:0] n34495_o;
  wire [7:0] n34496_o;
  wire [7:0] n34497_o;
  wire n34498_o;
  wire [1:0] n34499_o;
  wire [7:0] n34500_o;
  wire [7:0] n34501_o;
  wire n34502_o;
  wire n34503_o;
  wire n34504_o;
  wire n34505_o;
  wire n34507_o;
  wire [21:0] n34509_o;
  wire n34513_o;
  wire [31:0] n34514_o;
  wire n34516_o;
  wire n34517_o;
  wire [5:0] n34521_o;
  wire n34522_o;
  wire n34523_o;
  wire [4:0] n34524_o;
  wire [5:0] n34525_o;
  wire [5:0] n34526_o;
  wire n34528_o;
  wire n34530_o;
  wire [38:0] n34531_o;
  wire n34532_o;
  wire n34533_o;
  wire n34534_o;
  wire n34535_o;
  wire [21:0] n34538_o;
  wire [31:0] n34539_o;
  wire [2:0] n34541_o;
  wire [2:0] n34542_o;
  wire [31:0] n34543_o;
  wire [31:0] n34544_o;
  wire n34545_o;
  wire n34547_o;
  wire [4:0] n34548_o;
  wire [2:0] n34549_o;
  wire [2:0] n34550_o;
  reg [2:0] n34551_o;
  wire [4:0] n34552_o;
  wire [4:0] n34553_o;
  reg [4:0] n34554_o;
  wire [21:0] n34555_o;
  reg [21:0] n34556_o;
  reg n34557_o;
  reg n34558_o;
  reg n34559_o;
  wire n34560_o;
  reg n34561_o;
  wire [31:0] n34562_o;
  reg [31:0] n34563_o;
  wire [4:0] n34564_o;
  wire [4:0] n34565_o;
  reg [4:0] n34566_o;
  wire n34567_o;
  reg n34568_o;
  wire [38:0] n34573_o;
  wire n34574_o;
  wire [28:0] n34575_o;
  wire [71:0] n34576_o;
  wire n34580_o;
  wire [71:0] n34583_o;
  wire [71:0] n34589_o;
  reg [71:0] n34590_q;
  assign gif_req_o_addr = n34436_o;
  assign gif_req_o_wdata = n34437_o;
  assign gif_req_o_wr = n34438_o;
  assign gif_req_o_rd = n34439_o;
  assign agent_msg_txreq_o_av = n34442_o;
  assign agent_msg_txreq_o_data = n34443_o;
  assign agent_msg_txreq_o_comm = n34444_o;
  assign agent_msg_txreq_o_we = n34445_o;
  assign agent_msg_rxreq_o_re = n34448_o;
  assign n34436_o = n34575_o[4:0];
  assign n34437_o = n34575_o[26:5];
  assign n34438_o = n34575_o[27];
  assign n34439_o = n34575_o[28];
  assign n34440_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n34442_o = n34573_o[0];
  assign n34443_o = n34573_o[32:1];
  assign n34444_o = n34573_o[37:33];
  assign n34445_o = n34573_o[38];
  assign n34446_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n34448_o = n34574_o;
  assign n34449_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:66:10  */
  assign r = n34590_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:66:13  */
  assign rin = n34576_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:12  */
  assign n34461_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:44  */
  assign n34462_o = n34449_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:50  */
  assign n34463_o = ~n34462_o;
  assign n34466_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:23  */
  assign n34467_o = n34463_o ? 3'b001 : n34466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:23  */
  assign n34468_o = n34463_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:86:7  */
  assign n34470_o = n34461_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:44  */
  assign n34471_o = n34449_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:62  */
  assign n34472_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:73  */
  assign n34473_o = n34472_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:104  */
  assign n34474_o = n34449_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:82  */
  assign n34475_o = n34473_o & n34474_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:56  */
  assign n34476_o = n34471_o | n34475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:46  */
  assign n34479_o = n34449_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:96:70  */
  assign n34480_o = n34449_o[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:48  */
  assign n34481_o = n34449_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:53  */
  assign n34483_o = n34481_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:51  */
  assign n34485_o = n34449_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:56  */
  assign n34487_o = n34485_o == 5'b00101;
  assign n34490_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:27  */
  assign n34491_o = n34487_o ? 3'b011 : n34490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:99:27  */
  assign n34492_o = n34487_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:27  */
  assign n34493_o = n34483_o ? 3'b010 : n34491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:97:27  */
  assign n34494_o = n34483_o ? 1'b0 : n34492_o;
  assign n34495_o = {n34480_o, n34493_o};
  assign n34496_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:25  */
  assign n34497_o = n34479_o ? n34495_o : n34496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:95:25  */
  assign n34498_o = n34479_o ? n34494_o : 1'b0;
  assign n34499_o = {1'b1, n34498_o};
  assign n34500_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n34501_o = n34476_o ? n34500_o : n34497_o;
  assign n34502_o = n34499_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n34503_o = n34476_o ? 1'b0 : n34502_o;
  assign n34504_o = n34499_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:23  */
  assign n34505_o = n34476_o ? 1'b0 : n34504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:91:7  */
  assign n34507_o = n34461_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:107:70  */
  assign n34509_o = n34449_o[22:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:106:7  */
  assign n34513_o = n34461_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:111:66  */
  assign n34514_o = n34449_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:44  */
  assign n34516_o = n34446_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:49  */
  assign n34517_o = ~n34516_o;
  assign n34521_o = {1'b1, 5'b00010};
  assign n34522_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:23  */
  assign n34523_o = n34517_o ? 1'b1 : n34522_o;
  assign n34524_o = r[70:66];
  assign n34525_o = {1'b0, n34524_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:115:23  */
  assign n34526_o = n34517_o ? n34521_o : n34525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:111:7  */
  assign n34528_o = n34461_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:44  */
  assign n34530_o = n34446_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:61  */
  assign n34531_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:72  */
  assign n34532_o = n34531_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:103  */
  assign n34533_o = n34446_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:81  */
  assign n34534_o = n34532_o & n34533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:55  */
  assign n34535_o = n34530_o | n34534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:126:92  */
  assign n34538_o = n34440_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:126:66  */
  assign n34539_o = {10'b0, n34538_o};  //  uext
  assign n34541_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n34542_o = n34535_o ? n34541_o : 3'b000;
  assign n34543_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n34544_o = n34535_o ? n34543_o : n34539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:122:23  */
  assign n34545_o = n34535_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:121:7  */
  assign n34547_o = n34461_o == 3'b101;
  assign n34548_o = {n34547_o, n34528_o, n34513_o, n34507_o, n34470_o};
  assign n34549_o = n34501_o[2:0];
  assign n34550_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34551_o = n34542_o;
      5'b01000: n34551_o = 3'b101;
      5'b00100: n34551_o = 3'b000;
      5'b00010: n34551_o = n34549_o;
      5'b00001: n34551_o = n34467_o;
      default: n34551_o = n34550_o;
    endcase
  assign n34552_o = n34501_o[7:3];
  assign n34553_o = r[7:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34554_o = n34553_o;
      5'b01000: n34554_o = n34553_o;
      5'b00100: n34554_o = n34553_o;
      5'b00010: n34554_o = n34552_o;
      5'b00001: n34554_o = n34553_o;
      default: n34554_o = n34553_o;
    endcase
  assign n34555_o = r[29:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34556_o = n34555_o;
      5'b01000: n34556_o = n34555_o;
      5'b00100: n34556_o = n34509_o;
      5'b00010: n34556_o = n34555_o;
      5'b00001: n34556_o = n34555_o;
      default: n34556_o = n34555_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34557_o = 1'b0;
      5'b01000: n34557_o = 1'b0;
      5'b00100: n34557_o = 1'b1;
      5'b00010: n34557_o = 1'b0;
      5'b00001: n34557_o = 1'b0;
      default: n34557_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34558_o = 1'b0;
      5'b01000: n34558_o = 1'b0;
      5'b00100: n34558_o = 1'b0;
      5'b00010: n34558_o = n34503_o;
      5'b00001: n34558_o = 1'b0;
      default: n34558_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34559_o = 1'b0;
      5'b01000: n34559_o = 1'b0;
      5'b00100: n34559_o = 1'b0;
      5'b00010: n34559_o = n34505_o;
      5'b00001: n34559_o = n34468_o;
      default: n34559_o = 1'b0;
    endcase
  assign n34560_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34561_o = 1'b0;
      5'b01000: n34561_o = n34523_o;
      5'b00100: n34561_o = n34560_o;
      5'b00010: n34561_o = n34560_o;
      5'b00001: n34561_o = n34560_o;
      default: n34561_o = n34560_o;
    endcase
  assign n34562_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34563_o = n34544_o;
      5'b01000: n34563_o = n34514_o;
      5'b00100: n34563_o = n34562_o;
      5'b00010: n34563_o = n34562_o;
      5'b00001: n34563_o = n34562_o;
      default: n34563_o = n34562_o;
    endcase
  assign n34564_o = n34526_o[4:0];
  assign n34565_o = r[70:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34566_o = n34565_o;
      5'b01000: n34566_o = n34564_o;
      5'b00100: n34566_o = n34565_o;
      5'b00010: n34566_o = n34565_o;
      5'b00001: n34566_o = n34565_o;
      default: n34566_o = n34565_o;
    endcase
  assign n34567_o = n34526_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:85:5  */
  always @*
    case (n34548_o)
      5'b10000: n34568_o = n34545_o;
      5'b01000: n34568_o = n34567_o;
      5'b00100: n34568_o = 1'b0;
      5'b00010: n34568_o = 1'b0;
      5'b00001: n34568_o = 1'b0;
      default: n34568_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:136:28  */
  assign n34573_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:137:28  */
  assign n34574_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:138:28  */
  assign n34575_o = r[31:3];
  assign n34576_o = {n34568_o, n34566_o, n34563_o, n34561_o, n34559_o, n34558_o, n34557_o, n34556_o, n34554_o, n34551_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:148:18  */
  assign n34580_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:152:9  */
  assign n34583_o = init_i ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  assign n34589_o = en_i ? n34583_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n34580_o)
    if (n34580_o)
      n34590_q <= 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n34590_q <= n34589_o;
endmodule

module hibi_dma_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [3:0] ctrl_i,
   input  [195:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [3:0] status_o,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [15:0] n32307_o;
  wire n32308_o;
  wire n32309_o;
  wire [31:0] n32310_o;
  wire n32312_o;
  wire [31:0] n32313_o;
  wire [4:0] n32314_o;
  wire n32315_o;
  wire [1:0] n32316_o;
  wire n32318_o;
  wire [39:0] n32319_o;
  wire [3:0] tx_arbi0_grant;
  wire [3:0] tx_arb_req;
  wire tx_arb_ack;
  wire [1384:0] r;
  wire [1384:0] rin;
  wire [3:0] tx_arbi0_grant_comb_o;
  wire [3:0] tx_arbi0_grant_o;
  wire n32335_o;
  wire n32339_o;
  wire n32343_o;
  wire [31:0] n32345_o;
  wire n32346_o;
  wire n32349_o;
  wire n32351_o;
  wire [31:0] n32352_o;
  wire n32353_o;
  wire n32354_o;
  wire n32355_o;
  wire n32356_o;
  wire n32357_o;
  wire n32358_o;
  wire n32359_o;
  wire n32362_o;
  wire n32364_o;
  wire [31:0] n32365_o;
  wire n32366_o;
  wire n32367_o;
  wire n32368_o;
  wire n32369_o;
  wire n32370_o;
  wire n32371_o;
  wire n32372_o;
  wire n32377_o;
  wire [31:0] n32378_o;
  wire n32380_o;
  wire n32381_o;
  wire n32383_o;
  wire n32384_o;
  wire [31:0] n32390_o;
  wire [1:0] n32391_o;
  wire [51:0] n32392_o;
  wire [1:0] n32393_o;
  wire n32395_o;
  wire [88:0] n32396_o;
  wire [44:0] n32397_o;
  wire [17:0] n32398_o;
  wire n32399_o;
  wire [88:0] n32400_o;
  wire n32401_o;
  wire [1:0] n32403_o;
  wire [88:0] n32405_o;
  wire [44:0] n32406_o;
  wire [2:0] n32407_o;
  wire [2:0] n32410_o;
  wire [31:0] n32413_o;
  wire [1211:0] n32414_o;
  wire [88:0] n32416_o;
  wire [44:0] n32417_o;
  wire [2:0] n32418_o;
  wire [2:0] n32420_o;
  wire [88:0] n32421_o;
  wire [44:0] n32422_o;
  wire [9:0] n32423_o;
  wire [9:0] n32425_o;
  wire [88:0] n32426_o;
  wire [44:0] n32427_o;
  wire [3:0] n32428_o;
  wire [3:0] n32430_o;
  wire [6:0] n32431_o;
  wire [9:0] n32432_o;
  wire [9:0] n32433_o;
  wire [6:0] n32434_o;
  wire [6:0] n32435_o;
  wire [1211:0] n32436_o;
  wire [1211:0] n32437_o;
  wire n32439_o;
  wire n32441_o;
  wire n32442_o;
  wire n32443_o;
  wire n32445_o;
  wire [2:0] n32447_o;
  wire [9:0] n32449_o;
  wire [57:0] n32451_o;
  wire [31:0] n32452_o;
  wire [51:0] n32454_o;
  wire n32455_o;
  wire n32456_o;
  wire n32457_o;
  wire n32458_o;
  wire n32459_o;
  wire [1:0] n32461_o;
  wire [51:0] n32463_o;
  wire [44:0] n32464_o;
  wire [2:0] n32465_o;
  wire [2:0] n32468_o;
  wire [31:0] n32471_o;
  wire [51:0] n32473_o;
  wire [44:0] n32474_o;
  wire [2:0] n32475_o;
  wire [2:0] n32477_o;
  wire [51:0] n32478_o;
  wire [44:0] n32479_o;
  wire [9:0] n32480_o;
  wire [9:0] n32482_o;
  wire [51:0] n32483_o;
  wire [44:0] n32484_o;
  wire [3:0] n32485_o;
  wire [3:0] n32487_o;
  wire [6:0] n32488_o;
  wire [9:0] n32489_o;
  wire [9:0] n32490_o;
  wire [6:0] n32491_o;
  wire [6:0] n32492_o;
  wire [2:0] n32495_o;
  wire [21:0] n32496_o;
  wire [9:0] n32497_o;
  wire [88:0] n32498_o;
  wire [38:0] n32499_o;
  wire n32500_o;
  wire [88:0] n32501_o;
  wire [38:0] n32502_o;
  wire n32503_o;
  wire n32504_o;
  wire n32505_o;
  wire [88:0] n32506_o;
  wire [44:0] n32507_o;
  wire [2:0] n32508_o;
  wire [2:0] n32510_o;
  wire [88:0] n32511_o;
  wire [44:0] n32512_o;
  wire [9:0] n32513_o;
  wire [9:0] n32515_o;
  wire [88:0] n32516_o;
  wire [44:0] n32517_o;
  wire [3:0] n32518_o;
  wire [3:0] n32520_o;
  wire [16:0] n32521_o;
  wire [16:0] n32522_o;
  wire [16:0] n32523_o;
  wire n32524_o;
  wire [51:0] n32525_o;
  wire [44:0] n32526_o;
  wire [17:0] n32527_o;
  wire n32528_o;
  wire [51:0] n32529_o;
  wire [44:0] n32530_o;
  wire [2:0] n32531_o;
  wire [2:0] n32533_o;
  wire [51:0] n32534_o;
  wire [44:0] n32535_o;
  wire [9:0] n32536_o;
  wire [9:0] n32538_o;
  wire [51:0] n32539_o;
  wire [44:0] n32540_o;
  wire [3:0] n32541_o;
  wire [3:0] n32543_o;
  wire [16:0] n32544_o;
  wire [16:0] n32545_o;
  wire [16:0] n32546_o;
  wire [16:0] n32547_o;
  wire [16:0] n32548_o;
  wire n32549_o;
  wire n32550_o;
  wire [48:0] n32551_o;
  wire [9:0] n32552_o;
  wire n32554_o;
  wire n32555_o;
  wire [48:0] n32558_o;
  wire [9:0] n32559_o;
  wire [48:0] n32560_o;
  wire [9:0] n32561_o;
  wire [48:0] n32562_o;
  wire [15:0] n32563_o;
  wire [48:0] n32564_o;
  wire n32565_o;
  wire n32566_o;
  wire [48:0] n32568_o;
  wire [9:0] n32569_o;
  wire n32571_o;
  wire [3:0] n32572_o;
  wire [3:0] n32573_o;
  wire [23:0] n32574_o;
  wire [16:0] n32575_o;
  wire [1:0] n32576_o;
  wire [23:0] n32577_o;
  wire [23:0] n32578_o;
  wire [23:0] n32579_o;
  wire [23:0] n32580_o;
  wire [23:0] n32581_o;
  wire [23:0] n32582_o;
  wire [16:0] n32583_o;
  wire [16:0] n32584_o;
  wire [16:0] n32585_o;
  wire [16:0] n32586_o;
  wire [16:0] n32587_o;
  wire [16:0] n32588_o;
  wire [1:0] n32589_o;
  wire [1:0] n32590_o;
  wire [1:0] n32591_o;
  wire [1:0] n32592_o;
  wire [1:0] n32593_o;
  wire [1:0] n32594_o;
  wire [2:0] n32610_o;
  wire [2:0] n32611_o;
  wire [2:0] n32612_o;
  wire [2:0] n32613_o;
  wire [2:0] n32614_o;
  wire n32615_o;
  wire n32616_o;
  wire n32617_o;
  wire n32618_o;
  wire n32619_o;
  wire n32620_o;
  wire n32621_o;
  wire [48:0] n32622_o;
  wire [9:0] n32623_o;
  wire n32625_o;
  wire n32626_o;
  wire [48:0] n32629_o;
  wire [9:0] n32630_o;
  wire [48:0] n32631_o;
  wire [9:0] n32632_o;
  wire [48:0] n32633_o;
  wire [15:0] n32634_o;
  wire [48:0] n32635_o;
  wire n32636_o;
  wire n32637_o;
  wire [48:0] n32639_o;
  wire [9:0] n32640_o;
  wire n32642_o;
  wire [3:0] n32643_o;
  wire [3:0] n32644_o;
  wire [23:0] n32645_o;
  wire [16:0] n32646_o;
  wire [1:0] n32647_o;
  wire [23:0] n32648_o;
  wire [23:0] n32649_o;
  wire [23:0] n32650_o;
  wire [23:0] n32651_o;
  wire [23:0] n32652_o;
  wire [23:0] n32653_o;
  wire [16:0] n32654_o;
  wire [16:0] n32655_o;
  wire [16:0] n32656_o;
  wire [16:0] n32657_o;
  wire [16:0] n32658_o;
  wire [16:0] n32659_o;
  wire [1:0] n32660_o;
  wire [1:0] n32661_o;
  wire [1:0] n32662_o;
  wire [1:0] n32663_o;
  wire [1:0] n32664_o;
  wire [1:0] n32665_o;
  wire [2:0] n32681_o;
  wire [2:0] n32682_o;
  wire [2:0] n32683_o;
  wire [2:0] n32684_o;
  wire [2:0] n32685_o;
  wire [255:0] n32686_o;
  wire [255:0] n32687_o;
  wire [255:0] n32688_o;
  wire [255:0] n32689_o;
  wire [255:0] n32690_o;
  wire n32691_o;
  wire n32692_o;
  wire n32693_o;
  wire n32694_o;
  wire n32695_o;
  wire n32696_o;
  wire n32697_o;
  wire [48:0] n32698_o;
  wire [9:0] n32699_o;
  wire n32701_o;
  wire n32702_o;
  wire [48:0] n32705_o;
  wire [9:0] n32706_o;
  wire [48:0] n32707_o;
  wire [9:0] n32708_o;
  wire [48:0] n32709_o;
  wire [15:0] n32710_o;
  wire [48:0] n32711_o;
  wire n32712_o;
  wire n32713_o;
  wire [48:0] n32715_o;
  wire [9:0] n32716_o;
  wire n32718_o;
  wire [3:0] n32719_o;
  wire [3:0] n32720_o;
  wire [23:0] n32721_o;
  wire [16:0] n32722_o;
  wire [1:0] n32723_o;
  wire [23:0] n32724_o;
  wire [23:0] n32725_o;
  wire [23:0] n32726_o;
  wire [23:0] n32727_o;
  wire [23:0] n32728_o;
  wire [23:0] n32729_o;
  wire [16:0] n32730_o;
  wire [16:0] n32731_o;
  wire [16:0] n32732_o;
  wire [16:0] n32733_o;
  wire [16:0] n32734_o;
  wire [16:0] n32735_o;
  wire [1:0] n32736_o;
  wire [1:0] n32737_o;
  wire [1:0] n32738_o;
  wire [1:0] n32739_o;
  wire [1:0] n32740_o;
  wire [1:0] n32741_o;
  wire [2:0] n32757_o;
  wire [2:0] n32758_o;
  wire [2:0] n32759_o;
  wire [2:0] n32760_o;
  wire [2:0] n32761_o;
  wire [255:0] n32762_o;
  wire [255:0] n32763_o;
  wire [255:0] n32764_o;
  wire [255:0] n32765_o;
  wire [255:0] n32766_o;
  wire n32767_o;
  wire n32768_o;
  wire n32769_o;
  wire n32770_o;
  wire n32771_o;
  wire n32772_o;
  wire n32773_o;
  wire [48:0] n32774_o;
  wire [9:0] n32775_o;
  wire n32777_o;
  wire n32778_o;
  wire [48:0] n32781_o;
  wire [9:0] n32782_o;
  wire [48:0] n32783_o;
  wire [9:0] n32784_o;
  wire [48:0] n32785_o;
  wire [15:0] n32786_o;
  wire [48:0] n32787_o;
  wire n32788_o;
  wire n32789_o;
  wire [48:0] n32791_o;
  wire [9:0] n32792_o;
  wire n32794_o;
  wire [3:0] n32795_o;
  wire [3:0] n32796_o;
  wire [23:0] n32797_o;
  wire [16:0] n32798_o;
  wire [1:0] n32799_o;
  wire [23:0] n32800_o;
  wire [23:0] n32801_o;
  wire [23:0] n32802_o;
  wire [23:0] n32803_o;
  wire [23:0] n32804_o;
  wire [23:0] n32805_o;
  wire [16:0] n32806_o;
  wire [16:0] n32807_o;
  wire [16:0] n32808_o;
  wire [16:0] n32809_o;
  wire [16:0] n32810_o;
  wire [16:0] n32811_o;
  wire [1:0] n32812_o;
  wire [1:0] n32813_o;
  wire [1:0] n32814_o;
  wire [1:0] n32815_o;
  wire [1:0] n32816_o;
  wire [1:0] n32817_o;
  wire [255:0] n32823_o;
  wire [255:0] n32824_o;
  wire [255:0] n32825_o;
  wire [255:0] n32826_o;
  wire [255:0] n32827_o;
  wire [2:0] n32833_o;
  wire [2:0] n32834_o;
  wire [2:0] n32835_o;
  wire [2:0] n32836_o;
  wire [2:0] n32837_o;
  wire [255:0] n32838_o;
  wire [255:0] n32839_o;
  wire [255:0] n32840_o;
  wire [255:0] n32841_o;
  wire [255:0] n32842_o;
  wire n32843_o;
  wire n32844_o;
  wire n32845_o;
  wire n32846_o;
  wire n32847_o;
  wire [1211:0] n32849_o;
  wire [302:0] n32855_o;
  wire n32856_o;
  wire [302:0] n32857_o;
  wire [44:0] n32858_o;
  wire [17:0] n32859_o;
  wire n32860_o;
  wire n32861_o;
  wire n32862_o;
  wire [302:0] n32865_o;
  wire n32866_o;
  wire [302:0] n32867_o;
  wire [44:0] n32868_o;
  wire [17:0] n32869_o;
  wire n32870_o;
  wire n32871_o;
  wire n32872_o;
  wire [302:0] n32874_o;
  wire n32875_o;
  wire [302:0] n32876_o;
  wire [44:0] n32877_o;
  wire [17:0] n32878_o;
  wire n32879_o;
  wire n32880_o;
  wire n32881_o;
  wire [302:0] n32883_o;
  wire n32884_o;
  wire [302:0] n32885_o;
  wire [44:0] n32886_o;
  wire [17:0] n32887_o;
  wire n32888_o;
  wire n32889_o;
  wire n32890_o;
  wire [3:0] n32891_o;
  wire [1384:0] n32892_o;
  wire [88:0] n32893_o;
  wire [2:0] n32894_o;
  wire n32896_o;
  wire [2:0] n32898_o;
  wire n32900_o;
  wire [1:0] n32902_o;
  wire [1384:0] n32904_o;
  wire [20:0] n32908_o;
  wire [19:0] n32909_o;
  wire [39:0] n32910_o;
  wire [1384:0] n32911_o;
  wire [88:0] n32912_o;
  wire [44:0] n32913_o;
  wire [9:0] n32914_o;
  wire n32916_o;
  wire [39:0] n32917_o;
  wire [1384:0] n32918_o;
  wire [3:0] n32919_o;
  wire [3:0] n32920_o;
  wire [19:0] n32923_o;
  wire [51:0] n32925_o;
  wire n32926_o;
  wire n32927_o;
  wire [2:0] n32931_o;
  wire n32932_o;
  wire n32933_o;
  wire n32935_o;
  wire n32936_o;
  wire [51:0] n32937_o;
  wire n32938_o;
  wire n32939_o;
  wire n32940_o;
  wire [2:0] n32944_o;
  wire n32945_o;
  wire n32946_o;
  wire n32947_o;
  wire n32948_o;
  wire n32950_o;
  wire n32951_o;
  wire [1:0] n32953_o;
  wire n32956_o;
  wire n32957_o;
  wire [88:0] n32958_o;
  wire [44:0] n32959_o;
  wire [17:0] n32960_o;
  wire [15:0] n32961_o;
  wire [15:0] n32963_o;
  wire [15:0] n32964_o;
  wire [15:0] n32965_o;
  wire [41:0] n32966_o;
  wire [1384:0] n32967_o;
  wire [88:0] n32968_o;
  wire [44:0] n32969_o;
  wire [3:0] n32970_o;
  wire n32972_o;
  wire [2:0] n32976_o;
  wire n32977_o;
  wire n32978_o;
  wire n32979_o;
  wire n32980_o;
  wire n32981_o;
  wire [15:0] n32982_o;
  wire [15:0] n32983_o;
  wire n32985_o;
  wire n32987_o;
  wire n32989_o;
  wire n32990_o;
  wire [1:0] n32994_o;
  wire [4:0] n32997_o;
  wire [9:0] n33001_o;
  wire [9:0] n33002_o;
  wire [9:0] n33003_o;
  wire [17:0] n33004_o;
  wire [31:0] n33005_o;
  wire n33006_o;
  wire [1384:0] n33007_o;
  wire [88:0] n33008_o;
  wire [44:0] n33009_o;
  wire [9:0] n33010_o;
  wire n33012_o;
  wire [9:0] n33013_o;
  wire [9:0] n33014_o;
  wire [9:0] n33015_o;
  wire [17:0] n33016_o;
  wire [31:0] n33017_o;
  wire n33018_o;
  wire [1384:0] n33019_o;
  wire [3:0] n33020_o;
  wire [3:0] n33021_o;
  wire n33022_o;
  wire [2:0] n33025_o;
  wire n33026_o;
  wire [6:0] n33027_o;
  wire [5:0] n33028_o;
  wire [2:0] n33029_o;
  wire [6:0] n33030_o;
  wire [6:0] n33031_o;
  wire [6:0] n33032_o;
  wire [6:0] n33033_o;
  wire n33034_o;
  wire n33035_o;
  wire [5:0] n33036_o;
  wire [5:0] n33037_o;
  wire n33039_o;
  wire n33040_o;
  wire n33041_o;
  wire [2:0] n33044_o;
  wire n33045_o;
  wire n33046_o;
  wire n33048_o;
  wire n33050_o;
  wire [88:0] n33051_o;
  wire [38:0] n33052_o;
  wire n33053_o;
  wire n33054_o;
  wire n33055_o;
  wire n33056_o;
  wire n33059_o;
  wire [17:0] n33060_o;
  wire [36:0] n33061_o;
  wire n33062_o;
  wire [1384:0] n33063_o;
  wire [88:0] n33064_o;
  wire [44:0] n33065_o;
  wire [3:0] n33066_o;
  wire n33068_o;
  wire [17:0] n33069_o;
  wire [36:0] n33070_o;
  wire n33071_o;
  wire [1384:0] n33072_o;
  wire [88:0] n33073_o;
  wire [44:0] n33074_o;
  wire [9:0] n33075_o;
  wire n33077_o;
  wire n33078_o;
  wire [1:0] n33080_o;
  wire [1211:0] n33082_o;
  wire [1211:0] n33085_o;
  wire [1211:0] n33086_o;
  wire [17:0] n33087_o;
  wire [36:0] n33088_o;
  wire n33089_o;
  wire [1384:0] n33090_o;
  wire [88:0] n33091_o;
  wire [44:0] n33092_o;
  wire [3:0] n33093_o;
  wire n33095_o;
  wire [1:0] n33098_o;
  wire [13:0] n33100_o;
  wire [13:0] n33101_o;
  wire [13:0] n33102_o;
  wire [17:0] n33103_o;
  wire [36:0] n33104_o;
  wire n33105_o;
  wire [1384:0] n33106_o;
  wire [88:0] n33107_o;
  wire [44:0] n33108_o;
  wire [13:0] n33112_o;
  wire [13:0] n33113_o;
  wire [13:0] n33114_o;
  wire [17:0] n33115_o;
  wire [36:0] n33116_o;
  wire n33117_o;
  wire [1384:0] n33118_o;
  wire [88:0] n33119_o;
  wire [44:0] n33120_o;
  wire [9:0] n33121_o;
  wire n33123_o;
  wire [1:0] n33125_o;
  wire [1:0] n33130_o;
  wire [2:0] n33135_o;
  wire [1211:0] n33136_o;
  wire [2:0] n33137_o;
  wire [2:0] n33138_o;
  wire [2:0] n33139_o;
  wire [2:0] n33140_o;
  wire [2:0] n33141_o;
  wire n33142_o;
  wire [1211:0] n33143_o;
  wire n33146_o;
  wire n33148_o;
  wire [6:0] n33149_o;
  reg [2:0] n33150_o;
  wire [9:0] n33151_o;
  wire [9:0] n33152_o;
  wire [9:0] n33153_o;
  wire [19:0] n33154_o;
  reg [19:0] n33155_o;
  wire [3:0] n33156_o;
  wire [3:0] n33157_o;
  wire [3:0] n33158_o;
  wire [3:0] n33159_o;
  reg [3:0] n33160_o;
  wire [2:0] n33161_o;
  wire [2:0] n33162_o;
  wire [2:0] n33163_o;
  wire [2:0] n33164_o;
  wire [2:0] n33165_o;
  reg [2:0] n33166_o;
  wire [15:0] n33167_o;
  wire [15:0] n33168_o;
  reg [15:0] n33169_o;
  wire n33170_o;
  wire n33171_o;
  reg n33172_o;
  wire n33173_o;
  reg n33174_o;
  wire n33175_o;
  reg n33176_o;
  wire [4:0] n33177_o;
  wire [4:0] n33178_o;
  reg [4:0] n33179_o;
  wire n33180_o;
  wire n33181_o;
  reg n33182_o;
  wire n33183_o;
  reg n33184_o;
  wire [1211:0] n33185_o;
  reg [1211:0] n33186_o;
  wire [31:0] n33198_o;
  reg n33201_o;
  wire [1:0] n33203_o;
  wire [1384:0] n33205_o;
  wire [51:0] n33206_o;
  wire [2:0] n33207_o;
  wire [1211:0] n33209_o;
  wire [302:0] n33215_o;
  wire n33216_o;
  wire [302:0] n33217_o;
  wire [44:0] n33218_o;
  wire [17:0] n33219_o;
  wire n33220_o;
  wire n33221_o;
  wire [302:0] n33224_o;
  wire n33225_o;
  wire [302:0] n33226_o;
  wire [44:0] n33227_o;
  wire [17:0] n33228_o;
  wire n33229_o;
  wire n33230_o;
  wire [302:0] n33232_o;
  wire n33233_o;
  wire [302:0] n33234_o;
  wire [44:0] n33235_o;
  wire [17:0] n33236_o;
  wire n33237_o;
  wire n33238_o;
  wire [302:0] n33240_o;
  wire n33241_o;
  wire [302:0] n33242_o;
  wire [44:0] n33243_o;
  wire [17:0] n33244_o;
  wire n33245_o;
  wire n33246_o;
  wire [3:0] n33247_o;
  wire n33249_o;
  wire [1211:0] n33252_o;
  wire [302:0] n33258_o;
  wire n33259_o;
  wire [302:0] n33260_o;
  wire [44:0] n33261_o;
  wire [17:0] n33262_o;
  wire n33263_o;
  wire n33264_o;
  wire [302:0] n33267_o;
  wire n33268_o;
  wire [302:0] n33269_o;
  wire [44:0] n33270_o;
  wire [17:0] n33271_o;
  wire n33272_o;
  wire n33273_o;
  wire [302:0] n33275_o;
  wire n33276_o;
  wire [302:0] n33277_o;
  wire [44:0] n33278_o;
  wire [17:0] n33279_o;
  wire n33280_o;
  wire n33281_o;
  wire [302:0] n33283_o;
  wire n33284_o;
  wire [302:0] n33285_o;
  wire [44:0] n33286_o;
  wire [17:0] n33287_o;
  wire n33288_o;
  wire n33289_o;
  wire [3:0] n33290_o;
  wire n33298_o;
  wire [1:0] n33305_o;
  wire n33309_o;
  wire n33311_o;
  wire [1:0] n33313_o;
  wire n33317_o;
  wire n33319_o;
  wire n33320_o;
  wire n33322_o;
  wire n33323_o;
  wire n33324_o;
  wire [1:0] n33326_o;
  wire n33330_o;
  wire n33332_o;
  wire n33333_o;
  wire n33335_o;
  wire n33336_o;
  wire n33337_o;
  wire [1:0] n33339_o;
  wire n33345_o;
  wire n33348_o;
  wire [18:0] n33350_o;
  wire n33351_o;
  wire [1384:0] n33352_o;
  wire [51:0] n33353_o;
  wire [1:0] n33354_o;
  wire [1:0] n33357_o;
  wire [44:0] n33360_o;
  wire n33361_o;
  wire [2:0] n33366_o;
  wire n33367_o;
  wire [50:0] n33368_o;
  wire [20:0] n33369_o;
  wire [50:0] n33370_o;
  wire [50:0] n33371_o;
  wire n33373_o;
  wire n33374_o;
  wire n33375_o;
  wire [2:0] n33378_o;
  wire n33379_o;
  wire n33380_o;
  wire n33382_o;
  wire n33383_o;
  wire [51:0] n33384_o;
  wire n33385_o;
  wire n33386_o;
  wire n33387_o;
  wire n33388_o;
  wire n33389_o;
  wire n33392_o;
  wire n33393_o;
  wire [1:0] n33394_o;
  wire [1:0] n33396_o;
  wire [17:0] n33398_o;
  wire n33399_o;
  wire [1384:0] n33400_o;
  wire [44:0] n33402_o;
  wire [17:0] n33403_o;
  wire n33404_o;
  wire n33405_o;
  wire [2:0] n33407_o;
  wire [17:0] n33408_o;
  wire n33409_o;
  wire [1384:0] n33410_o;
  wire [51:0] n33411_o;
  wire [1:0] n33412_o;
  wire [51:0] n33413_o;
  wire [1:0] n33414_o;
  wire n33415_o;
  wire [1:0] n33417_o;
  wire [51:0] n33419_o;
  wire [44:0] n33420_o;
  wire [1:0] n33423_o;
  wire [44:0] n33426_o;
  wire [17:0] n33427_o;
  wire [44:0] n33428_o;
  wire [44:0] n33429_o;
  wire [1211:0] n33430_o;
  wire [17:0] n33431_o;
  wire [2:0] n33432_o;
  wire [1384:0] n33433_o;
  wire [51:0] n33434_o;
  wire [44:0] n33435_o;
  wire [3:0] n33436_o;
  wire n33438_o;
  wire [16:0] n33443_o;
  wire [1:0] n33444_o;
  wire [1384:0] n33445_o;
  wire [88:0] n33446_o;
  wire n33447_o;
  wire n33448_o;
  wire [88:0] n33449_o;
  wire n33450_o;
  wire n33451_o;
  wire [2:0] n33455_o;
  wire n33456_o;
  wire n33457_o;
  wire [9:0] n33460_o;
  wire [9:0] n33461_o;
  wire [9:0] n33462_o;
  wire [9:0] n33463_o;
  wire [9:0] n33464_o;
  wire [16:0] n33465_o;
  wire [1:0] n33466_o;
  wire [1384:0] n33467_o;
  wire [51:0] n33468_o;
  wire [44:0] n33469_o;
  wire [9:0] n33470_o;
  wire n33472_o;
  wire [9:0] n33473_o;
  wire [9:0] n33474_o;
  wire [9:0] n33475_o;
  wire [9:0] n33476_o;
  wire [9:0] n33477_o;
  wire [16:0] n33478_o;
  wire [1:0] n33479_o;
  wire [1384:0] n33480_o;
  wire [3:0] n33481_o;
  wire [3:0] n33482_o;
  wire [6:0] n33483_o;
  wire [1:0] n33484_o;
  wire [2:0] n33485_o;
  wire [6:0] n33486_o;
  wire [6:0] n33487_o;
  wire [6:0] n33488_o;
  wire [6:0] n33489_o;
  wire [6:0] n33490_o;
  wire [6:0] n33491_o;
  wire n33492_o;
  wire [1:0] n33493_o;
  wire [1:0] n33494_o;
  wire n33495_o;
  wire n33496_o;
  wire [47:0] n33497_o;
  wire [2:0] n33498_o;
  wire [2:0] n33499_o;
  wire [19:0] n33500_o;
  wire [9:0] n33501_o;
  wire [9:0] n33502_o;
  wire [9:0] n33503_o;
  wire [9:0] n33504_o;
  wire [9:0] n33505_o;
  wire [19:0] n33506_o;
  wire [19:0] n33507_o;
  wire [6:0] n33508_o;
  wire [6:0] n33509_o;
  wire [16:0] n33510_o;
  wire [16:0] n33511_o;
  wire [16:0] n33512_o;
  wire n33513_o;
  wire n33514_o;
  wire n33515_o;
  wire n33516_o;
  wire n33517_o;
  wire [1:0] n33518_o;
  wire [1:0] n33519_o;
  wire n33520_o;
  wire n33521_o;
  wire n33522_o;
  wire n33524_o;
  wire n33525_o;
  wire [1384:0] n33526_o;
  wire [88:0] n33527_o;
  wire n33528_o;
  wire n33529_o;
  wire n33530_o;
  wire [88:0] n33531_o;
  wire n33532_o;
  wire n33533_o;
  wire n33534_o;
  wire [2:0] n33538_o;
  wire n33539_o;
  wire n33540_o;
  wire n33541_o;
  wire n33542_o;
  wire n33544_o;
  wire n33545_o;
  wire [1:0] n33547_o;
  wire n33550_o;
  wire n33551_o;
  wire [51:0] n33552_o;
  wire [44:0] n33553_o;
  wire [17:0] n33554_o;
  wire [15:0] n33555_o;
  wire [15:0] n33557_o;
  wire [15:0] n33558_o;
  wire [15:0] n33559_o;
  wire [5:0] n33560_o;
  wire [1384:0] n33561_o;
  wire [51:0] n33562_o;
  wire [44:0] n33563_o;
  wire [3:0] n33564_o;
  wire n33566_o;
  wire [9:0] n33573_o;
  wire [9:0] n33574_o;
  wire [9:0] n33575_o;
  wire [9:0] n33576_o;
  wire [9:0] n33577_o;
  wire n33578_o;
  wire [1:0] n33579_o;
  wire [1384:0] n33580_o;
  wire [51:0] n33581_o;
  wire [44:0] n33582_o;
  wire [9:0] n33583_o;
  wire n33585_o;
  wire [9:0] n33586_o;
  wire [9:0] n33587_o;
  wire [9:0] n33588_o;
  wire [9:0] n33589_o;
  wire [9:0] n33590_o;
  wire n33591_o;
  wire [1:0] n33592_o;
  wire [1384:0] n33593_o;
  wire [3:0] n33594_o;
  wire [3:0] n33595_o;
  wire n33596_o;
  wire [2:0] n33599_o;
  wire n33600_o;
  wire [9:0] n33601_o;
  wire [9:0] n33602_o;
  wire [9:0] n33603_o;
  wire [9:0] n33604_o;
  wire [9:0] n33605_o;
  wire n33606_o;
  wire [1:0] n33607_o;
  wire [1384:0] n33608_o;
  wire [51:0] n33609_o;
  wire [44:0] n33610_o;
  wire [9:0] n33611_o;
  wire n33613_o;
  wire [1:0] n33617_o;
  wire [1:0] n33622_o;
  wire [2:0] n33626_o;
  wire n33627_o;
  wire [17:0] n33628_o;
  wire [17:0] n33629_o;
  wire [1211:0] n33630_o;
  wire [25:0] n33631_o;
  wire [1212:0] n33632_o;
  wire [2:0] n33633_o;
  wire [6:0] n33634_o;
  wire [6:0] n33635_o;
  wire [6:0] n33636_o;
  wire [6:0] n33637_o;
  wire [6:0] n33638_o;
  wire [2:0] n33639_o;
  wire [25:0] n33640_o;
  wire [25:0] n33641_o;
  wire n33642_o;
  wire [1212:0] n33643_o;
  wire [1212:0] n33644_o;
  wire n33645_o;
  wire [6:0] n33646_o;
  wire [6:0] n33647_o;
  wire [6:0] n33648_o;
  wire [6:0] n33649_o;
  wire [6:0] n33650_o;
  wire [18:0] n33651_o;
  wire [25:0] n33652_o;
  wire [25:0] n33653_o;
  wire n33654_o;
  wire [1212:0] n33655_o;
  wire [1212:0] n33656_o;
  wire n33658_o;
  wire [1:0] n33661_o;
  wire [1:0] n33666_o;
  wire n33671_o;
  wire [5:0] n33672_o;
  wire [2:0] n33673_o;
  reg [2:0] n33674_o;
  wire [19:0] n33675_o;
  wire [9:0] n33676_o;
  wire [9:0] n33677_o;
  wire [9:0] n33678_o;
  wire [9:0] n33679_o;
  wire [9:0] n33680_o;
  wire [19:0] n33681_o;
  reg [19:0] n33682_o;
  wire [6:0] n33683_o;
  wire [6:0] n33684_o;
  wire [6:0] n33685_o;
  wire [6:0] n33686_o;
  wire [6:0] n33687_o;
  wire [6:0] n33688_o;
  wire [6:0] n33689_o;
  reg [6:0] n33690_o;
  wire [16:0] n33691_o;
  wire [16:0] n33692_o;
  wire [16:0] n33693_o;
  reg [16:0] n33694_o;
  wire n33695_o;
  wire n33696_o;
  wire n33697_o;
  reg n33698_o;
  wire n33699_o;
  wire n33700_o;
  wire n33701_o;
  reg n33702_o;
  wire [1:0] n33703_o;
  wire [1:0] n33704_o;
  reg [1:0] n33705_o;
  wire n33706_o;
  wire n33707_o;
  reg n33708_o;
  wire [1211:0] n33709_o;
  reg [1211:0] n33710_o;
  wire [1:0] n33721_o;
  wire [1384:0] n33723_o;
  wire [51:0] n33724_o;
  wire [44:0] n33725_o;
  wire [2:0] n33726_o;
  wire [2:0] n33729_o;
  wire [1384:0] n33732_o;
  wire [1:0] n33735_o;
  wire [1384:0] n33737_o;
  wire [88:0] n33738_o;
  wire [44:0] n33739_o;
  wire [2:0] n33740_o;
  wire [2:0] n33743_o;
  wire [1384:0] n33746_o;
  wire [1384:0] n33748_o;
  wire [88:0] n33749_o;
  wire [38:0] n33750_o;
  wire n33751_o;
  wire [1:0] n33753_o;
  wire [15:0] n33756_o;
  wire [31:0] n33757_o;
  wire [31:0] n33758_o;
  wire [88:0] n33759_o;
  wire n33760_o;
  wire [88:0] n33761_o;
  wire [44:0] n33762_o;
  wire [17:0] n33763_o;
  wire [51:0] n33764_o;
  wire [44:0] n33765_o;
  wire [17:0] n33766_o;
  wire [17:0] n33767_o;
  wire [302:0] n33768_o;
  wire n33769_o;
  wire [302:0] n33770_o;
  wire n33771_o;
  wire [302:0] n33772_o;
  wire n33773_o;
  wire [302:0] n33774_o;
  wire n33775_o;
  wire [3:0] n33776_o;
  wire [88:0] n33777_o;
  wire [38:0] n33778_o;
  wire [51:0] n33779_o;
  wire n33780_o;
  wire [15:0] n33781_o;
  wire n33782_o;
  wire n33783_o;
  wire [31:0] n33784_o;
  wire [49:0] n33785_o;
  wire [1384:0] n33786_o;
  wire n33791_o;
  wire [1384:0] n33794_o;
  wire [1384:0] n33800_o;
  reg [1384:0] n33801_q;
  wire [4:0] n33802_o;
  wire n33803_o;
  wire n33804_o;
  wire n33805_o;
  wire n33806_o;
  wire n33807_o;
  wire n33808_o;
  wire n33809_o;
  wire n33810_o;
  wire n33811_o;
  wire n33812_o;
  wire n33813_o;
  wire n33814_o;
  wire n33815_o;
  wire n33816_o;
  wire n33817_o;
  wire n33818_o;
  wire n33819_o;
  wire n33820_o;
  wire n33821_o;
  wire n33822_o;
  wire n33823_o;
  wire n33824_o;
  wire n33825_o;
  wire n33826_o;
  wire n33827_o;
  wire n33828_o;
  wire n33829_o;
  wire n33830_o;
  wire n33831_o;
  wire n33832_o;
  wire n33833_o;
  wire n33834_o;
  wire n33835_o;
  wire n33836_o;
  wire n33837_o;
  wire n33838_o;
  wire n33839_o;
  wire n33840_o;
  wire n33841_o;
  wire n33842_o;
  wire n33843_o;
  wire n33844_o;
  wire n33845_o;
  wire n33846_o;
  wire n33847_o;
  wire n33848_o;
  wire n33849_o;
  wire n33850_o;
  wire n33851_o;
  wire n33852_o;
  wire n33853_o;
  wire n33854_o;
  wire n33855_o;
  wire n33856_o;
  wire n33857_o;
  wire n33858_o;
  wire n33859_o;
  wire n33860_o;
  wire n33861_o;
  wire n33862_o;
  wire n33863_o;
  wire n33864_o;
  wire n33865_o;
  wire n33866_o;
  wire n33867_o;
  wire n33868_o;
  wire n33869_o;
  wire n33870_o;
  wire n33871_o;
  wire n33872_o;
  wire [31:0] n33873_o;
  wire [31:0] n33874_o;
  wire [31:0] n33875_o;
  wire [31:0] n33876_o;
  wire [31:0] n33877_o;
  wire [31:0] n33878_o;
  wire [31:0] n33879_o;
  wire [31:0] n33880_o;
  wire [31:0] n33881_o;
  wire [31:0] n33882_o;
  wire [31:0] n33883_o;
  wire [31:0] n33884_o;
  wire [31:0] n33885_o;
  wire [31:0] n33886_o;
  wire [31:0] n33887_o;
  wire [31:0] n33888_o;
  wire [46:0] n33889_o;
  wire [31:0] n33890_o;
  wire [31:0] n33891_o;
  wire [31:0] n33892_o;
  wire [31:0] n33893_o;
  wire [31:0] n33894_o;
  wire [31:0] n33895_o;
  wire [31:0] n33896_o;
  wire [31:0] n33897_o;
  wire [31:0] n33898_o;
  wire [31:0] n33899_o;
  wire [31:0] n33900_o;
  wire [31:0] n33901_o;
  wire [31:0] n33902_o;
  wire [31:0] n33903_o;
  wire [31:0] n33904_o;
  wire [31:0] n33905_o;
  wire [46:0] n33906_o;
  wire [31:0] n33907_o;
  wire [31:0] n33908_o;
  wire [31:0] n33909_o;
  wire [31:0] n33910_o;
  wire [31:0] n33911_o;
  wire [31:0] n33912_o;
  wire [31:0] n33913_o;
  wire [31:0] n33914_o;
  wire [31:0] n33915_o;
  wire [31:0] n33916_o;
  wire [31:0] n33917_o;
  wire [31:0] n33918_o;
  wire [31:0] n33919_o;
  wire [31:0] n33920_o;
  wire [31:0] n33921_o;
  wire [31:0] n33922_o;
  wire [46:0] n33923_o;
  wire [31:0] n33924_o;
  wire [31:0] n33925_o;
  wire [31:0] n33926_o;
  wire [31:0] n33927_o;
  wire [31:0] n33928_o;
  wire [31:0] n33929_o;
  wire [31:0] n33930_o;
  wire [31:0] n33931_o;
  wire [31:0] n33932_o;
  wire [31:0] n33933_o;
  wire [31:0] n33934_o;
  wire [31:0] n33935_o;
  wire [31:0] n33936_o;
  wire [31:0] n33937_o;
  wire [31:0] n33938_o;
  wire [31:0] n33939_o;
  wire [46:0] n33940_o;
  wire [1211:0] n33941_o;
  wire [4:0] n33942_o;
  wire n33943_o;
  wire n33944_o;
  wire n33945_o;
  wire n33946_o;
  wire n33947_o;
  wire n33948_o;
  wire n33949_o;
  wire n33950_o;
  wire n33951_o;
  wire n33952_o;
  wire n33953_o;
  wire n33954_o;
  wire n33955_o;
  wire n33956_o;
  wire n33957_o;
  wire n33958_o;
  wire n33959_o;
  wire n33960_o;
  wire n33961_o;
  wire n33962_o;
  wire n33963_o;
  wire n33964_o;
  wire n33965_o;
  wire n33966_o;
  wire n33967_o;
  wire n33968_o;
  wire n33969_o;
  wire n33970_o;
  wire n33971_o;
  wire n33972_o;
  wire n33973_o;
  wire n33974_o;
  wire n33975_o;
  wire n33976_o;
  wire n33977_o;
  wire n33978_o;
  wire n33979_o;
  wire n33980_o;
  wire n33981_o;
  wire n33982_o;
  wire n33983_o;
  wire n33984_o;
  wire n33985_o;
  wire n33986_o;
  wire n33987_o;
  wire n33988_o;
  wire n33989_o;
  wire n33990_o;
  wire n33991_o;
  wire n33992_o;
  wire n33993_o;
  wire n33994_o;
  wire n33995_o;
  wire n33996_o;
  wire n33997_o;
  wire n33998_o;
  wire n33999_o;
  wire n34000_o;
  wire n34001_o;
  wire n34002_o;
  wire n34003_o;
  wire n34004_o;
  wire n34005_o;
  wire n34006_o;
  wire n34007_o;
  wire n34008_o;
  wire n34009_o;
  wire n34010_o;
  wire n34011_o;
  wire n34012_o;
  wire [31:0] n34013_o;
  wire [31:0] n34014_o;
  wire [31:0] n34015_o;
  wire [31:0] n34016_o;
  wire [31:0] n34017_o;
  wire [31:0] n34018_o;
  wire [31:0] n34019_o;
  wire [31:0] n34020_o;
  wire [31:0] n34021_o;
  wire [31:0] n34022_o;
  wire [31:0] n34023_o;
  wire [31:0] n34024_o;
  wire [31:0] n34025_o;
  wire [31:0] n34026_o;
  wire [31:0] n34027_o;
  wire [31:0] n34028_o;
  wire [46:0] n34029_o;
  wire [31:0] n34030_o;
  wire [31:0] n34031_o;
  wire [31:0] n34032_o;
  wire [31:0] n34033_o;
  wire [31:0] n34034_o;
  wire [31:0] n34035_o;
  wire [31:0] n34036_o;
  wire [31:0] n34037_o;
  wire [31:0] n34038_o;
  wire [31:0] n34039_o;
  wire [31:0] n34040_o;
  wire [31:0] n34041_o;
  wire [31:0] n34042_o;
  wire [31:0] n34043_o;
  wire [31:0] n34044_o;
  wire [31:0] n34045_o;
  wire [46:0] n34046_o;
  wire [31:0] n34047_o;
  wire [31:0] n34048_o;
  wire [31:0] n34049_o;
  wire [31:0] n34050_o;
  wire [31:0] n34051_o;
  wire [31:0] n34052_o;
  wire [31:0] n34053_o;
  wire [31:0] n34054_o;
  wire [31:0] n34055_o;
  wire [31:0] n34056_o;
  wire [31:0] n34057_o;
  wire [31:0] n34058_o;
  wire [31:0] n34059_o;
  wire [31:0] n34060_o;
  wire [31:0] n34061_o;
  wire [31:0] n34062_o;
  wire [46:0] n34063_o;
  wire [31:0] n34064_o;
  wire [31:0] n34065_o;
  wire [31:0] n34066_o;
  wire [31:0] n34067_o;
  wire [31:0] n34068_o;
  wire [31:0] n34069_o;
  wire [31:0] n34070_o;
  wire [31:0] n34071_o;
  wire [31:0] n34072_o;
  wire [31:0] n34073_o;
  wire [31:0] n34074_o;
  wire [31:0] n34075_o;
  wire [31:0] n34076_o;
  wire [31:0] n34077_o;
  wire [31:0] n34078_o;
  wire [31:0] n34079_o;
  wire [46:0] n34080_o;
  wire [1211:0] n34081_o;
  wire [302:0] n34082_o;
  wire [302:0] n34083_o;
  wire [302:0] n34084_o;
  wire [302:0] n34085_o;
  wire [1:0] n34086_o;
  reg [302:0] n34087_o;
  wire [48:0] n34088_o;
  wire [48:0] n34089_o;
  wire [48:0] n34090_o;
  wire [48:0] n34091_o;
  wire [1:0] n34092_o;
  reg [48:0] n34093_o;
  wire [48:0] n34094_o;
  wire [48:0] n34095_o;
  wire [48:0] n34096_o;
  wire [48:0] n34097_o;
  wire [1:0] n34098_o;
  reg [48:0] n34099_o;
  wire n34100_o;
  wire n34101_o;
  wire n34102_o;
  wire n34103_o;
  wire n34104_o;
  wire n34105_o;
  wire n34106_o;
  wire n34107_o;
  wire [300:0] n34108_o;
  wire n34109_o;
  wire n34110_o;
  wire [301:0] n34111_o;
  wire n34112_o;
  wire n34113_o;
  wire [301:0] n34114_o;
  wire n34115_o;
  wire n34116_o;
  wire [301:0] n34117_o;
  wire n34118_o;
  wire n34119_o;
  wire n34120_o;
  wire [1211:0] n34121_o;
  wire n34122_o;
  wire n34123_o;
  wire n34124_o;
  wire n34125_o;
  wire n34126_o;
  wire n34127_o;
  wire n34128_o;
  wire n34129_o;
  wire [255:0] n34130_o;
  wire [44:0] n34131_o;
  wire [44:0] n34132_o;
  wire [257:0] n34133_o;
  wire [44:0] n34134_o;
  wire [44:0] n34135_o;
  wire [257:0] n34136_o;
  wire [44:0] n34137_o;
  wire [44:0] n34138_o;
  wire [257:0] n34139_o;
  wire [44:0] n34140_o;
  wire [44:0] n34141_o;
  wire [1:0] n34142_o;
  wire [1211:0] n34143_o;
  wire n34144_o;
  wire n34145_o;
  wire n34146_o;
  wire n34147_o;
  wire n34148_o;
  wire n34149_o;
  wire n34150_o;
  wire n34151_o;
  wire [301:0] n34152_o;
  wire n34153_o;
  wire n34154_o;
  wire [301:0] n34155_o;
  wire n34156_o;
  wire n34157_o;
  wire [301:0] n34158_o;
  wire n34159_o;
  wire n34160_o;
  wire [301:0] n34161_o;
  wire n34162_o;
  wire n34163_o;
  wire [1211:0] n34164_o;
  wire n34165_o;
  wire n34166_o;
  wire n34167_o;
  wire n34168_o;
  wire n34169_o;
  wire n34170_o;
  wire n34171_o;
  wire n34172_o;
  wire [300:0] n34173_o;
  wire n34174_o;
  wire n34175_o;
  wire [301:0] n34176_o;
  wire n34177_o;
  wire n34178_o;
  wire [301:0] n34179_o;
  wire n34180_o;
  wire n34181_o;
  wire [301:0] n34182_o;
  wire n34183_o;
  wire n34184_o;
  wire n34185_o;
  wire [1211:0] n34186_o;
  wire [302:0] n34187_o;
  wire [302:0] n34188_o;
  wire [302:0] n34189_o;
  wire [302:0] n34190_o;
  wire [1:0] n34191_o;
  reg [302:0] n34192_o;
  wire [302:0] n34193_o;
  wire [302:0] n34194_o;
  wire [302:0] n34195_o;
  wire [302:0] n34196_o;
  wire [1:0] n34197_o;
  reg [302:0] n34198_o;
  wire n34199_o;
  wire n34200_o;
  wire n34201_o;
  wire n34202_o;
  wire n34203_o;
  wire n34204_o;
  wire n34205_o;
  wire n34206_o;
  wire [255:0] n34207_o;
  wire [44:0] n34208_o;
  wire [44:0] n34209_o;
  wire [257:0] n34210_o;
  wire [44:0] n34211_o;
  wire [44:0] n34212_o;
  wire [257:0] n34213_o;
  wire [44:0] n34214_o;
  wire [44:0] n34215_o;
  wire [257:0] n34216_o;
  wire [44:0] n34217_o;
  wire [44:0] n34218_o;
  wire [1:0] n34219_o;
  wire [1211:0] n34220_o;
  wire [302:0] n34221_o;
  wire [302:0] n34222_o;
  wire [302:0] n34223_o;
  wire [302:0] n34224_o;
  wire [1:0] n34225_o;
  reg [302:0] n34226_o;
  wire [48:0] n34227_o;
  wire [48:0] n34228_o;
  wire [48:0] n34229_o;
  wire [48:0] n34230_o;
  wire [1:0] n34231_o;
  reg [48:0] n34232_o;
  wire n34233_o;
  wire n34234_o;
  wire n34235_o;
  wire n34236_o;
  wire n34237_o;
  wire n34238_o;
  wire n34239_o;
  wire n34240_o;
  wire [301:0] n34241_o;
  wire n34242_o;
  wire n34243_o;
  wire [301:0] n34244_o;
  wire n34245_o;
  wire n34246_o;
  wire [301:0] n34247_o;
  wire n34248_o;
  wire n34249_o;
  wire [301:0] n34250_o;
  wire n34251_o;
  wire n34252_o;
  wire [1211:0] n34253_o;
  wire n34254_o;
  wire n34255_o;
  wire n34256_o;
  wire n34257_o;
  wire n34258_o;
  wire n34259_o;
  wire n34260_o;
  wire n34261_o;
  wire [300:0] n34262_o;
  wire n34263_o;
  wire n34264_o;
  wire [301:0] n34265_o;
  wire n34266_o;
  wire n34267_o;
  wire [301:0] n34268_o;
  wire n34269_o;
  wire n34270_o;
  wire [301:0] n34271_o;
  wire n34272_o;
  wire n34273_o;
  wire n34274_o;
  wire [1211:0] n34275_o;
  wire n34276_o;
  wire n34277_o;
  wire n34278_o;
  wire n34279_o;
  wire n34280_o;
  wire n34281_o;
  wire n34282_o;
  wire n34283_o;
  wire [301:0] n34284_o;
  wire n34285_o;
  wire n34286_o;
  wire [301:0] n34287_o;
  wire n34288_o;
  wire n34289_o;
  wire [301:0] n34290_o;
  wire n34291_o;
  wire n34292_o;
  wire [301:0] n34293_o;
  wire n34294_o;
  wire n34295_o;
  wire [1211:0] n34296_o;
  wire n34297_o;
  wire n34298_o;
  wire n34299_o;
  wire n34300_o;
  wire n34301_o;
  wire n34302_o;
  wire n34303_o;
  wire n34304_o;
  wire [300:0] n34305_o;
  wire n34306_o;
  wire n34307_o;
  wire [301:0] n34308_o;
  wire n34309_o;
  wire n34310_o;
  wire [301:0] n34311_o;
  wire n34312_o;
  wire n34313_o;
  wire [301:0] n34314_o;
  wire n34315_o;
  wire n34316_o;
  wire n34317_o;
  wire [1211:0] n34318_o;
  wire [31:0] n34319_o;
  wire [31:0] n34320_o;
  wire [31:0] n34321_o;
  wire [31:0] n34322_o;
  wire [31:0] n34323_o;
  wire [31:0] n34324_o;
  wire [31:0] n34325_o;
  wire [31:0] n34326_o;
  wire [31:0] n34327_o;
  wire [31:0] n34328_o;
  wire [31:0] n34329_o;
  wire [31:0] n34330_o;
  wire [31:0] n34331_o;
  wire [31:0] n34332_o;
  wire [31:0] n34333_o;
  wire [31:0] n34334_o;
  wire [31:0] n34335_o;
  wire [31:0] n34336_o;
  wire [31:0] n34337_o;
  wire [31:0] n34338_o;
  wire [31:0] n34339_o;
  wire [31:0] n34340_o;
  wire [31:0] n34341_o;
  wire [31:0] n34342_o;
  wire [31:0] n34343_o;
  wire [31:0] n34344_o;
  wire [31:0] n34345_o;
  wire [31:0] n34346_o;
  wire [31:0] n34347_o;
  wire [31:0] n34348_o;
  wire [31:0] n34349_o;
  wire [31:0] n34350_o;
  wire [4:0] n34351_o;
  wire [1:0] n34352_o;
  reg [31:0] n34353_o;
  wire [1:0] n34354_o;
  reg [31:0] n34355_o;
  wire [1:0] n34356_o;
  reg [31:0] n34357_o;
  wire [1:0] n34358_o;
  reg [31:0] n34359_o;
  wire [1:0] n34360_o;
  reg [31:0] n34361_o;
  wire [1:0] n34362_o;
  reg [31:0] n34363_o;
  wire [1:0] n34364_o;
  reg [31:0] n34365_o;
  wire [1:0] n34366_o;
  reg [31:0] n34367_o;
  wire [1:0] n34368_o;
  reg [31:0] n34369_o;
  wire [1:0] n34370_o;
  reg [31:0] n34371_o;
  wire n34372_o;
  wire [31:0] n34373_o;
  wire [31:0] n34374_o;
  wire [31:0] n34375_o;
  wire [31:0] n34376_o;
  wire [31:0] n34377_o;
  wire [31:0] n34378_o;
  wire [31:0] n34379_o;
  wire [31:0] n34380_o;
  wire [31:0] n34381_o;
  wire [31:0] n34382_o;
  wire [31:0] n34383_o;
  wire [31:0] n34384_o;
  wire [31:0] n34385_o;
  wire [31:0] n34386_o;
  wire [31:0] n34387_o;
  wire [31:0] n34388_o;
  wire [31:0] n34389_o;
  wire [31:0] n34390_o;
  wire [31:0] n34391_o;
  wire [31:0] n34392_o;
  wire [31:0] n34393_o;
  wire [31:0] n34394_o;
  wire [31:0] n34395_o;
  wire [31:0] n34396_o;
  wire [31:0] n34397_o;
  wire [31:0] n34398_o;
  wire [31:0] n34399_o;
  wire [31:0] n34400_o;
  wire [31:0] n34401_o;
  wire [31:0] n34402_o;
  wire [31:0] n34403_o;
  wire [31:0] n34404_o;
  wire [31:0] n34405_o;
  wire [4:0] n34406_o;
  wire [1:0] n34407_o;
  reg [31:0] n34408_o;
  wire [1:0] n34409_o;
  reg [31:0] n34410_o;
  wire [1:0] n34411_o;
  reg [31:0] n34412_o;
  wire [1:0] n34413_o;
  reg [31:0] n34414_o;
  wire [1:0] n34415_o;
  reg [31:0] n34416_o;
  wire [1:0] n34417_o;
  reg [31:0] n34418_o;
  wire [1:0] n34419_o;
  reg [31:0] n34420_o;
  wire [1:0] n34421_o;
  reg [31:0] n34422_o;
  wire [1:0] n34423_o;
  reg [31:0] n34424_o;
  wire [1:0] n34425_o;
  reg [31:0] n34426_o;
  wire n34427_o;
  wire [31:0] n34428_o;
  wire [48:0] n34429_o;
  wire [48:0] n34430_o;
  wire [48:0] n34431_o;
  wire [48:0] n34432_o;
  wire [1:0] n34433_o;
  reg [48:0] n34434_o;
  assign status_o = n33776_o;
  assign mem_req_o_adr = n32307_o;
  assign mem_req_o_we = n32308_o;
  assign mem_req_o_ena = n32309_o;
  assign mem_req_o_dat = n32310_o;
  assign agent_txreq_o_av = n32312_o;
  assign agent_txreq_o_data = n32313_o;
  assign agent_txreq_o_comm = n32314_o;
  assign agent_txreq_o_we = n32315_o;
  assign agent_rxreq_o_re = n32318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  assign n32307_o = n33785_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:136:3  */
  assign n32308_o = n33785_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32309_o = n33785_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:331:3  */
  assign n32310_o = n33785_o[49:18];
  assign n32312_o = n33778_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:34:12  */
  assign n32313_o = n33778_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32314_o = n33778_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:91:14  */
  assign n32315_o = n33778_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:67:3  */
  assign n32316_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:80:3  */
  assign n32318_o = n33780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:68:14  */
  assign n32319_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:203:10  */
  assign tx_arb_req = n32891_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:204:10  */
  assign tx_arb_ack = n33201_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:206:10  */
  assign r = n33801_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:206:13  */
  assign rin = n33786_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:212:3  */
  round_robin_arb_4 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32335_o = tx_arbi0_grant[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32339_o = n32335_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32343_o = n32335_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32345_o = n32335_o ? 32'b00000000000000000000000000000011 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32346_o = tx_arbi0_grant[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32349_o = n32356_o ? 1'b0 : n32339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32351_o = n32357_o ? 1'b0 : n32343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32352_o = n32358_o ? 32'b00000000000000000000000000000010 : n32345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32353_o = n32346_o & n32339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32354_o = n32346_o & n32339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32355_o = n32346_o & n32339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32356_o = n32339_o & n32353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32357_o = n32339_o & n32354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32358_o = n32339_o & n32355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32359_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32362_o = n32369_o ? 1'b0 : n32349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32364_o = n32370_o ? 1'b0 : n32351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32365_o = n32371_o ? 32'b00000000000000000000000000000001 : n32352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32366_o = n32359_o & n32349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32367_o = n32359_o & n32349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32368_o = n32359_o & n32349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32369_o = n32349_o & n32366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32370_o = n32349_o & n32367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32371_o = n32349_o & n32368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:16  */
  assign n32372_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32377_o = n32383_o ? 1'b0 : n32364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32378_o = n32384_o ? 32'b00000000000000000000000000000000 : n32365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32380_o = n32372_o & n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32381_o = n32372_o & n32362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32383_o = n32362_o & n32380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:179:7  */
  assign n32384_o = n32362_o & n32381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:183:5  */
  assign n32390_o = n32377_o ? 32'b00000000000000000000000000000000 : n32378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:244:5  */
  assign n32391_o = n32390_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:45  */
  assign n32392_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:245:48  */
  assign n32393_o = n32392_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:19  */
  assign n32395_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:43  */
  assign n32396_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:46  */
  assign n32397_o = n32396_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:57  */
  assign n32398_o = n32397_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:251:65  */
  assign n32399_o = n32398_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:12  */
  assign n32400_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:252:15  */
  assign n32401_o = n32400_o[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:20  */
  assign n32403_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:57  */
  assign n32405_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:60  */
  assign n32406_o = n32405_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:71  */
  assign n32407_o = n32406_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:44  */
  assign n32410_o = 3'b111 - n32407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:254:51  */
  assign n32413_o = mem_rsp_i_dat[31:0];
  assign n32414_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:43  */
  assign n32416_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:46  */
  assign n32417_o = n32416_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:57  */
  assign n32418_o = n32417_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:255:70  */
  assign n32420_o = n32418_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:43  */
  assign n32421_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:46  */
  assign n32422_o = n32421_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:57  */
  assign n32423_o = n32422_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:256:68  */
  assign n32425_o = n32423_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:43  */
  assign n32426_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:46  */
  assign n32427_o = n32426_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:57  */
  assign n32428_o = n32427_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:257:69  */
  assign n32430_o = n32428_o - 4'b0001;
  assign n32431_o = {n32420_o, n32430_o};
  assign n32432_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32433_o = n32439_o ? n32425_o : n32432_o;
  assign n32434_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32435_o = n32441_o ? n32431_o : n32434_o;
  assign n32436_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32437_o = n32445_o ? n33941_o : n32436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32439_o = n32395_o & n32401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32441_o = n32395_o & n32401_o;
  assign n32442_o = r[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32443_o = n32395_o ? n32399_o : n32442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32445_o = n32395_o & n32401_o;
  assign n32447_o = r[2:0];
  assign n32449_o = r[22:13];
  assign n32451_o = r[87:30];
  assign n32452_o = r[1384:1353];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:10  */
  assign n32454_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:13  */
  assign n32455_o = n32454_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:24  */
  assign n32456_o = n32455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:51  */
  assign n32457_o = n32319_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:54  */
  assign n32458_o = ~n32457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:33  */
  assign n32459_o = n32456_o & n32458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:18  */
  assign n32461_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:55  */
  assign n32463_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:58  */
  assign n32464_o = n32463_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:69  */
  assign n32465_o = n32464_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:42  */
  assign n32468_o = 3'b111 - n32465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:266:55  */
  assign n32471_o = n32319_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:43  */
  assign n32473_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:46  */
  assign n32474_o = n32473_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:57  */
  assign n32475_o = n32474_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:267:70  */
  assign n32477_o = n32475_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:43  */
  assign n32478_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:46  */
  assign n32479_o = n32478_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:57  */
  assign n32480_o = n32479_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:268:68  */
  assign n32482_o = n32480_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:43  */
  assign n32483_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:46  */
  assign n32484_o = n32483_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:57  */
  assign n32485_o = n32484_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:269:69  */
  assign n32487_o = n32485_o - 4'b0001;
  assign n32488_o = {n32477_o, n32487_o};
  assign n32489_o = r[101:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32490_o = n32459_o ? n32482_o : n32489_o;
  assign n32491_o = r[118:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32492_o = n32459_o ? n32488_o : n32491_o;
  assign n32495_o = r[91:89];
  assign n32496_o = r[140:119];
  assign n32497_o = r[111:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:10  */
  assign n32498_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:13  */
  assign n32499_o = n32498_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:24  */
  assign n32500_o = n32499_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:39  */
  assign n32501_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:42  */
  assign n32502_o = n32501_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:53  */
  assign n32503_o = n32502_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:56  */
  assign n32504_o = ~n32503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:33  */
  assign n32505_o = n32500_o & n32504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:43  */
  assign n32506_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:46  */
  assign n32507_o = n32506_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:57  */
  assign n32508_o = n32507_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:276:70  */
  assign n32510_o = n32508_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:43  */
  assign n32511_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:46  */
  assign n32512_o = n32511_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:57  */
  assign n32513_o = n32512_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:277:68  */
  assign n32515_o = n32513_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:43  */
  assign n32516_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:46  */
  assign n32517_o = n32516_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:57  */
  assign n32518_o = n32517_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:278:69  */
  assign n32520_o = n32518_o - 4'b0001;
  assign n32521_o = {n32510_o, n32520_o, n32515_o};
  assign n32522_o = {n32435_o, n32449_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n32523_o = n32505_o ? n32521_o : n32522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:19  */
  assign n32524_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:12  */
  assign n32525_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:15  */
  assign n32526_o = n32525_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:26  */
  assign n32527_o = n32526_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:34  */
  assign n32528_o = n32527_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:43  */
  assign n32529_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:46  */
  assign n32530_o = n32529_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:57  */
  assign n32531_o = n32530_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:286:70  */
  assign n32533_o = n32531_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:43  */
  assign n32534_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:46  */
  assign n32535_o = n32534_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:57  */
  assign n32536_o = n32535_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:287:68  */
  assign n32538_o = n32536_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:43  */
  assign n32539_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:46  */
  assign n32540_o = n32539_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:57  */
  assign n32541_o = n32540_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:288:69  */
  assign n32543_o = n32541_o - 4'b0001;
  assign n32544_o = {n32533_o, n32543_o, n32538_o};
  assign n32545_o = {n32492_o, n32497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n32546_o = n32528_o ? n32544_o : n32545_o;
  assign n32547_o = {n32492_o, n32497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n32548_o = n32524_o ? n32546_o : n32547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32549_o = ctrl_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32550_o = n32549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32551_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32552_o = n32551_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32554_o = n32552_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32555_o = n32550_o & n32554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32558_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32559_o = n32558_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32560_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32561_o = n32560_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32562_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32563_o = n32562_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32564_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32565_o = n32564_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32566_o = ~n32565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32568_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32569_o = n32568_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32571_o = $unsigned(n32569_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32572_o = cfg_i[182:179];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32573_o = n32571_o ? n32572_o : 4'b1000;
  assign n32574_o = {n32573_o, n32561_o, n32559_o};
  assign n32575_o = {n32566_o, n32563_o};
  assign n32576_o = {1'b1, 1'b1};
  assign n32577_o = n34081_o[1188:1165];
  assign n32578_o = n33941_o[1188:1165];
  assign n32579_o = r[1329:1306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32580_o = n32445_o ? n32578_o : n32579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32581_o = n32459_o ? n32577_o : n32580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32582_o = n32555_o ? n32574_o : n32581_o;
  assign n32583_o = n34081_o[1208:1192];
  assign n32584_o = n33941_o[1208:1192];
  assign n32585_o = r[1349:1333];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32586_o = n32445_o ? n32584_o : n32585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32587_o = n32459_o ? n32583_o : n32586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32588_o = n32555_o ? n32575_o : n32587_o;
  assign n32589_o = n34081_o[1211:1210];
  assign n32590_o = n33941_o[1211:1210];
  assign n32591_o = r[1352:1351];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32592_o = n32445_o ? n32590_o : n32591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32593_o = n32459_o ? n32589_o : n32592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32594_o = n32555_o ? n32576_o : n32593_o;
  assign n32610_o = n34081_o[1191:1189];
  assign n32611_o = n33941_o[1191:1189];
  assign n32612_o = r[1332:1330];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32613_o = n32445_o ? n32611_o : n32612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32614_o = n32459_o ? n32610_o : n32613_o;
  assign n32615_o = n34081_o[1209];
  assign n32616_o = n33941_o[1209];
  assign n32617_o = r[1350];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32618_o = n32445_o ? n32616_o : n32617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32619_o = n32459_o ? n32615_o : n32618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32620_o = ctrl_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32621_o = n32620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32622_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32623_o = n32622_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32625_o = n32623_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32626_o = n32621_o & n32625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32629_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32630_o = n32629_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32631_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32632_o = n32631_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32633_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32634_o = n32633_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32635_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32636_o = n32635_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32637_o = ~n32636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32639_o = cfg_i[146:98];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32640_o = n32639_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32642_o = $unsigned(n32640_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32643_o = cfg_i[133:130];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32644_o = n32642_o ? n32643_o : 4'b1000;
  assign n32645_o = {n32644_o, n32632_o, n32630_o};
  assign n32646_o = {n32637_o, n32634_o};
  assign n32647_o = {1'b1, 1'b1};
  assign n32648_o = n34081_o[885:862];
  assign n32649_o = n33941_o[885:862];
  assign n32650_o = r[1026:1003];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32651_o = n32445_o ? n32649_o : n32650_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32652_o = n32459_o ? n32648_o : n32651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32653_o = n32626_o ? n32645_o : n32652_o;
  assign n32654_o = n34081_o[905:889];
  assign n32655_o = n33941_o[905:889];
  assign n32656_o = r[1046:1030];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32657_o = n32445_o ? n32655_o : n32656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32658_o = n32459_o ? n32654_o : n32657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32659_o = n32626_o ? n32646_o : n32658_o;
  assign n32660_o = n34081_o[908:907];
  assign n32661_o = n33941_o[908:907];
  assign n32662_o = r[1049:1048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32663_o = n32445_o ? n32661_o : n32662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32664_o = n32459_o ? n32660_o : n32663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32665_o = n32626_o ? n32647_o : n32664_o;
  assign n32681_o = n34081_o[888:886];
  assign n32682_o = n33941_o[888:886];
  assign n32683_o = r[1029:1027];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32684_o = n32445_o ? n32682_o : n32683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32685_o = n32459_o ? n32681_o : n32684_o;
  assign n32686_o = n34081_o[1164:909];
  assign n32687_o = n33941_o[1164:909];
  assign n32688_o = r[1305:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32689_o = n32445_o ? n32687_o : n32688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32690_o = n32459_o ? n32686_o : n32689_o;
  assign n32691_o = n34081_o[906];
  assign n32692_o = n33941_o[906];
  assign n32693_o = r[1047];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32694_o = n32445_o ? n32692_o : n32693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32695_o = n32459_o ? n32691_o : n32694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32696_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32697_o = n32696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32698_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32699_o = n32698_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32701_o = n32699_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32702_o = n32697_o & n32701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32705_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32706_o = n32705_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32707_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32708_o = n32707_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32709_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32710_o = n32709_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32711_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32712_o = n32711_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32713_o = ~n32712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32715_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32716_o = n32715_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32718_o = $unsigned(n32716_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32719_o = cfg_i[84:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32720_o = n32718_o ? n32719_o : 4'b1000;
  assign n32721_o = {n32720_o, n32708_o, n32706_o};
  assign n32722_o = {n32713_o, n32710_o};
  assign n32723_o = {1'b1, 1'b1};
  assign n32724_o = n34081_o[582:559];
  assign n32725_o = n33941_o[582:559];
  assign n32726_o = r[723:700];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32727_o = n32445_o ? n32725_o : n32726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32728_o = n32459_o ? n32724_o : n32727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32729_o = n32702_o ? n32721_o : n32728_o;
  assign n32730_o = n34081_o[602:586];
  assign n32731_o = n33941_o[602:586];
  assign n32732_o = r[743:727];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32733_o = n32445_o ? n32731_o : n32732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32734_o = n32459_o ? n32730_o : n32733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32735_o = n32702_o ? n32722_o : n32734_o;
  assign n32736_o = n34081_o[605:604];
  assign n32737_o = n33941_o[605:604];
  assign n32738_o = r[746:745];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32739_o = n32445_o ? n32737_o : n32738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32740_o = n32459_o ? n32736_o : n32739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32741_o = n32702_o ? n32723_o : n32740_o;
  assign n32757_o = n34081_o[585:583];
  assign n32758_o = n33941_o[585:583];
  assign n32759_o = r[726:724];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32760_o = n32445_o ? n32758_o : n32759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32761_o = n32459_o ? n32757_o : n32760_o;
  assign n32762_o = n34081_o[861:606];
  assign n32763_o = n33941_o[861:606];
  assign n32764_o = r[1002:747];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32765_o = n32445_o ? n32763_o : n32764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32766_o = n32459_o ? n32762_o : n32765_o;
  assign n32767_o = n34081_o[603];
  assign n32768_o = n33941_o[603];
  assign n32769_o = r[744];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32770_o = n32445_o ? n32768_o : n32769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32771_o = n32459_o ? n32767_o : n32770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:16  */
  assign n32772_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:20  */
  assign n32773_o = n32772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:50  */
  assign n32774_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:54  */
  assign n32775_o = n32774_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:61  */
  assign n32777_o = n32775_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:32  */
  assign n32778_o = n32773_o & n32777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:65  */
  assign n32781_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:299:69  */
  assign n32782_o = n32781_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:65  */
  assign n32783_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:300:69  */
  assign n32784_o = n32783_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:65  */
  assign n32785_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:301:69  */
  assign n32786_o = n32785_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:60  */
  assign n32787_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:64  */
  assign n32788_o = n32787_o[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:302:51  */
  assign n32789_o = ~n32788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:26  */
  assign n32791_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:30  */
  assign n32792_o = n32791_o[41:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:37  */
  assign n32794_o = $unsigned(n32792_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:306:74  */
  assign n32795_o = cfg_i[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:305:9  */
  assign n32796_o = n32794_o ? n32795_o : 4'b1000;
  assign n32797_o = {n32796_o, n32784_o, n32782_o};
  assign n32798_o = {n32789_o, n32786_o};
  assign n32799_o = {1'b1, 1'b1};
  assign n32800_o = n34081_o[279:256];
  assign n32801_o = n33941_o[279:256];
  assign n32802_o = r[420:397];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32803_o = n32445_o ? n32801_o : n32802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32804_o = n32459_o ? n32800_o : n32803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32805_o = n32778_o ? n32797_o : n32804_o;
  assign n32806_o = n34081_o[299:283];
  assign n32807_o = n33941_o[299:283];
  assign n32808_o = r[440:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32809_o = n32445_o ? n32807_o : n32808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32810_o = n32459_o ? n32806_o : n32809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32811_o = n32778_o ? n32798_o : n32810_o;
  assign n32812_o = n34081_o[302:301];
  assign n32813_o = n33941_o[302:301];
  assign n32814_o = r[443:442];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32815_o = n32445_o ? n32813_o : n32814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32816_o = n32459_o ? n32812_o : n32815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:296:7  */
  assign n32817_o = n32778_o ? n32799_o : n32816_o;
  assign n32823_o = n34081_o[255:0];
  assign n32824_o = n33941_o[255:0];
  assign n32825_o = r[396:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32826_o = n32445_o ? n32824_o : n32825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32827_o = n32459_o ? n32823_o : n32826_o;
  assign n32833_o = n34081_o[282:280];
  assign n32834_o = n33941_o[282:280];
  assign n32835_o = r[423:421];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32836_o = n32445_o ? n32834_o : n32835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32837_o = n32459_o ? n32833_o : n32836_o;
  assign n32838_o = n34081_o[558:303];
  assign n32839_o = n33941_o[558:303];
  assign n32840_o = r[699:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32841_o = n32445_o ? n32839_o : n32840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32842_o = n32459_o ? n32838_o : n32841_o;
  assign n32843_o = n34081_o[300];
  assign n32844_o = n33941_o[300];
  assign n32845_o = r[441];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n32846_o = n32445_o ? n32844_o : n32845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n32847_o = n32459_o ? n32843_o : n32846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:315:39  */
  assign n32849_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32855_o = n32849_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32856_o = n32855_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32857_o = n32849_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32858_o = n32857_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32859_o = n32858_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32860_o = n32859_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32861_o = ~n32860_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32862_o = n32856_o & n32861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32865_o = n32849_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32866_o = n32865_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32867_o = n32849_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32868_o = n32867_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32869_o = n32868_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32870_o = n32869_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32871_o = ~n32870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32872_o = n32866_o & n32871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32874_o = n32849_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32875_o = n32874_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32876_o = n32849_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32877_o = n32876_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32878_o = n32877_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32879_o = n32878_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32880_o = ~n32879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32881_o = n32875_o & n32880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:22  */
  assign n32883_o = n32849_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:26  */
  assign n32884_o = n32883_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:43  */
  assign n32885_o = n32849_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:47  */
  assign n32886_o = n32885_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:58  */
  assign n32887_o = n32886_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:66  */
  assign n32888_o = n32887_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:37  */
  assign n32889_o = ~n32888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:156:33  */
  assign n32890_o = n32884_o & n32889_o;
  assign n32891_o = {n32890_o, n32881_o, n32872_o, n32862_o};
  assign n32892_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n32451_o, n32523_o, n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:12  */
  assign n32893_o = n32892_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:15  */
  assign n32894_o = n32893_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:57  */
  assign n32896_o = n32891_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:31  */
  assign n32898_o = n32896_o ? 3'b001 : n32447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:321:7  */
  assign n32900_o = n32894_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:78  */
  assign n32902_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n32904_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n32451_o, n32523_o, n32433_o, n32447_o};
  assign n32908_o = n34087_o[300:280];
  assign n32909_o = n34087_o[275:256];
  assign n32910_o = r[87:48];
  assign n32911_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n32910_o, n32908_o, 4'b1000, n32909_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:36  */
  assign n32912_o = n32911_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:39  */
  assign n32913_o = n32912_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:50  */
  assign n32914_o = n32913_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:61  */
  assign n32916_o = $unsigned(n32914_o) < $unsigned(10'b0000001000);
  assign n32917_o = r[87:48];
  assign n32918_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n32917_o, n32908_o, 4'b1000, n32909_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:329:93  */
  assign n32919_o = n32918_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:328:31  */
  assign n32920_o = n32916_o ? n32919_o : 4'b1000;
  assign n32923_o = n34087_o[299:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:56  */
  assign n32925_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:59  */
  assign n32926_o = n32925_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:51  */
  assign n32927_o = mem_wait_i | n32926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n32931_o = n32927_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n32932_o = n32927_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:336:31  */
  assign n32933_o = n32927_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:7  */
  assign n32935_o = n32894_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:45  */
  assign n32936_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:57  */
  assign n32937_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:60  */
  assign n32938_o = n32937_o[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:69  */
  assign n32939_o = ~n32938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:51  */
  assign n32940_o = n32936_o & n32939_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n32944_o = n32940_o ? 3'b011 : n32447_o;
  assign n32945_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n32946_o = n32940_o ? 1'b1 : n32945_o;
  assign n32947_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:31  */
  assign n32948_o = n32940_o ? 1'b1 : n32947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:342:7  */
  assign n32950_o = n32894_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:45  */
  assign n32951_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:42  */
  assign n32953_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:54  */
  assign n32956_o = n34093_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:65  */
  assign n32957_o = ~n32956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:69  */
  assign n32958_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:72  */
  assign n32959_o = n32958_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:83  */
  assign n32960_o = n32959_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:91  */
  assign n32961_o = n32960_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:350:96  */
  assign n32963_o = n32961_o + 16'b0000000000000001;
  assign n32964_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:33  */
  assign n32965_o = n32957_o ? n32963_o : n32964_o;
  assign n32966_o = r[87:46];
  assign n32967_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n32966_o, n32965_o, n32523_o, n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:38  */
  assign n32968_o = n32967_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:41  */
  assign n32969_o = n32968_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:52  */
  assign n32970_o = n32969_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:353:64  */
  assign n32972_o = n32970_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32976_o = n32981_o ? 3'b100 : n32447_o;
  assign n32977_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32978_o = n32985_o ? 1'b0 : n32977_o;
  assign n32979_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32980_o = n32987_o ? 1'b0 : n32979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32981_o = n32951_o & n32972_o;
  assign n32982_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32983_o = n32951_o ? n32965_o : n32982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32985_o = n32951_o & n32972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:31  */
  assign n32987_o = n32951_o & n32972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:348:7  */
  assign n32989_o = n32894_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:45  */
  assign n32990_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:73  */
  assign n32994_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:85  */
  assign n32997_o = n34099_o[48:44];
  assign n33001_o = n32521_o[9:0];
  assign n33002_o = n32522_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33003_o = n32505_o ? n33001_o : n33002_o;
  assign n33004_o = r[47:30];
  assign n33005_o = r[80:49];
  assign n33006_o = r[87];
  assign n33007_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33006_o, 1'b1, n32997_o, n33005_o, 1'b1, n33004_o, 3'b000, 4'b1000, n33003_o, n32433_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:38  */
  assign n33008_o = n33007_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:41  */
  assign n33009_o = n33008_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:52  */
  assign n33010_o = n33009_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:63  */
  assign n33012_o = $unsigned(n33010_o) < $unsigned(10'b0000001000);
  assign n33013_o = n32521_o[9:0];
  assign n33014_o = n32522_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33015_o = n32505_o ? n33013_o : n33014_o;
  assign n33016_o = r[47:30];
  assign n33017_o = r[80:49];
  assign n33018_o = r[87];
  assign n33019_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33018_o, 1'b1, n32997_o, n33017_o, 1'b1, n33016_o, 3'b000, 4'b1000, n33015_o, n32433_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:369:93  */
  assign n33020_o = n33019_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:368:33  */
  assign n33021_o = n33012_o ? n33020_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:50  */
  assign n33022_o = n32316_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:33  */
  assign n33025_o = n33022_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:372:33  */
  assign n33026_o = n33022_o ? 1'b0 : 1'b1;
  assign n33027_o = {3'b000, n33021_o};
  assign n33028_o = {n33026_o, n32997_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33029_o = n32990_o ? n33025_o : n32447_o;
  assign n33030_o = n32521_o[16:10];
  assign n33031_o = n32522_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33032_o = n32505_o ? n33030_o : n33031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33033_o = n32990_o ? n33027_o : n33032_o;
  assign n33034_o = r[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33035_o = n32990_o ? 1'b1 : n33034_o;
  assign n33036_o = r[86:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:31  */
  assign n33037_o = n32990_o ? n33028_o : n33036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:360:7  */
  assign n33039_o = n32894_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:48  */
  assign n33040_o = n32316_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:53  */
  assign n33041_o = ~n33040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:31  */
  assign n33044_o = n33041_o ? 3'b110 : n32447_o;
  assign n33045_o = r[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:31  */
  assign n33046_o = n33041_o ? 1'b1 : n33045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:378:7  */
  assign n33048_o = n32894_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:48  */
  assign n33050_o = n32316_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:65  */
  assign n33051_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:68  */
  assign n33052_o = n33051_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:79  */
  assign n33053_o = n33052_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:106  */
  assign n33054_o = n32316_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:88  */
  assign n33055_o = n33053_o & n33054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:59  */
  assign n33056_o = n33050_o | n33055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:385:31  */
  assign n33059_o = n33056_o ? 1'b0 : 1'b1;
  assign n33060_o = r[47:30];
  assign n33061_o = r[85:49];
  assign n33062_o = r[87];
  assign n33063_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33062_o, n33059_o, n33061_o, 1'b0, n33060_o, n32523_o, n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:36  */
  assign n33064_o = n33063_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:39  */
  assign n33065_o = n33064_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:50  */
  assign n33066_o = n33065_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:62  */
  assign n33068_o = n33066_o == 4'b0001;
  assign n33069_o = r[47:30];
  assign n33070_o = r[85:49];
  assign n33071_o = r[87];
  assign n33072_o = {n32452_o, n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33071_o, n33059_o, n33070_o, 1'b0, n33069_o, n32523_o, n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:72  */
  assign n33073_o = n33072_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:75  */
  assign n33074_o = n33073_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:86  */
  assign n33075_o = n33074_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:97  */
  assign n33077_o = n33075_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:66  */
  assign n33078_o = n33068_o & n33077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:44  */
  assign n33080_o = 2'b11 - n32391_o;
  assign n33082_o = {n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o};
  assign n33085_o = {n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:395:31  */
  assign n33086_o = n33078_o ? n34121_o : n33085_o;
  assign n33087_o = r[47:30];
  assign n33088_o = r[85:49];
  assign n33089_o = r[87];
  assign n33090_o = {n32452_o, n33086_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33089_o, n33059_o, n33088_o, 1'b0, n33087_o, n32523_o, n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:36  */
  assign n33091_o = n33090_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:39  */
  assign n33092_o = n33091_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:50  */
  assign n33093_o = n33092_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:62  */
  assign n33095_o = n33093_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:44  */
  assign n33098_o = 2'b11 - n32391_o;
  assign n33100_o = n32521_o[13:0];
  assign n33101_o = n32522_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33102_o = n32505_o ? n33100_o : n33101_o;
  assign n33103_o = r[47:30];
  assign n33104_o = r[85:49];
  assign n33105_o = r[87];
  assign n33106_o = {n32452_o, n33086_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33105_o, n33059_o, n33104_o, 1'b0, n33103_o, 3'b000, n33102_o, n32433_o, n32447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:75  */
  assign n33107_o = n33106_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:78  */
  assign n33108_o = n33107_o[47:3];
  assign n33112_o = n32521_o[13:0];
  assign n33113_o = n32522_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33114_o = n32505_o ? n33112_o : n33113_o;
  assign n33115_o = r[47:30];
  assign n33116_o = r[85:49];
  assign n33117_o = r[87];
  assign n33118_o = {n32452_o, n34143_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33117_o, 1'b0, n33116_o, 1'b0, n33115_o, 3'b000, n33114_o, n32433_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:38  */
  assign n33119_o = n33118_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:41  */
  assign n33120_o = n33119_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:52  */
  assign n33121_o = n33120_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:63  */
  assign n33123_o = n33121_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:46  */
  assign n33125_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:46  */
  assign n33130_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:33  */
  assign n33135_o = n33123_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:406:33  */
  assign n33136_o = n33123_o ? n34186_o : n34143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33137_o = n33095_o ? n33135_o : n32447_o;
  assign n33138_o = n32521_o[16:14];
  assign n33139_o = n32522_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33140_o = n32505_o ? n33138_o : n33139_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33141_o = n33095_o ? 3'b000 : n33140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33142_o = n33095_o ? 1'b0 : n33059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33143_o = n33095_o ? n33136_o : n33086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:399:31  */
  assign n33146_o = n33095_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:383:7  */
  assign n33148_o = n32894_o == 3'b110;
  assign n33149_o = {n33148_o, n33048_o, n33039_o, n32989_o, n32950_o, n32935_o, n32900_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33150_o = n33137_o;
      7'b0100000: n33150_o = n33044_o;
      7'b0010000: n33150_o = n33029_o;
      7'b0001000: n33150_o = n32976_o;
      7'b0000100: n33150_o = n32944_o;
      7'b0000010: n33150_o = n32931_o;
      7'b0000001: n33150_o = n32898_o;
      default: n33150_o = n32447_o;
    endcase
  assign n33151_o = n32521_o[9:0];
  assign n33152_o = n32522_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33153_o = n32505_o ? n33151_o : n33152_o;
  assign n33154_o = {n33153_o, n32433_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33155_o = n33154_o;
      7'b0100000: n33155_o = n33154_o;
      7'b0010000: n33155_o = n33154_o;
      7'b0001000: n33155_o = n33154_o;
      7'b0000100: n33155_o = n33154_o;
      7'b0000010: n33155_o = n32909_o;
      7'b0000001: n33155_o = n33154_o;
      default: n33155_o = n33154_o;
    endcase
  assign n33156_o = n33033_o[3:0];
  assign n33157_o = n32521_o[13:10];
  assign n33158_o = n32522_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33159_o = n32505_o ? n33157_o : n33158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33160_o = n33159_o;
      7'b0100000: n33160_o = n33159_o;
      7'b0010000: n33160_o = n33156_o;
      7'b0001000: n33160_o = n33159_o;
      7'b0000100: n33160_o = n33159_o;
      7'b0000010: n33160_o = n32920_o;
      7'b0000001: n33160_o = n33159_o;
      default: n33160_o = n33159_o;
    endcase
  assign n33161_o = n32923_o[2:0];
  assign n33162_o = n33033_o[6:4];
  assign n33163_o = n32521_o[16:14];
  assign n33164_o = n32522_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33165_o = n32505_o ? n33163_o : n33164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33166_o = n33141_o;
      7'b0100000: n33166_o = n33165_o;
      7'b0010000: n33166_o = n33162_o;
      7'b0001000: n33166_o = n33165_o;
      7'b0000100: n33166_o = n33165_o;
      7'b0000010: n33166_o = n33161_o;
      7'b0000001: n33166_o = n33165_o;
      default: n33166_o = n33165_o;
    endcase
  assign n33167_o = n32923_o[18:3];
  assign n33168_o = r[45:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33169_o = n33168_o;
      7'b0100000: n33169_o = n33168_o;
      7'b0010000: n33169_o = n33168_o;
      7'b0001000: n33169_o = n32983_o;
      7'b0000100: n33169_o = n33168_o;
      7'b0000010: n33169_o = n33167_o;
      7'b0000001: n33169_o = n33168_o;
      default: n33169_o = n33168_o;
    endcase
  assign n33170_o = n32923_o[19];
  assign n33171_o = r[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33172_o = n33171_o;
      7'b0100000: n33172_o = n33171_o;
      7'b0010000: n33172_o = n33171_o;
      7'b0001000: n33172_o = n33171_o;
      7'b0000100: n33172_o = n33171_o;
      7'b0000010: n33172_o = n33170_o;
      7'b0000001: n33172_o = n33171_o;
      default: n33172_o = n33171_o;
    endcase
  assign n33173_o = r[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33174_o = n33173_o;
      7'b0100000: n33174_o = n33173_o;
      7'b0010000: n33174_o = n33173_o;
      7'b0001000: n33174_o = n32978_o;
      7'b0000100: n33174_o = n32946_o;
      7'b0000010: n33174_o = n32932_o;
      7'b0000001: n33174_o = n33173_o;
      default: n33174_o = n33173_o;
    endcase
  assign n33175_o = r[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33176_o = 1'b0;
      7'b0100000: n33176_o = n33175_o;
      7'b0010000: n33176_o = n33035_o;
      7'b0001000: n33176_o = n33175_o;
      7'b0000100: n33176_o = n33175_o;
      7'b0000010: n33176_o = n33175_o;
      7'b0000001: n33176_o = n33175_o;
      default: n33176_o = n33175_o;
    endcase
  assign n33177_o = n33037_o[4:0];
  assign n33178_o = r[85:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33179_o = n33178_o;
      7'b0100000: n33179_o = n33178_o;
      7'b0010000: n33179_o = n33177_o;
      7'b0001000: n33179_o = n33178_o;
      7'b0000100: n33179_o = n33178_o;
      7'b0000010: n33179_o = n33178_o;
      7'b0000001: n33179_o = n33178_o;
      default: n33179_o = n33178_o;
    endcase
  assign n33180_o = n33037_o[5];
  assign n33181_o = r[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33182_o = n33142_o;
      7'b0100000: n33182_o = n33046_o;
      7'b0010000: n33182_o = n33180_o;
      7'b0001000: n33182_o = n33181_o;
      7'b0000100: n33182_o = n33181_o;
      7'b0000010: n33182_o = n33181_o;
      7'b0000001: n33182_o = n33181_o;
      default: n33182_o = n33181_o;
    endcase
  assign n33183_o = r[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33184_o = n33183_o;
      7'b0100000: n33184_o = n33183_o;
      7'b0010000: n33184_o = n33183_o;
      7'b0001000: n33184_o = n32980_o;
      7'b0000100: n33184_o = n32948_o;
      7'b0000010: n33184_o = n32933_o;
      7'b0000001: n33184_o = n33183_o;
      default: n33184_o = n33183_o;
    endcase
  assign n33185_o = {n32594_o, n32619_o, n32588_o, n32614_o, n32582_o, n32690_o, n32665_o, n32695_o, n32659_o, n32685_o, n32653_o, n32766_o, n32741_o, n32771_o, n32735_o, n32761_o, n32729_o, n32842_o, n32817_o, n32847_o, n32811_o, n32837_o, n32805_o, n32827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33186_o = n33143_o;
      7'b0100000: n33186_o = n33185_o;
      7'b0010000: n33186_o = n33185_o;
      7'b0001000: n33186_o = n33185_o;
      7'b0000100: n33186_o = n33185_o;
      7'b0000010: n33186_o = n33185_o;
      7'b0000001: n33186_o = n33185_o;
      default: n33186_o = n33185_o;
    endcase
  assign n33198_o = r[80:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:320:5  */
  always @*
    case (n33149_o)
      7'b1000000: n33201_o = n33146_o;
      7'b0100000: n33201_o = 1'b0;
      7'b0010000: n33201_o = 1'b0;
      7'b0001000: n33201_o = 1'b0;
      7'b0000100: n33201_o = 1'b0;
      7'b0000010: n33201_o = 1'b0;
      7'b0000001: n33201_o = 1'b0;
      default: n33201_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:419:62  */
  assign n33203_o = n32319_o[2:1];
  assign n33205_o = {n32452_o, n33186_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:12  */
  assign n33206_o = n33205_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:15  */
  assign n33207_o = n33206_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:61  */
  assign n33209_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33215_o = n33209_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33216_o = n33215_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33217_o = n33209_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33218_o = n33217_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33219_o = n33218_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33220_o = n33219_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33221_o = n33216_o & n33220_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33224_o = n33209_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33225_o = n33224_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33226_o = n33209_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33227_o = n33226_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33228_o = n33227_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33229_o = n33228_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33230_o = n33225_o & n33229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33232_o = n33209_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33233_o = n33232_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33234_o = n33209_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33235_o = n33234_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33236_o = n33235_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33237_o = n33236_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33238_o = n33233_o & n33237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33240_o = n33209_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33241_o = n33240_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33242_o = n33209_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33243_o = n33242_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33244_o = n33243_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33245_o = n33244_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33246_o = n33241_o & n33245_o;
  assign n33247_o = {n33246_o, n33238_o, n33230_o, n33221_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:72  */
  assign n33249_o = n33247_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:423:92  */
  assign n33252_o = r[1352:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33258_o = n33252_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33259_o = n33258_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33260_o = n33252_o[1211:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33261_o = n33260_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33262_o = n33261_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33263_o = n33262_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33264_o = n33259_o & n33263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33267_o = n33252_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33268_o = n33267_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33269_o = n33252_o[908:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33270_o = n33269_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33271_o = n33270_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33272_o = n33271_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33273_o = n33268_o & n33272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33275_o = n33252_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33276_o = n33275_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33277_o = n33252_o[605:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33278_o = n33277_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33279_o = n33278_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33280_o = n33279_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33281_o = n33276_o & n33280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:22  */
  assign n33283_o = n33252_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:26  */
  assign n33284_o = n33283_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:39  */
  assign n33285_o = n33252_o[302:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:43  */
  assign n33286_o = n33285_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:54  */
  assign n33287_o = n33286_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:62  */
  assign n33288_o = n33287_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:168:33  */
  assign n33289_o = n33284_o & n33288_o;
  assign n33290_o = {n33289_o, n33281_o, n33273_o, n33264_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33298_o = n33290_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33305_o = n33298_o ? 2'b11 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33309_o = n33298_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33311_o = n33290_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33313_o = n33322_o ? 2'b10 : n33305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33317_o = n33323_o ? 1'b0 : n33309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33319_o = n33311_o & n33309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33320_o = n33311_o & n33309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33322_o = n33309_o & n33319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33323_o = n33309_o & n33320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33324_o = n33290_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33326_o = n33335_o ? 2'b01 : n33313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33330_o = n33336_o ? 1'b0 : n33317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33332_o = n33324_o & n33317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33333_o = n33324_o & n33317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33335_o = n33317_o & n33332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33336_o = n33317_o & n33333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:13  */
  assign n33337_o = n33290_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33339_o = n33348_o ? 2'b00 : n33326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33345_o = n33337_o & n33330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:194:7  */
  assign n33348_o = n33330_o & n33345_o;
  assign n33350_o = r[137:119];
  assign n33351_o = r[140];
  assign n33352_o = {n32452_o, n33186_o, n33351_o, n33339_o, n33350_o, n32548_o, n32490_o, n32495_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:99  */
  assign n33353_o = n33352_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:102  */
  assign n33354_o = n33353_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:77  */
  assign n33357_o = 2'b11 - n33354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:118  */
  assign n33360_o = n34192_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:50  */
  assign n33361_o = n32319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:33  */
  assign n33366_o = n33361_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:426:33  */
  assign n33367_o = n33361_o ? 1'b0 : 1'b1;
  assign n33368_o = {n33339_o, n33367_o, n33360_o, n33366_o};
  assign n33369_o = r[139:119];
  assign n33370_o = {n33369_o, n32548_o, n32490_o, n32495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:31  */
  assign n33371_o = n33249_o ? n33368_o : n33370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:422:7  */
  assign n33373_o = n33207_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:48  */
  assign n33374_o = n32319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:54  */
  assign n33375_o = ~n33374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:31  */
  assign n33378_o = n33375_o ? 3'b010 : n32495_o;
  assign n33379_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:31  */
  assign n33380_o = n33375_o ? 1'b1 : n33379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:435:7  */
  assign n33382_o = n33207_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:48  */
  assign n33383_o = n32319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:66  */
  assign n33384_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:69  */
  assign n33385_o = n33384_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:80  */
  assign n33386_o = n33385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:107  */
  assign n33387_o = n32319_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:89  */
  assign n33388_o = n33386_o & n33387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:60  */
  assign n33389_o = n33383_o | n33388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:31  */
  assign n33392_o = n33389_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:48  */
  assign n33393_o = n32319_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:447:84  */
  assign n33394_o = n32319_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:47  */
  assign n33396_o = 2'b11 - n33203_o;
  assign n33398_o = r[136:119];
  assign n33399_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n33400_o = {n32452_o, n33186_o, n33399_o, n33394_o, n33392_o, n33398_o, n32548_o, n32490_o, n32495_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:64  */
  assign n33402_o = n34198_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:75  */
  assign n33403_o = n33402_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:83  */
  assign n33404_o = n33403_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:86  */
  assign n33405_o = ~n33404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:33  */
  assign n33407_o = n33405_o ? 3'b110 : n32495_o;
  assign n33408_o = r[136:119];
  assign n33409_o = r[140];
  assign n33410_o = {n32452_o, n33186_o, n33409_o, n33394_o, n33392_o, n33408_o, n32548_o, n32490_o, n33407_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:38  */
  assign n33411_o = n33410_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:41  */
  assign n33412_o = n33411_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:59  */
  assign n33413_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:62  */
  assign n33414_o = n33413_o[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:54  */
  assign n33415_o = n33412_o != n33414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:46  */
  assign n33417_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:74  */
  assign n33419_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:77  */
  assign n33420_o = n33419_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:83  */
  assign n33423_o = 2'b11 - n33203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:100  */
  assign n33426_o = n34226_o[300:256];
  assign n33427_o = r[136:119];
  assign n33428_o = {n33427_o, n32548_o, n32490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:453:33  */
  assign n33429_o = n33415_o ? n33426_o : n33428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33430_o = n33522_o ? n34220_o : n33186_o;
  assign n33431_o = r[136:119];
  assign n33432_o = r[140:138];
  assign n33433_o = {n32452_o, n33186_o, n33432_o, n33392_o, n33431_o, n32548_o, n32490_o, n32495_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:38  */
  assign n33434_o = n33433_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:41  */
  assign n33435_o = n33434_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:52  */
  assign n33436_o = n33435_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:64  */
  assign n33438_o = n33436_o == 4'b0000;
  assign n33443_o = r[135:119];
  assign n33444_o = r[139:138];
  assign n33445_o = {n32452_o, n33186_o, 1'b1, n33444_o, 1'b0, 1'b1, n33443_o, n32548_o, n32490_o, 3'b100, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:60  */
  assign n33446_o = n33445_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:63  */
  assign n33447_o = n33446_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:55  */
  assign n33448_o = mem_wait_i | n33447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:83  */
  assign n33449_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:86  */
  assign n33450_o = n33449_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:78  */
  assign n33451_o = n33448_o | n33450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n33455_o = n33451_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n33456_o = n33451_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:464:35  */
  assign n33457_o = n33451_o ? 1'b0 : 1'b1;
  assign n33460_o = n32544_o[9:0];
  assign n33461_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33462_o = n32528_o ? n33460_o : n33461_o;
  assign n33463_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33464_o = n32524_o ? n33462_o : n33463_o;
  assign n33465_o = r[135:119];
  assign n33466_o = r[139:138];
  assign n33467_o = {n32452_o, n33186_o, n33457_o, n33466_o, 1'b0, n33456_o, n33465_o, 3'b000, 4'b1000, n33464_o, n32490_o, n33455_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:40  */
  assign n33468_o = n33467_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:43  */
  assign n33469_o = n33468_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:54  */
  assign n33470_o = n33469_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:65  */
  assign n33472_o = $unsigned(n33470_o) < $unsigned(10'b0000001000);
  assign n33473_o = n32544_o[9:0];
  assign n33474_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33475_o = n32528_o ? n33473_o : n33474_o;
  assign n33476_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33477_o = n32524_o ? n33475_o : n33476_o;
  assign n33478_o = r[135:119];
  assign n33479_o = r[139:138];
  assign n33480_o = {n32452_o, n33186_o, n33457_o, n33479_o, 1'b0, n33456_o, n33478_o, 3'b000, 4'b1000, n33477_o, n32490_o, n33455_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:473:98  */
  assign n33481_o = n33480_o[105:102];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:472:35  */
  assign n33482_o = n33472_o ? n33481_o : 4'b1000;
  assign n33483_o = {3'b000, n33482_o};
  assign n33484_o = {1'b0, n33456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33485_o = n33438_o ? n33455_o : n32495_o;
  assign n33486_o = n32544_o[16:10];
  assign n33487_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33488_o = n32528_o ? n33486_o : n33487_o;
  assign n33489_o = n32547_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33490_o = n32524_o ? n33488_o : n33489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33491_o = n33438_o ? n33483_o : n33490_o;
  assign n33492_o = r[136];
  assign n33493_o = {n33392_o, n33492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33494_o = n33438_o ? n33484_o : n33493_o;
  assign n33495_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:458:33  */
  assign n33496_o = n33438_o ? n33457_o : n33495_o;
  assign n33497_o = {n33429_o, n33407_o};
  assign n33498_o = n33497_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33499_o = n33393_o ? n33498_o : n33485_o;
  assign n33500_o = n33497_o[22:3];
  assign n33501_o = n32544_o[9:0];
  assign n33502_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33503_o = n32528_o ? n33501_o : n33502_o;
  assign n33504_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33505_o = n32524_o ? n33503_o : n33504_o;
  assign n33506_o = {n33505_o, n32490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33507_o = n33393_o ? n33500_o : n33506_o;
  assign n33508_o = n33497_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33509_o = n33393_o ? n33508_o : n33491_o;
  assign n33510_o = n33497_o[46:30];
  assign n33511_o = r[135:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33512_o = n33393_o ? n33510_o : n33511_o;
  assign n33513_o = n33494_o[0];
  assign n33514_o = n33497_o[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33515_o = n33393_o ? n33514_o : n33513_o;
  assign n33516_o = n33494_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33517_o = n33393_o ? n33392_o : n33516_o;
  assign n33518_o = r[139:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33519_o = n33393_o ? n33394_o : n33518_o;
  assign n33520_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33521_o = n33393_o ? n33520_o : n33496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:446:31  */
  assign n33522_o = n33393_o & n33415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:440:7  */
  assign n33524_o = n33207_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:45  */
  assign n33525_o = ~mem_wait_i;
  assign n33526_o = {n32452_o, n33186_o, n32496_o, n32548_o, n32490_o, n32495_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:57  */
  assign n33527_o = n33526_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:60  */
  assign n33528_o = n33527_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:69  */
  assign n33529_o = ~n33528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:51  */
  assign n33530_o = n33525_o & n33529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:81  */
  assign n33531_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:84  */
  assign n33532_o = n33531_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:93  */
  assign n33533_o = ~n33532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:75  */
  assign n33534_o = n33530_o & n33533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n33538_o = n33534_o ? 3'b100 : n32495_o;
  assign n33539_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n33540_o = n33534_o ? 1'b1 : n33539_o;
  assign n33541_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:31  */
  assign n33542_o = n33534_o ? 1'b1 : n33541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:478:7  */
  assign n33544_o = n33207_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:45  */
  assign n33545_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:42  */
  assign n33547_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:54  */
  assign n33550_o = n34232_o[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:65  */
  assign n33551_o = ~n33550_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:74  */
  assign n33552_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:77  */
  assign n33553_o = n33552_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:88  */
  assign n33554_o = n33553_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:96  */
  assign n33555_o = n33554_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:486:101  */
  assign n33557_o = n33555_o + 16'b0000000000000001;
  assign n33558_o = r[134:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:33  */
  assign n33559_o = n33551_o ? n33557_o : n33558_o;
  assign n33560_o = r[140:135];
  assign n33561_o = {n32452_o, n33186_o, n33560_o, n33559_o, n32548_o, n32490_o, n32495_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:38  */
  assign n33562_o = n33561_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:41  */
  assign n33563_o = n33562_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:52  */
  assign n33564_o = n33563_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:64  */
  assign n33566_o = n33564_o == 4'b0000;
  assign n33573_o = n32544_o[9:0];
  assign n33574_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33575_o = n32528_o ? n33573_o : n33574_o;
  assign n33576_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33577_o = n32524_o ? n33575_o : n33576_o;
  assign n33578_o = r[135];
  assign n33579_o = r[139:138];
  assign n33580_o = {n32452_o, n33186_o, 1'b0, n33579_o, 1'b1, 1'b0, n33578_o, n33559_o, 3'b000, 4'b1000, n33577_o, n32490_o, 3'b010, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:40  */
  assign n33581_o = n33580_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:43  */
  assign n33582_o = n33581_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:54  */
  assign n33583_o = n33582_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:65  */
  assign n33585_o = $unsigned(n33583_o) < $unsigned(10'b0000001000);
  assign n33586_o = n32544_o[9:0];
  assign n33587_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33588_o = n32528_o ? n33586_o : n33587_o;
  assign n33589_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33590_o = n32524_o ? n33588_o : n33589_o;
  assign n33591_o = r[135];
  assign n33592_o = r[139:138];
  assign n33593_o = {n32452_o, n33186_o, 1'b0, n33592_o, 1'b1, 1'b0, n33591_o, n33559_o, 3'b000, 4'b1000, n33590_o, n32490_o, 3'b010, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:498:98  */
  assign n33594_o = n33593_o[95:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:497:35  */
  assign n33595_o = n33585_o ? n33594_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:52  */
  assign n33596_o = n32319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:35  */
  assign n33599_o = n33596_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:501:35  */
  assign n33600_o = n33596_o ? 1'b0 : 1'b1;
  assign n33601_o = n32544_o[9:0];
  assign n33602_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33603_o = n32528_o ? n33601_o : n33602_o;
  assign n33604_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33605_o = n32524_o ? n33603_o : n33604_o;
  assign n33606_o = r[135];
  assign n33607_o = r[139:138];
  assign n33608_o = {n32452_o, n33186_o, 1'b0, n33607_o, n33600_o, 1'b0, n33606_o, n33559_o, 3'b000, n33595_o, n33605_o, n32490_o, n33599_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:40  */
  assign n33609_o = n33608_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:43  */
  assign n33610_o = n33609_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:54  */
  assign n33611_o = n33610_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:65  */
  assign n33613_o = n33611_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:48  */
  assign n33617_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:48  */
  assign n33622_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n33626_o = n33613_o ? 3'b000 : n33599_o;
  assign n33627_o = r[135];
  assign n33628_o = {1'b0, n33627_o, n33559_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n33629_o = n33613_o ? 18'b000000000000000000 : n33628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:506:35  */
  assign n33630_o = n33613_o ? n34275_o : n33186_o;
  assign n33631_o = {n33600_o, n33629_o, 3'b000, n33595_o};
  assign n33632_o = {n33630_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33633_o = n33645_o ? n33626_o : n32495_o;
  assign n33634_o = n32544_o[16:10];
  assign n33635_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33636_o = n32528_o ? n33634_o : n33635_o;
  assign n33637_o = n32547_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33638_o = n32524_o ? n33636_o : n33637_o;
  assign n33639_o = r[137:135];
  assign n33640_o = {n33639_o, n33559_o, n33638_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:33  */
  assign n33641_o = n33566_o ? n33631_o : n33640_o;
  assign n33642_o = r[140];
  assign n33643_o = {n33186_o, n33642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:489:33  */
  assign n33644_o = n33566_o ? n33632_o : n33643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33645_o = n33545_o & n33566_o;
  assign n33646_o = n32544_o[16:10];
  assign n33647_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33648_o = n32528_o ? n33646_o : n33647_o;
  assign n33649_o = n32547_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33650_o = n32524_o ? n33648_o : n33649_o;
  assign n33651_o = r[137:119];
  assign n33652_o = {n33651_o, n33650_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33653_o = n33545_o ? n33641_o : n33652_o;
  assign n33654_o = r[140];
  assign n33655_o = {n33186_o, n33654_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:31  */
  assign n33656_o = n33545_o ? n33644_o : n33655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:484:7  */
  assign n33658_o = n33207_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:42  */
  assign n33661_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:42  */
  assign n33666_o = 2'b11 - n32393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:516:7  */
  assign n33671_o = n33207_o == 3'b110;
  assign n33672_o = {n33671_o, n33658_o, n33544_o, n33524_o, n33382_o, n33373_o};
  assign n33673_o = n33371_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33674_o = n32495_o;
      6'b010000: n33674_o = n33633_o;
      6'b001000: n33674_o = n33538_o;
      6'b000100: n33674_o = n33499_o;
      6'b000010: n33674_o = n33378_o;
      6'b000001: n33674_o = n33673_o;
      default: n33674_o = n32495_o;
    endcase
  assign n33675_o = n33371_o[22:3];
  assign n33676_o = n32544_o[9:0];
  assign n33677_o = n32545_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33678_o = n32528_o ? n33676_o : n33677_o;
  assign n33679_o = n32547_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33680_o = n32524_o ? n33678_o : n33679_o;
  assign n33681_o = {n33680_o, n32490_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33682_o = n33681_o;
      6'b010000: n33682_o = n33681_o;
      6'b001000: n33682_o = n33681_o;
      6'b000100: n33682_o = n33507_o;
      6'b000010: n33682_o = n33681_o;
      6'b000001: n33682_o = n33675_o;
      default: n33682_o = n33681_o;
    endcase
  assign n33683_o = n33371_o[29:23];
  assign n33684_o = n33653_o[6:0];
  assign n33685_o = n32544_o[16:10];
  assign n33686_o = n32545_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:285:7  */
  assign n33687_o = n32528_o ? n33685_o : n33686_o;
  assign n33688_o = n32547_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:284:5  */
  assign n33689_o = n32524_o ? n33687_o : n33688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33690_o = n33689_o;
      6'b010000: n33690_o = n33684_o;
      6'b001000: n33690_o = n33689_o;
      6'b000100: n33690_o = n33509_o;
      6'b000010: n33690_o = n33689_o;
      6'b000001: n33690_o = n33683_o;
      default: n33690_o = n33689_o;
    endcase
  assign n33691_o = n33371_o[46:30];
  assign n33692_o = n33653_o[23:7];
  assign n33693_o = r[135:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33694_o = n33693_o;
      6'b010000: n33694_o = n33692_o;
      6'b001000: n33694_o = n33693_o;
      6'b000100: n33694_o = n33512_o;
      6'b000010: n33694_o = n33693_o;
      6'b000001: n33694_o = n33691_o;
      default: n33694_o = n33693_o;
    endcase
  assign n33695_o = n33371_o[47];
  assign n33696_o = n33653_o[24];
  assign n33697_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33698_o = n33697_o;
      6'b010000: n33698_o = n33696_o;
      6'b001000: n33698_o = n33540_o;
      6'b000100: n33698_o = n33515_o;
      6'b000010: n33698_o = n33697_o;
      6'b000001: n33698_o = n33695_o;
      default: n33698_o = n33697_o;
    endcase
  assign n33699_o = n33371_o[48];
  assign n33700_o = n33653_o[25];
  assign n33701_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33702_o = 1'b0;
      6'b010000: n33702_o = n33700_o;
      6'b001000: n33702_o = n33701_o;
      6'b000100: n33702_o = n33517_o;
      6'b000010: n33702_o = n33380_o;
      6'b000001: n33702_o = n33699_o;
      default: n33702_o = n33701_o;
    endcase
  assign n33703_o = n33371_o[50:49];
  assign n33704_o = r[139:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33705_o = n33704_o;
      6'b010000: n33705_o = n33704_o;
      6'b001000: n33705_o = n33704_o;
      6'b000100: n33705_o = n33519_o;
      6'b000010: n33705_o = n33704_o;
      6'b000001: n33705_o = n33703_o;
      default: n33705_o = n33704_o;
    endcase
  assign n33706_o = n33656_o[0];
  assign n33707_o = r[140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33708_o = n33707_o;
      6'b010000: n33708_o = n33706_o;
      6'b001000: n33708_o = n33542_o;
      6'b000100: n33708_o = n33521_o;
      6'b000010: n33708_o = n33707_o;
      6'b000001: n33708_o = n33707_o;
      default: n33708_o = n33707_o;
    endcase
  assign n33709_o = n33656_o[1212:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:421:5  */
  always @*
    case (n33672_o)
      6'b100000: n33710_o = n34318_o;
      6'b010000: n33710_o = n33709_o;
      6'b001000: n33710_o = n33186_o;
      6'b000100: n33710_o = n33430_o;
      6'b000010: n33710_o = n33186_o;
      6'b000001: n33710_o = n33186_o;
      default: n33710_o = n33186_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:42  */
  assign n33721_o = 2'b11 - n32393_o;
  assign n33723_o = {n32452_o, n33710_o, n33708_o, n33705_o, n33702_o, n33698_o, n33694_o, n33690_o, n33682_o, n33674_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:79  */
  assign n33724_o = n33723_o[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:82  */
  assign n33725_o = n33724_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:93  */
  assign n33726_o = n33725_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:66  */
  assign n33729_o = 3'b111 - n33726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n33732_o = {n32452_o, n33710_o, n33708_o, n33705_o, n33702_o, n33698_o, n33694_o, n33690_o, n33682_o, n33674_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:42  */
  assign n33735_o = 2'b11 - n32391_o;
  assign n33737_o = {n34373_o, n33710_o, n33708_o, n33705_o, n33702_o, n33698_o, n33694_o, n33690_o, n33682_o, n33674_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:79  */
  assign n33738_o = n33737_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:82  */
  assign n33739_o = n33738_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:93  */
  assign n33740_o = n33739_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:66  */
  assign n33743_o = 3'b111 - n33740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n33746_o = {n34373_o, n33710_o, n33708_o, n33705_o, n33702_o, n33698_o, n33694_o, n33690_o, n33682_o, n33674_o, n32443_o, n33184_o, n33182_o, n33179_o, n33198_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  assign n33748_o = {n34373_o, n33710_o, n33708_o, n33705_o, n33702_o, n33698_o, n33694_o, n33690_o, n33682_o, n33674_o, n32443_o, n33184_o, n33182_o, n33179_o, n34428_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:10  */
  assign n33749_o = n33748_o[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:13  */
  assign n33750_o = n33749_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:24  */
  assign n33751_o = n33750_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:71  */
  assign n33753_o = 2'b11 - n32391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:83  */
  assign n33756_o = n34434_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:49  */
  assign n33757_o = {16'b0, n33756_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:534:5  */
  assign n33758_o = n33751_o ? n33757_o : n34428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:10  */
  assign n33759_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:13  */
  assign n33760_o = n33759_o[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:20  */
  assign n33761_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:23  */
  assign n33762_o = n33761_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:542:34  */
  assign n33763_o = n33762_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:20  */
  assign n33764_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:23  */
  assign n33765_o = n33764_o[47:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:544:34  */
  assign n33766_o = n33765_o[44:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:541:5  */
  assign n33767_o = n33760_o ? n33763_o : n33766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33768_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33769_o = n33768_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33770_o = r[1049:747];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33771_o = n33770_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33772_o = r[746:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33773_o = n33772_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:30  */
  assign n33774_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:551:34  */
  assign n33775_o = n33774_o[302];
  assign n33776_o = {n33769_o, n33771_o, n33773_o, n33775_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:565:25  */
  assign n33777_o = r[88:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:565:28  */
  assign n33778_o = n33777_o[86:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:566:25  */
  assign n33779_o = r[140:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:566:28  */
  assign n33780_o = n33779_o[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:56  */
  assign n33781_o = n33767_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:77  */
  assign n33782_o = n33767_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:96  */
  assign n33783_o = n33767_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:568:109  */
  assign n33784_o = r[1384:1353];
  assign n33785_o = {n33784_o, n33783_o, n33782_o, n33781_o};
  assign n33786_o = {n34373_o, n33710_o, n33708_o, n33705_o, n33702_o, n33698_o, n33694_o, n33690_o, n33682_o, n33674_o, n32443_o, n33184_o, n33182_o, n33179_o, n33758_o, n33176_o, n33174_o, n33172_o, n33169_o, n33166_o, n33160_o, n33155_o, n33150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:578:18  */
  assign n33791_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:582:9  */
  assign n33794_o = init_i ? 1385'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:580:5  */
  assign n33800_o = en_i ? n33794_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:580:5  */
  always @(posedge clk_i or posedge n33791_o)
    if (n33791_o)
      n33801_q <= 1385'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n33801_q <= n33800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:43  */
  assign n33802_o = {n32403_o, n32410_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33803_o = n33802_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33804_o = ~n33803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33805_o = n33802_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33806_o = ~n33805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33807_o = n33804_o & n33806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33808_o = n33804_o & n33805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33809_o = n33803_o & n33806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33810_o = n33803_o & n33805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33811_o = n33802_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33812_o = ~n33811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33813_o = n33807_o & n33812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33814_o = n33807_o & n33811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33815_o = n33808_o & n33812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33816_o = n33808_o & n33811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33817_o = n33809_o & n33812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33818_o = n33809_o & n33811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33819_o = n33810_o & n33812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33820_o = n33810_o & n33811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33821_o = n33802_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33822_o = ~n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33823_o = n33813_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33824_o = n33813_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33825_o = n33814_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33826_o = n33814_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33827_o = n33815_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33828_o = n33815_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33829_o = n33816_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33830_o = n33816_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33831_o = n33817_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33832_o = n33817_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33833_o = n33818_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33834_o = n33818_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33835_o = n33819_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33836_o = n33819_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33837_o = n33820_o & n33822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33838_o = n33820_o & n33821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33839_o = n33802_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33840_o = ~n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33841_o = n33823_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33842_o = n33823_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33843_o = n33824_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33844_o = n33824_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33845_o = n33825_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33846_o = n33825_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33847_o = n33826_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33848_o = n33826_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33849_o = n33827_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33850_o = n33827_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33851_o = n33828_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33852_o = n33828_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33853_o = n33829_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33854_o = n33829_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33855_o = n33830_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33856_o = n33830_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33857_o = n33831_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33858_o = n33831_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33859_o = n33832_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33860_o = n33832_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33861_o = n33833_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33862_o = n33833_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33863_o = n33834_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33864_o = n33834_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33865_o = n33835_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33866_o = n33835_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33867_o = n33836_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33868_o = n33836_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33869_o = n33837_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33870_o = n33837_o & n33839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33871_o = n33838_o & n33840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33872_o = n33838_o & n33839_o;
  assign n33873_o = n32414_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33874_o = n33841_o ? n32413_o : n33873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:419:24  */
  assign n33875_o = n32414_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33876_o = n33842_o ? n32413_o : n33875_o;
  assign n33877_o = n32414_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33878_o = n33843_o ? n32413_o : n33877_o;
  assign n33879_o = n32414_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33880_o = n33844_o ? n32413_o : n33879_o;
  assign n33881_o = n32414_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33882_o = n33845_o ? n32413_o : n33881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:275:5  */
  assign n33883_o = n32414_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33884_o = n33846_o ? n32413_o : n33883_o;
  assign n33885_o = n32414_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33886_o = n33847_o ? n32413_o : n33885_o;
  assign n33887_o = n32414_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33888_o = n33848_o ? n32413_o : n33887_o;
  assign n33889_o = n32414_o[302:256];
  assign n33890_o = n32414_o[334:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33891_o = n33849_o ? n32413_o : n33890_o;
  assign n33892_o = n32414_o[366:335];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33893_o = n33850_o ? n32413_o : n33892_o;
  assign n33894_o = n32414_o[398:367];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33895_o = n33851_o ? n32413_o : n33894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:153:14  */
  assign n33896_o = n32414_o[430:399];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33897_o = n33852_o ? n32413_o : n33896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:152:12  */
  assign n33898_o = n32414_o[462:431];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33899_o = n33853_o ? n32413_o : n33898_o;
  assign n33900_o = n32414_o[494:463];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33901_o = n33854_o ? n32413_o : n33900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33902_o = n32414_o[526:495];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33903_o = n33855_o ? n32413_o : n33902_o;
  assign n33904_o = n32414_o[558:527];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33905_o = n33856_o ? n32413_o : n33904_o;
  assign n33906_o = n32414_o[605:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33907_o = n32414_o[637:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33908_o = n33857_o ? n32413_o : n33907_o;
  assign n33909_o = n32414_o[669:638];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33910_o = n33858_o ? n32413_o : n33909_o;
  assign n33911_o = n32414_o[701:670];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33912_o = n33859_o ? n32413_o : n33911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33913_o = n32414_o[733:702];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33914_o = n33860_o ? n32413_o : n33913_o;
  assign n33915_o = n32414_o[765:734];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33916_o = n33861_o ? n32413_o : n33915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33917_o = n32414_o[797:766];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33918_o = n33862_o ? n32413_o : n33917_o;
  assign n33919_o = n32414_o[829:798];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33920_o = n33863_o ? n32413_o : n33919_o;
  assign n33921_o = n32414_o[861:830];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33922_o = n33864_o ? n32413_o : n33921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33923_o = n32414_o[908:862];
  assign n33924_o = n32414_o[940:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33925_o = n33865_o ? n32413_o : n33924_o;
  assign n33926_o = n32414_o[972:941];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33927_o = n33866_o ? n32413_o : n33926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33928_o = n32414_o[1004:973];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33929_o = n33867_o ? n32413_o : n33928_o;
  assign n33930_o = n32414_o[1036:1005];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33931_o = n33868_o ? n32413_o : n33930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:264:5  */
  assign n33932_o = n32414_o[1068:1037];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33933_o = n33869_o ? n32413_o : n33932_o;
  assign n33934_o = n32414_o[1100:1069];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33935_o = n33870_o ? n32413_o : n33934_o;
  assign n33936_o = n32414_o[1132:1101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33937_o = n33871_o ? n32413_o : n33936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:250:5  */
  assign n33938_o = n32414_o[1164:1133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:253:9  */
  assign n33939_o = n33872_o ? n32413_o : n33938_o;
  assign n33940_o = n32414_o[1211:1165];
  assign n33941_o = {n33940_o, n33939_o, n33937_o, n33935_o, n33933_o, n33931_o, n33929_o, n33927_o, n33925_o, n33923_o, n33922_o, n33920_o, n33918_o, n33916_o, n33914_o, n33912_o, n33910_o, n33908_o, n33906_o, n33905_o, n33903_o, n33901_o, n33899_o, n33897_o, n33895_o, n33893_o, n33891_o, n33889_o, n33888_o, n33886_o, n33884_o, n33882_o, n33880_o, n33878_o, n33876_o, n33874_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:41  */
  assign n33942_o = {n32461_o, n32468_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33943_o = n33942_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33944_o = ~n33943_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33945_o = n33942_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33946_o = ~n33945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33947_o = n33944_o & n33946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33948_o = n33944_o & n33945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33949_o = n33943_o & n33946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33950_o = n33943_o & n33945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33951_o = n33942_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33952_o = ~n33951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33953_o = n33947_o & n33952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33954_o = n33947_o & n33951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33955_o = n33948_o & n33952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33956_o = n33948_o & n33951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33957_o = n33949_o & n33952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33958_o = n33949_o & n33951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33959_o = n33950_o & n33952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33960_o = n33950_o & n33951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33961_o = n33942_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33962_o = ~n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33963_o = n33953_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33964_o = n33953_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33965_o = n33954_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33966_o = n33954_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33967_o = n33955_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33968_o = n33955_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33969_o = n33956_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33970_o = n33956_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33971_o = n33957_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33972_o = n33957_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33973_o = n33958_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33974_o = n33958_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33975_o = n33959_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33976_o = n33959_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33977_o = n33960_o & n33962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33978_o = n33960_o & n33961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33979_o = n33942_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33980_o = ~n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33981_o = n33963_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33982_o = n33963_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33983_o = n33964_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33984_o = n33964_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33985_o = n33965_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33986_o = n33965_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33987_o = n33966_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33988_o = n33966_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33989_o = n33967_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33990_o = n33967_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33991_o = n33968_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33992_o = n33968_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33993_o = n33969_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33994_o = n33969_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33995_o = n33970_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33996_o = n33970_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33997_o = n33971_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33998_o = n33971_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n33999_o = n33972_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34000_o = n33972_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34001_o = n33973_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34002_o = n33973_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34003_o = n33974_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34004_o = n33974_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34005_o = n33975_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34006_o = n33975_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34007_o = n33976_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34008_o = n33976_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34009_o = n33977_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34010_o = n33977_o & n33979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34011_o = n33978_o & n33980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34012_o = n33978_o & n33979_o;
  assign n34013_o = n32437_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34014_o = n33981_o ? n32471_o : n34013_o;
  assign n34015_o = n32437_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34016_o = n33982_o ? n32471_o : n34015_o;
  assign n34017_o = n32437_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34018_o = n33983_o ? n32471_o : n34017_o;
  assign n34019_o = n32437_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34020_o = n33984_o ? n32471_o : n34019_o;
  assign n34021_o = n32437_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34022_o = n33985_o ? n32471_o : n34021_o;
  assign n34023_o = n32437_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34024_o = n33986_o ? n32471_o : n34023_o;
  assign n34025_o = n32437_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34026_o = n33987_o ? n32471_o : n34025_o;
  assign n34027_o = n32437_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34028_o = n33988_o ? n32471_o : n34027_o;
  assign n34029_o = n32437_o[302:256];
  assign n34030_o = n32437_o[334:303];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34031_o = n33989_o ? n32471_o : n34030_o;
  assign n34032_o = n32437_o[366:335];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34033_o = n33990_o ? n32471_o : n34032_o;
  assign n34034_o = n32437_o[398:367];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34035_o = n33991_o ? n32471_o : n34034_o;
  assign n34036_o = n32437_o[430:399];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34037_o = n33992_o ? n32471_o : n34036_o;
  assign n34038_o = n32437_o[462:431];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34039_o = n33993_o ? n32471_o : n34038_o;
  assign n34040_o = n32437_o[494:463];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34041_o = n33994_o ? n32471_o : n34040_o;
  assign n34042_o = n32437_o[526:495];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34043_o = n33995_o ? n32471_o : n34042_o;
  assign n34044_o = n32437_o[558:527];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34045_o = n33996_o ? n32471_o : n34044_o;
  assign n34046_o = n32437_o[605:559];
  assign n34047_o = n32437_o[637:606];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34048_o = n33997_o ? n32471_o : n34047_o;
  assign n34049_o = n32437_o[669:638];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34050_o = n33998_o ? n32471_o : n34049_o;
  assign n34051_o = n32437_o[701:670];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34052_o = n33999_o ? n32471_o : n34051_o;
  assign n34053_o = n32437_o[733:702];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34054_o = n34000_o ? n32471_o : n34053_o;
  assign n34055_o = n32437_o[765:734];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34056_o = n34001_o ? n32471_o : n34055_o;
  assign n34057_o = n32437_o[797:766];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34058_o = n34002_o ? n32471_o : n34057_o;
  assign n34059_o = n32437_o[829:798];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34060_o = n34003_o ? n32471_o : n34059_o;
  assign n34061_o = n32437_o[861:830];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34062_o = n34004_o ? n32471_o : n34061_o;
  assign n34063_o = n32437_o[908:862];
  assign n34064_o = n32437_o[940:909];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34065_o = n34005_o ? n32471_o : n34064_o;
  assign n34066_o = n32437_o[972:941];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34067_o = n34006_o ? n32471_o : n34066_o;
  assign n34068_o = n32437_o[1004:973];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34069_o = n34007_o ? n32471_o : n34068_o;
  assign n34070_o = n32437_o[1036:1005];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34071_o = n34008_o ? n32471_o : n34070_o;
  assign n34072_o = n32437_o[1068:1037];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34073_o = n34009_o ? n32471_o : n34072_o;
  assign n34074_o = n32437_o[1100:1069];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34075_o = n34010_o ? n32471_o : n34074_o;
  assign n34076_o = n32437_o[1132:1101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34077_o = n34011_o ? n32471_o : n34076_o;
  assign n34078_o = n32437_o[1164:1133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34079_o = n34012_o ? n32471_o : n34078_o;
  assign n34080_o = n32437_o[1211:1165];
  assign n34081_o = {n34080_o, n34079_o, n34077_o, n34075_o, n34073_o, n34071_o, n34069_o, n34067_o, n34065_o, n34063_o, n34062_o, n34060_o, n34058_o, n34056_o, n34054_o, n34052_o, n34050_o, n34048_o, n34046_o, n34045_o, n34043_o, n34041_o, n34039_o, n34037_o, n34035_o, n34033_o, n34031_o, n34029_o, n34028_o, n34026_o, n34024_o, n34022_o, n34020_o, n34018_o, n34016_o, n34014_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:42  */
  assign n34082_o = n32904_o[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:18  */
  assign n34083_o = n32904_o[746:444];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:265:7  */
  assign n34084_o = n32904_o[1049:747];
  assign n34085_o = n32904_o[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n34086_o = n32902_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  always @*
    case (n34086_o)
      2'b00: n34087_o = n34082_o;
      2'b01: n34087_o = n34083_o;
      2'b10: n34087_o = n34084_o;
      2'b11: n34087_o = n34085_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:78  */
  assign n34088_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:325:77  */
  assign n34089_o = cfg_i[97:49];
  assign n34090_o = cfg_i[146:98];
  assign n34091_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n34092_o = n32953_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  always @*
    case (n34092_o)
      2'b00: n34093_o = n34088_o;
      2'b01: n34093_o = n34089_o;
      2'b10: n34093_o = n34090_o;
      2'b11: n34093_o = n34091_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:42  */
  assign n34094_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:349:41  */
  assign n34095_o = cfg_i[97:49];
  assign n34096_o = cfg_i[146:98];
  assign n34097_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  assign n34098_o = n32994_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:363:72  */
  always @*
    case (n34098_o)
      2'b00: n34099_o = n34094_o;
      2'b01: n34099_o = n34095_o;
      2'b10: n34099_o = n34096_o;
      2'b11: n34099_o = n34097_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34100_o = n33080_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34101_o = ~n34100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34102_o = n33080_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34103_o = ~n34102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34104_o = n34101_o & n34103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34105_o = n34101_o & n34102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34106_o = n34100_o & n34103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34107_o = n34100_o & n34102_o;
  assign n34108_o = n33082_o[300:0];
  assign n34109_o = n33082_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34110_o = n34104_o ? 1'b0 : n34109_o;
  assign n34111_o = n33082_o[603:302];
  assign n34112_o = n33082_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34113_o = n34105_o ? 1'b0 : n34112_o;
  assign n34114_o = n33082_o[906:605];
  assign n34115_o = n33082_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34116_o = n34106_o ? 1'b0 : n34115_o;
  assign n34117_o = n33082_o[1209:908];
  assign n34118_o = n33082_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:396:33  */
  assign n34119_o = n34107_o ? 1'b0 : n34118_o;
  assign n34120_o = n33082_o[1211];
  assign n34121_o = {n34120_o, n34119_o, n34117_o, n34116_o, n34114_o, n34113_o, n34111_o, n34110_o, n34108_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34122_o = n33098_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34123_o = ~n34122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34124_o = n33098_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34125_o = ~n34124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34126_o = n34123_o & n34125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34127_o = n34123_o & n34124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34128_o = n34122_o & n34125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34129_o = n34122_o & n34124_o;
  assign n34130_o = n33086_o[255:0];
  assign n34131_o = n33086_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34132_o = n34126_o ? n33108_o : n34131_o;
  assign n34133_o = n33086_o[558:301];
  assign n34134_o = n33086_o[603:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34135_o = n34127_o ? n33108_o : n34134_o;
  assign n34136_o = n33086_o[861:604];
  assign n34137_o = n33086_o[906:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34138_o = n34128_o ? n33108_o : n34137_o;
  assign n34139_o = n33086_o[1164:907];
  assign n34140_o = n33086_o[1209:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:401:33  */
  assign n34141_o = n34129_o ? n33108_o : n34140_o;
  assign n34142_o = n33086_o[1211:1210];
  assign n34143_o = {n34142_o, n34141_o, n34139_o, n34138_o, n34136_o, n34135_o, n34133_o, n34132_o, n34130_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34144_o = n33125_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34145_o = ~n34144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34146_o = n33125_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34147_o = ~n34146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34148_o = n34145_o & n34147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34149_o = n34145_o & n34146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34150_o = n34144_o & n34147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34151_o = n34144_o & n34146_o;
  assign n34152_o = n34143_o[301:0];
  assign n34153_o = n34143_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34154_o = n34148_o ? 1'b0 : n34153_o;
  assign n34155_o = n34143_o[604:303];
  assign n34156_o = n34143_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34157_o = n34149_o ? 1'b0 : n34156_o;
  assign n34158_o = n34143_o[907:606];
  assign n34159_o = n34143_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34160_o = n34150_o ? 1'b0 : n34159_o;
  assign n34161_o = n34143_o[1210:909];
  assign n34162_o = n34143_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:407:35  */
  assign n34163_o = n34151_o ? 1'b0 : n34162_o;
  assign n34164_o = {n34163_o, n34161_o, n34160_o, n34158_o, n34157_o, n34155_o, n34154_o, n34152_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34165_o = n33130_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34166_o = ~n34165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34167_o = n33130_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34168_o = ~n34167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34169_o = n34166_o & n34168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34170_o = n34166_o & n34167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34171_o = n34165_o & n34168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34172_o = n34165_o & n34167_o;
  assign n34173_o = n34164_o[300:0];
  assign n34174_o = n34164_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34175_o = n34169_o ? 1'b0 : n34174_o;
  assign n34176_o = n34164_o[603:302];
  assign n34177_o = n34164_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34178_o = n34170_o ? 1'b0 : n34177_o;
  assign n34179_o = n34164_o[906:605];
  assign n34180_o = n34164_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34181_o = n34171_o ? 1'b0 : n34180_o;
  assign n34182_o = n34164_o[1209:908];
  assign n34183_o = n34164_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34184_o = n34172_o ? 1'b0 : n34183_o;
  assign n34185_o = n34164_o[1211];
  assign n34186_o = {n34185_o, n34184_o, n34182_o, n34181_o, n34179_o, n34178_o, n34176_o, n34175_o, n34173_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:46  */
  assign n34187_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:408:35  */
  assign n34188_o = r[746:444];
  assign n34189_o = r[1049:747];
  assign n34190_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n34191_o = n33357_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  always @*
    case (n34191_o)
      2'b00: n34192_o = n34187_o;
      2'b01: n34192_o = n34188_o;
      2'b10: n34192_o = n34189_o;
      2'b11: n34192_o = n34190_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:77  */
  assign n34193_o = n33400_o[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:424:76  */
  assign n34194_o = n33400_o[746:444];
  assign n34195_o = n33400_o[1049:747];
  assign n34196_o = n33400_o[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  assign n34197_o = n33396_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:449:46  */
  always @*
    case (n34197_o)
      2'b00: n34198_o = n34193_o;
      2'b01: n34198_o = n34194_o;
      2'b10: n34198_o = n34195_o;
      2'b11: n34198_o = n34196_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34199_o = n33417_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34200_o = ~n34199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34201_o = n33417_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34202_o = ~n34201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34203_o = n34200_o & n34202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34204_o = n34200_o & n34201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34205_o = n34199_o & n34202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34206_o = n34199_o & n34201_o;
  assign n34207_o = n33186_o[255:0];
  assign n34208_o = n33186_o[300:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34209_o = n34203_o ? n33420_o : n34208_o;
  assign n34210_o = n33186_o[558:301];
  assign n34211_o = n33186_o[603:559];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34212_o = n34204_o ? n33420_o : n34211_o;
  assign n34213_o = n33186_o[861:604];
  assign n34214_o = n33186_o[906:862];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34215_o = n34205_o ? n33420_o : n34214_o;
  assign n34216_o = n33186_o[1164:907];
  assign n34217_o = n33186_o[1209:1165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34218_o = n34206_o ? n33420_o : n34217_o;
  assign n34219_o = n33186_o[1211:1210];
  assign n34220_o = {n34219_o, n34218_o, n34216_o, n34215_o, n34213_o, n34212_o, n34210_o, n34209_o, n34207_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:46  */
  assign n34221_o = r[443:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:454:35  */
  assign n34222_o = r[746:444];
  assign n34223_o = r[1049:747];
  assign n34224_o = r[1352:1050];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  assign n34225_o = n33423_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  always @*
    case (n34225_o)
      2'b00: n34226_o = n34221_o;
      2'b01: n34226_o = n34222_o;
      2'b10: n34226_o = n34223_o;
      2'b11: n34226_o = n34224_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:83  */
  assign n34227_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:455:82  */
  assign n34228_o = cfg_i[97:49];
  assign n34229_o = cfg_i[146:98];
  assign n34230_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  assign n34231_o = n33547_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:485:41  */
  always @*
    case (n34231_o)
      2'b00: n34232_o = n34227_o;
      2'b01: n34232_o = n34228_o;
      2'b10: n34232_o = n34229_o;
      2'b11: n34232_o = n34230_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34233_o = n33617_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34234_o = ~n34233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34235_o = n33617_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34236_o = ~n34235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34237_o = n34234_o & n34236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34238_o = n34234_o & n34235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34239_o = n34233_o & n34236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34240_o = n34233_o & n34235_o;
  assign n34241_o = n33186_o[301:0];
  assign n34242_o = n33186_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34243_o = n34237_o ? 1'b0 : n34242_o;
  assign n34244_o = n33186_o[604:303];
  assign n34245_o = n33186_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34246_o = n34238_o ? 1'b0 : n34245_o;
  assign n34247_o = n33186_o[907:606];
  assign n34248_o = n33186_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34249_o = n34239_o ? 1'b0 : n34248_o;
  assign n34250_o = n33186_o[1210:909];
  assign n34251_o = n33186_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:510:37  */
  assign n34252_o = n34240_o ? 1'b0 : n34251_o;
  assign n34253_o = {n34252_o, n34250_o, n34249_o, n34247_o, n34246_o, n34244_o, n34243_o, n34241_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34254_o = n33622_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34255_o = ~n34254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34256_o = n33622_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34257_o = ~n34256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34258_o = n34255_o & n34257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34259_o = n34255_o & n34256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34260_o = n34254_o & n34257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34261_o = n34254_o & n34256_o;
  assign n34262_o = n34253_o[300:0];
  assign n34263_o = n34253_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34264_o = n34258_o ? 1'b0 : n34263_o;
  assign n34265_o = n34253_o[603:302];
  assign n34266_o = n34253_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34267_o = n34259_o ? 1'b0 : n34266_o;
  assign n34268_o = n34253_o[906:605];
  assign n34269_o = n34253_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34270_o = n34260_o ? 1'b0 : n34269_o;
  assign n34271_o = n34253_o[1209:908];
  assign n34272_o = n34253_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:511:37  */
  assign n34273_o = n34261_o ? 1'b0 : n34272_o;
  assign n34274_o = n34253_o[1211];
  assign n34275_o = {n34274_o, n34273_o, n34271_o, n34270_o, n34268_o, n34267_o, n34265_o, n34264_o, n34262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34276_o = n33661_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34277_o = ~n34276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34278_o = n33661_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34279_o = ~n34278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34280_o = n34277_o & n34279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34281_o = n34277_o & n34278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34282_o = n34276_o & n34279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34283_o = n34276_o & n34278_o;
  assign n34284_o = n33186_o[301:0];
  assign n34285_o = n33186_o[302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34286_o = n34280_o ? 1'b0 : n34285_o;
  assign n34287_o = n33186_o[604:303];
  assign n34288_o = n33186_o[605];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34289_o = n34281_o ? 1'b0 : n34288_o;
  assign n34290_o = n33186_o[907:606];
  assign n34291_o = n33186_o[908];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34292_o = n34282_o ? 1'b0 : n34291_o;
  assign n34293_o = n33186_o[1210:909];
  assign n34294_o = n33186_o[1211];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:519:31  */
  assign n34295_o = n34283_o ? 1'b0 : n34294_o;
  assign n34296_o = {n34295_o, n34293_o, n34292_o, n34290_o, n34289_o, n34287_o, n34286_o, n34284_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34297_o = n33666_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34298_o = ~n34297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34299_o = n33666_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34300_o = ~n34299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34301_o = n34298_o & n34300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34302_o = n34298_o & n34299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34303_o = n34297_o & n34300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34304_o = n34297_o & n34299_o;
  assign n34305_o = n34296_o[300:0];
  assign n34306_o = n34296_o[301];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34307_o = n34301_o ? 1'b0 : n34306_o;
  assign n34308_o = n34296_o[603:302];
  assign n34309_o = n34296_o[604];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34310_o = n34302_o ? 1'b0 : n34309_o;
  assign n34311_o = n34296_o[906:605];
  assign n34312_o = n34296_o[907];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34313_o = n34303_o ? 1'b0 : n34312_o;
  assign n34314_o = n34296_o[1209:908];
  assign n34315_o = n34296_o[1210];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34316_o = n34304_o ? 1'b0 : n34315_o;
  assign n34317_o = n34296_o[1211];
  assign n34318_o = {n34317_o, n34316_o, n34314_o, n34313_o, n34311_o, n34310_o, n34308_o, n34307_o, n34305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:42  */
  assign n34319_o = n33732_o[172:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:520:31  */
  assign n34320_o = n33732_o[204:173];
  assign n34321_o = n33732_o[236:205];
  assign n34322_o = n33732_o[268:237];
  assign n34323_o = n33732_o[300:269];
  assign n34324_o = n33732_o[332:301];
  assign n34325_o = n33732_o[364:333];
  assign n34326_o = n33732_o[396:365];
  assign n34327_o = n33732_o[475:444];
  assign n34328_o = n33732_o[507:476];
  assign n34329_o = n33732_o[539:508];
  assign n34330_o = n33732_o[571:540];
  assign n34331_o = n33732_o[603:572];
  assign n34332_o = n33732_o[635:604];
  assign n34333_o = n33732_o[667:636];
  assign n34334_o = n33732_o[699:668];
  assign n34335_o = n33732_o[778:747];
  assign n34336_o = n33732_o[810:779];
  assign n34337_o = n33732_o[842:811];
  assign n34338_o = n33732_o[874:843];
  assign n34339_o = n33732_o[906:875];
  assign n34340_o = n33732_o[938:907];
  assign n34341_o = n33732_o[970:939];
  assign n34342_o = n33732_o[1002:971];
  assign n34343_o = n33732_o[1081:1050];
  assign n34344_o = n33732_o[1113:1082];
  assign n34345_o = n33732_o[1145:1114];
  assign n34346_o = n33732_o[1177:1146];
  assign n34347_o = n33732_o[1209:1178];
  assign n34348_o = n33732_o[1241:1210];
  assign n34349_o = n33732_o[1273:1242];
  assign n34350_o = n33732_o[1305:1274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34351_o = {n33721_o, n33729_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34352_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34352_o)
      2'b00: n34353_o = n34319_o;
      2'b01: n34353_o = n34320_o;
      2'b10: n34353_o = n34321_o;
      2'b11: n34353_o = n34322_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34354_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34354_o)
      2'b00: n34355_o = n34323_o;
      2'b01: n34355_o = n34324_o;
      2'b10: n34355_o = n34325_o;
      2'b11: n34355_o = n34326_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34356_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34356_o)
      2'b00: n34357_o = n34327_o;
      2'b01: n34357_o = n34328_o;
      2'b10: n34357_o = n34329_o;
      2'b11: n34357_o = n34330_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34358_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34358_o)
      2'b00: n34359_o = n34331_o;
      2'b01: n34359_o = n34332_o;
      2'b10: n34359_o = n34333_o;
      2'b11: n34359_o = n34334_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34360_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34360_o)
      2'b00: n34361_o = n34335_o;
      2'b01: n34361_o = n34336_o;
      2'b10: n34361_o = n34337_o;
      2'b11: n34361_o = n34338_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34362_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34362_o)
      2'b00: n34363_o = n34339_o;
      2'b01: n34363_o = n34340_o;
      2'b10: n34363_o = n34341_o;
      2'b11: n34363_o = n34342_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34364_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34364_o)
      2'b00: n34365_o = n34343_o;
      2'b01: n34365_o = n34344_o;
      2'b10: n34365_o = n34345_o;
      2'b11: n34365_o = n34346_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34366_o = n34351_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34366_o)
      2'b00: n34367_o = n34347_o;
      2'b01: n34367_o = n34348_o;
      2'b10: n34367_o = n34349_o;
      2'b11: n34367_o = n34350_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34368_o = n34351_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34368_o)
      2'b00: n34369_o = n34353_o;
      2'b01: n34369_o = n34355_o;
      2'b10: n34369_o = n34357_o;
      2'b11: n34369_o = n34359_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34370_o = n34351_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  always @*
    case (n34370_o)
      2'b00: n34371_o = n34361_o;
      2'b01: n34371_o = n34363_o;
      2'b10: n34371_o = n34365_o;
      2'b11: n34371_o = n34367_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34372_o = n34351_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34373_o = n34372_o ? n34371_o : n34369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:66  */
  assign n34374_o = n33746_o[172:141];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:42  */
  assign n34375_o = n33746_o[204:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:528:65  */
  assign n34376_o = n33746_o[236:205];
  assign n34377_o = n33746_o[268:237];
  assign n34378_o = n33746_o[300:269];
  assign n34379_o = n33746_o[332:301];
  assign n34380_o = n33746_o[364:333];
  assign n34381_o = n33746_o[396:365];
  assign n34382_o = n33746_o[475:444];
  assign n34383_o = n33746_o[507:476];
  assign n34384_o = n33746_o[539:508];
  assign n34385_o = n33746_o[571:540];
  assign n34386_o = n33746_o[603:572];
  assign n34387_o = n33746_o[635:604];
  assign n34388_o = n33746_o[667:636];
  assign n34389_o = n33746_o[699:668];
  assign n34390_o = n33746_o[778:747];
  assign n34391_o = n33746_o[810:779];
  assign n34392_o = n33746_o[842:811];
  assign n34393_o = n33746_o[874:843];
  assign n34394_o = n33746_o[906:875];
  assign n34395_o = n33746_o[938:907];
  assign n34396_o = n33746_o[970:939];
  assign n34397_o = n33746_o[1002:971];
  assign n34398_o = n33746_o[1081:1050];
  assign n34399_o = n33746_o[1113:1082];
  assign n34400_o = n33746_o[1145:1114];
  assign n34401_o = n33746_o[1177:1146];
  assign n34402_o = n33746_o[1209:1178];
  assign n34403_o = n33746_o[1241:1210];
  assign n34404_o = n33746_o[1273:1242];
  assign n34405_o = n33746_o[1305:1274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34406_o = {n33735_o, n33743_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34407_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34407_o)
      2'b00: n34408_o = n34374_o;
      2'b01: n34408_o = n34375_o;
      2'b10: n34408_o = n34376_o;
      2'b11: n34408_o = n34377_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34409_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34409_o)
      2'b00: n34410_o = n34378_o;
      2'b01: n34410_o = n34379_o;
      2'b10: n34410_o = n34380_o;
      2'b11: n34410_o = n34381_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34411_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34411_o)
      2'b00: n34412_o = n34382_o;
      2'b01: n34412_o = n34383_o;
      2'b10: n34412_o = n34384_o;
      2'b11: n34412_o = n34385_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34413_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34413_o)
      2'b00: n34414_o = n34386_o;
      2'b01: n34414_o = n34387_o;
      2'b10: n34414_o = n34388_o;
      2'b11: n34414_o = n34389_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34415_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34415_o)
      2'b00: n34416_o = n34390_o;
      2'b01: n34416_o = n34391_o;
      2'b10: n34416_o = n34392_o;
      2'b11: n34416_o = n34393_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34417_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34417_o)
      2'b00: n34418_o = n34394_o;
      2'b01: n34418_o = n34395_o;
      2'b10: n34418_o = n34396_o;
      2'b11: n34418_o = n34397_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34419_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34419_o)
      2'b00: n34420_o = n34398_o;
      2'b01: n34420_o = n34399_o;
      2'b10: n34420_o = n34400_o;
      2'b11: n34420_o = n34401_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34421_o = n34406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34421_o)
      2'b00: n34422_o = n34402_o;
      2'b01: n34422_o = n34403_o;
      2'b10: n34422_o = n34404_o;
      2'b11: n34422_o = n34405_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34423_o = n34406_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34423_o)
      2'b00: n34424_o = n34408_o;
      2'b01: n34424_o = n34410_o;
      2'b10: n34424_o = n34412_o;
      2'b11: n34424_o = n34414_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34425_o = n34406_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  always @*
    case (n34425_o)
      2'b00: n34426_o = n34416_o;
      2'b01: n34426_o = n34418_o;
      2'b10: n34426_o = n34420_o;
      2'b11: n34426_o = n34422_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34427_o = n34406_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34428_o = n34427_o ? n34426_o : n34424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:66  */
  assign n34429_o = cfg_i[48:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:42  */
  assign n34430_o = cfg_i[97:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:533:65  */
  assign n34431_o = cfg_i[146:98];
  assign n34432_o = cfg_i[195:147];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  assign n34433_o = n33753_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_core.vhd:535:70  */
  always @*
    case (n34433_o)
      2'b00: n34434_o = n34429_o;
      2'b01: n34434_o = n34430_o;
      2'b10: n34434_o = n34431_o;
      2'b11: n34434_o = n34432_o;
    endcase
endmodule

module hibi_dma_trigger_4
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [3:0] trigger_i,
   input  [3:0] mask_i,
   output trigger_o,
   output start_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [1:0] n32216_o;
  wire n32219_o;
  wire n32220_o;
  wire n32221_o;
  wire n32222_o;
  wire n32224_o;
  wire n32225_o;
  wire n32226_o;
  wire n32227_o;
  wire n32229_o;
  wire n32230_o;
  wire n32231_o;
  wire n32232_o;
  wire n32233_o;
  wire n32234_o;
  wire n32235_o;
  wire n32236_o;
  wire [7:0] n32237_o;
  wire [3:0] n32238_o;
  wire n32239_o;
  wire n32242_o;
  wire [1:0] n32244_o;
  wire [2:0] n32248_o;
  wire [1:0] n32249_o;
  wire [1:0] n32250_o;
  wire n32251_o;
  wire n32252_o;
  wire [2:0] n32253_o;
  wire [2:0] n32254_o;
  wire [2:0] n32255_o;
  wire n32257_o;
  wire [2:0] n32260_o;
  wire [2:0] n32261_o;
  wire [2:0] n32262_o;
  wire n32264_o;
  wire [1:0] n32266_o;
  wire n32268_o;
  wire n32269_o;
  wire [4:0] n32273_o;
  wire [1:0] n32274_o;
  wire [4:0] n32275_o;
  wire [4:0] n32276_o;
  wire n32278_o;
  wire [3:0] n32279_o;
  wire [1:0] n32280_o;
  wire [1:0] n32281_o;
  reg [1:0] n32282_o;
  wire n32283_o;
  wire n32284_o;
  reg n32285_o;
  wire [4:0] n32286_o;
  reg [4:0] n32287_o;
  wire n32288_o;
  wire n32289_o;
  wire [7:0] n32290_o;
  wire n32294_o;
  wire [7:0] n32297_o;
  wire [7:0] n32303_o;
  reg [7:0] n32304_q;
  assign trigger_o = n32288_o;
  assign start_o = n32289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:61:10  */
  assign r = n32304_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:61:13  */
  assign rin = n32290_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:92:14  */
  assign n32216_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32219_o = trigger_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32220_o = mask_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:99:17  */
  assign n32221_o = r[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32222_o = n32219_o ? n32220_o : n32221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32224_o = trigger_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32225_o = mask_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32226_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32227_o = n32224_o ? n32225_o : n32226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32229_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32230_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:34:12  */
  assign n32231_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32232_o = n32229_o ? n32230_o : n32231_o;
  assign n32233_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:19  */
  assign n32234_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:81:30  */
  assign n32235_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:80:7  */
  assign n32236_o = n32234_o ? n32235_o : n32233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n32237_o = {1'b0, n32222_o, n32227_o, n32232_o, n32236_o, 1'b0, n32216_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:10  */
  assign n32238_o = n32237_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:17  */
  assign n32239_o = n32238_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:89:5  */
  assign n32242_o = n32239_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:18  */
  assign n32244_o = r[1:0];
  assign n32248_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:33  */
  assign n32249_o = n32248_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:98:27  */
  assign n32250_o = n32242_o ? n32249_o : 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:26  */
  assign n32251_o = n32248_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:98:27  */
  assign n32252_o = n32242_o ? n32251_o : 1'b0;
  assign n32253_o = {n32252_o, n32250_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n32254_o = {1'b0, n32216_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:97:25  */
  assign n32255_o = start_i ? n32253_o : n32254_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:97:7  */
  assign n32257_o = n32244_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  assign n32260_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:705:3  */
  assign n32261_o = {1'b0, n32216_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:106:25  */
  assign n32262_o = n32242_o ? n32260_o : n32261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:106:7  */
  assign n32264_o = n32244_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:111:25  */
  assign n32266_o = busy_i ? 2'b11 : n32216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:111:7  */
  assign n32268_o = n32244_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:35  */
  assign n32269_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:553:3  */
  assign n32273_o = {1'b1, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:25  */
  assign n32274_o = n32269_o ? 2'b00 : n32216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  assign n32275_o = {1'b0, n32222_o, n32227_o, n32232_o, n32236_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:25  */
  assign n32276_o = n32269_o ? n32273_o : n32275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:115:7  */
  assign n32278_o = n32244_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:483:3  */
  assign n32279_o = {n32278_o, n32268_o, n32264_o, n32257_o};
  assign n32280_o = n32255_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  assign n32281_o = n32262_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n32279_o)
      4'b1000: n32282_o = n32274_o;
      4'b0100: n32282_o = n32266_o;
      4'b0010: n32282_o = n32281_o;
      4'b0001: n32282_o = n32280_o;
      default: n32282_o = n32216_o;
    endcase
  assign n32283_o = n32255_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  assign n32284_o = n32262_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n32279_o)
      4'b1000: n32285_o = 1'b0;
      4'b0100: n32285_o = 1'b0;
      4'b0010: n32285_o = n32284_o;
      4'b0001: n32285_o = n32283_o;
      default: n32285_o = 1'b0;
    endcase
  assign n32286_o = {1'b0, n32222_o, n32227_o, n32232_o, n32236_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:96:5  */
  always @*
    case (n32279_o)
      4'b1000: n32287_o = n32276_o;
      4'b0100: n32287_o = n32286_o;
      4'b0010: n32287_o = n32286_o;
      4'b0001: n32287_o = n32286_o;
      default: n32287_o = n32286_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:127:20  */
  assign n32288_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:128:20  */
  assign n32289_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  assign n32290_o = {n32287_o, n32285_o, n32282_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:138:18  */
  assign n32294_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:142:9  */
  assign n32297_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  assign n32303_o = en_i ? n32297_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n32294_o)
    if (n32294_o)
      n32304_q <= 8'b00000000;
    else
      n32304_q <= n32303_o;
endmodule

module hibi_dma_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gif_req_i_addr,
   input  [21:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [3:0] logic2reg_i_hibi_dma_status,
   input  [15:0] logic2reg_i_hibi_dma_gpio,
   output [21:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [5:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [17:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [17:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [18:0] reg2logic_o_hibi_dma_cfg2,
   output [17:0] reg2logic_o_hibi_dma_mem_addr2,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr2,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask2,
   output [18:0] reg2logic_o_hibi_dma_cfg3,
   output [17:0] reg2logic_o_hibi_dma_mem_addr3,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr3,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask3,
   output [17:0] reg2logic_o_hibi_dma_gpio,
   output [17:0] reg2logic_o_hibi_dma_gpio_dir);
  wire [28:0] n30966_o;
  wire [21:0] n30968_o;
  wire n30969_o;
  wire [19:0] n30970_o;
  wire [2:0] n30972_o;
  wire [1:0] n30973_o;
  wire [5:0] n30974_o;
  wire [18:0] n30975_o;
  wire [17:0] n30976_o;
  wire [17:0] n30977_o;
  wire [5:0] n30978_o;
  wire [18:0] n30979_o;
  wire [17:0] n30980_o;
  wire [17:0] n30981_o;
  wire [5:0] n30982_o;
  wire [18:0] n30983_o;
  wire [17:0] n30984_o;
  wire [17:0] n30985_o;
  wire [5:0] n30986_o;
  wire [18:0] n30987_o;
  wire [17:0] n30988_o;
  wire [17:0] n30989_o;
  wire [5:0] n30990_o;
  wire [17:0] n30991_o;
  wire [17:0] n30992_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [15:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [3:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [15:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [3:0] hibi_dma_trigger_mask1;
  wire [16:0] hibi_dma_cfg2;
  wire [15:0] hibi_dma_mem_addr2;
  wire [15:0] hibi_dma_hibi_addr2;
  wire [3:0] hibi_dma_trigger_mask2;
  wire [16:0] hibi_dma_cfg3;
  wire [15:0] hibi_dma_mem_addr3;
  wire [15:0] hibi_dma_hibi_addr3;
  wire [3:0] hibi_dma_trigger_mask3;
  wire [15:0] hibi_dma_gpio_dir;
  wire n30994_o;
  wire [4:0] n30996_o;
  wire n30998_o;
  wire n30999_o;
  wire n31000_o;
  wire n31001_o;
  wire n31007_o;
  reg n31008_q;
  wire n31009_o;
  wire [4:0] n31010_o;
  wire n31012_o;
  wire n31013_o;
  wire n31015_o;
  wire [4:0] n31016_o;
  wire n31018_o;
  wire n31019_o;
  wire n31021_o;
  wire [4:0] n31022_o;
  wire n31024_o;
  wire n31025_o;
  wire n31027_o;
  wire [4:0] n31028_o;
  wire n31030_o;
  wire n31031_o;
  wire n31033_o;
  wire [4:0] n31034_o;
  wire n31036_o;
  wire n31037_o;
  wire n31039_o;
  wire [4:0] n31040_o;
  wire n31042_o;
  wire n31043_o;
  wire n31045_o;
  wire n31046_o;
  wire n31047_o;
  wire n31048_o;
  wire n31050_o;
  wire [4:0] n31052_o;
  wire n31054_o;
  wire n31055_o;
  wire n31056_o;
  wire [9:0] n31057_o;
  wire n31058_o;
  wire [4:0] n31059_o;
  wire n31060_o;
  wire [16:0] n31061_o;
  wire [16:0] n31067_o;
  reg [16:0] n31068_q;
  wire n31069_o;
  wire [4:0] n31070_o;
  wire n31072_o;
  wire n31073_o;
  wire n31075_o;
  wire [4:0] n31076_o;
  wire n31078_o;
  wire n31079_o;
  wire n31082_o;
  wire [4:0] n31084_o;
  wire n31086_o;
  wire n31087_o;
  wire n31088_o;
  wire [15:0] n31089_o;
  wire [15:0] n31095_o;
  reg [15:0] n31096_q;
  wire n31097_o;
  wire [4:0] n31098_o;
  wire n31100_o;
  wire n31101_o;
  wire n31103_o;
  wire [4:0] n31104_o;
  wire n31106_o;
  wire n31107_o;
  wire n31110_o;
  wire [4:0] n31112_o;
  wire n31114_o;
  wire n31115_o;
  wire n31116_o;
  wire [15:0] n31117_o;
  wire [15:0] n31123_o;
  reg [15:0] n31124_q;
  wire n31125_o;
  wire [4:0] n31126_o;
  wire n31128_o;
  wire n31129_o;
  wire n31131_o;
  wire [4:0] n31132_o;
  wire n31134_o;
  wire n31135_o;
  wire n31138_o;
  wire [4:0] n31140_o;
  wire n31142_o;
  wire n31143_o;
  wire n31144_o;
  wire [3:0] n31145_o;
  wire [3:0] n31151_o;
  reg [3:0] n31152_q;
  wire n31153_o;
  wire [4:0] n31154_o;
  wire n31156_o;
  wire n31157_o;
  wire n31159_o;
  wire [4:0] n31160_o;
  wire n31162_o;
  wire n31163_o;
  wire n31166_o;
  wire [4:0] n31168_o;
  wire n31170_o;
  wire n31171_o;
  wire n31172_o;
  wire [9:0] n31173_o;
  wire n31174_o;
  wire [4:0] n31175_o;
  wire n31176_o;
  wire [16:0] n31177_o;
  wire [16:0] n31183_o;
  reg [16:0] n31184_q;
  wire n31185_o;
  wire [4:0] n31186_o;
  wire n31188_o;
  wire n31189_o;
  wire n31191_o;
  wire [4:0] n31192_o;
  wire n31194_o;
  wire n31195_o;
  wire n31198_o;
  wire [4:0] n31200_o;
  wire n31202_o;
  wire n31203_o;
  wire n31204_o;
  wire [15:0] n31205_o;
  wire [15:0] n31211_o;
  reg [15:0] n31212_q;
  wire n31213_o;
  wire [4:0] n31214_o;
  wire n31216_o;
  wire n31217_o;
  wire n31219_o;
  wire [4:0] n31220_o;
  wire n31222_o;
  wire n31223_o;
  wire n31226_o;
  wire [4:0] n31228_o;
  wire n31230_o;
  wire n31231_o;
  wire n31232_o;
  wire [15:0] n31233_o;
  wire [15:0] n31239_o;
  reg [15:0] n31240_q;
  wire n31241_o;
  wire [4:0] n31242_o;
  wire n31244_o;
  wire n31245_o;
  wire n31247_o;
  wire [4:0] n31248_o;
  wire n31250_o;
  wire n31251_o;
  wire n31254_o;
  wire [4:0] n31256_o;
  wire n31258_o;
  wire n31259_o;
  wire n31260_o;
  wire [3:0] n31261_o;
  wire [3:0] n31267_o;
  reg [3:0] n31268_q;
  wire n31269_o;
  wire [4:0] n31270_o;
  wire n31272_o;
  wire n31273_o;
  wire n31275_o;
  wire [4:0] n31276_o;
  wire n31278_o;
  wire n31279_o;
  wire n31282_o;
  wire [4:0] n31284_o;
  wire n31286_o;
  wire n31287_o;
  wire n31288_o;
  wire [9:0] n31289_o;
  wire n31290_o;
  wire [4:0] n31291_o;
  wire n31292_o;
  wire [16:0] n31293_o;
  wire [16:0] n31299_o;
  reg [16:0] n31300_q;
  wire n31301_o;
  wire [4:0] n31302_o;
  wire n31304_o;
  wire n31305_o;
  wire n31307_o;
  wire [4:0] n31308_o;
  wire n31310_o;
  wire n31311_o;
  wire n31314_o;
  wire [4:0] n31316_o;
  wire n31318_o;
  wire n31319_o;
  wire n31320_o;
  wire [15:0] n31321_o;
  wire [15:0] n31327_o;
  reg [15:0] n31328_q;
  wire n31329_o;
  wire [4:0] n31330_o;
  wire n31332_o;
  wire n31333_o;
  wire n31335_o;
  wire [4:0] n31336_o;
  wire n31338_o;
  wire n31339_o;
  wire n31342_o;
  wire [4:0] n31344_o;
  wire n31346_o;
  wire n31347_o;
  wire n31348_o;
  wire [15:0] n31349_o;
  wire [15:0] n31355_o;
  reg [15:0] n31356_q;
  wire n31357_o;
  wire [4:0] n31358_o;
  wire n31360_o;
  wire n31361_o;
  wire n31363_o;
  wire [4:0] n31364_o;
  wire n31366_o;
  wire n31367_o;
  wire n31370_o;
  wire [4:0] n31372_o;
  wire n31374_o;
  wire n31375_o;
  wire n31376_o;
  wire [3:0] n31377_o;
  wire [3:0] n31383_o;
  reg [3:0] n31384_q;
  wire n31385_o;
  wire [4:0] n31386_o;
  wire n31388_o;
  wire n31389_o;
  wire n31391_o;
  wire [4:0] n31392_o;
  wire n31394_o;
  wire n31395_o;
  wire n31398_o;
  wire [4:0] n31400_o;
  wire n31402_o;
  wire n31403_o;
  wire n31404_o;
  wire [9:0] n31405_o;
  wire n31406_o;
  wire [4:0] n31407_o;
  wire n31408_o;
  wire [16:0] n31409_o;
  wire [16:0] n31415_o;
  reg [16:0] n31416_q;
  wire n31417_o;
  wire [4:0] n31418_o;
  wire n31420_o;
  wire n31421_o;
  wire n31423_o;
  wire [4:0] n31424_o;
  wire n31426_o;
  wire n31427_o;
  wire n31430_o;
  wire [4:0] n31432_o;
  wire n31434_o;
  wire n31435_o;
  wire n31436_o;
  wire [15:0] n31437_o;
  wire [15:0] n31443_o;
  reg [15:0] n31444_q;
  wire n31445_o;
  wire [4:0] n31446_o;
  wire n31448_o;
  wire n31449_o;
  wire n31451_o;
  wire [4:0] n31452_o;
  wire n31454_o;
  wire n31455_o;
  wire n31458_o;
  wire [4:0] n31460_o;
  wire n31462_o;
  wire n31463_o;
  wire n31464_o;
  wire [15:0] n31465_o;
  wire [15:0] n31471_o;
  reg [15:0] n31472_q;
  wire n31473_o;
  wire [4:0] n31474_o;
  wire n31476_o;
  wire n31477_o;
  wire n31479_o;
  wire [4:0] n31480_o;
  wire n31482_o;
  wire n31483_o;
  wire n31486_o;
  wire [4:0] n31488_o;
  wire n31490_o;
  wire n31491_o;
  wire n31492_o;
  wire [3:0] n31493_o;
  wire [3:0] n31499_o;
  reg [3:0] n31500_q;
  wire n31501_o;
  wire [4:0] n31502_o;
  wire n31504_o;
  wire n31505_o;
  wire n31507_o;
  wire [4:0] n31508_o;
  wire n31510_o;
  wire n31511_o;
  wire n31513_o;
  wire [4:0] n31514_o;
  wire n31516_o;
  wire n31517_o;
  wire n31519_o;
  wire [4:0] n31520_o;
  wire n31522_o;
  wire n31523_o;
  wire n31525_o;
  wire n31526_o;
  wire n31527_o;
  wire n31528_o;
  wire n31529_o;
  wire n31530_o;
  wire n31531_o;
  wire n31532_o;
  wire n31533_o;
  wire n31534_o;
  wire n31535_o;
  wire n31536_o;
  wire n31537_o;
  wire n31538_o;
  wire n31539_o;
  wire n31540_o;
  wire n31542_o;
  wire [4:0] n31544_o;
  wire n31546_o;
  wire n31547_o;
  wire n31548_o;
  wire n31549_o;
  wire n31550_o;
  wire n31551_o;
  wire n31552_o;
  wire n31553_o;
  wire n31554_o;
  wire n31555_o;
  wire n31556_o;
  wire n31557_o;
  wire n31558_o;
  wire n31559_o;
  wire n31560_o;
  wire n31561_o;
  wire n31562_o;
  wire n31563_o;
  wire n31564_o;
  wire [15:0] n31565_o;
  wire [15:0] n31571_o;
  reg [15:0] n31572_q;
  wire n31573_o;
  wire [4:0] n31574_o;
  wire n31576_o;
  wire n31577_o;
  wire n31579_o;
  wire [4:0] n31580_o;
  wire n31582_o;
  wire n31583_o;
  wire n31586_o;
  wire n31590_o;
  wire n31591_o;
  wire n31592_o;
  wire n31593_o;
  wire [4:0] n31594_o;
  localparam [21:0] n31595_o = 22'b0000000000000000000000;
  wire n31596_o;
  wire [20:0] n31597_o;
  wire n31599_o;
  localparam [21:0] n31600_o = 22'b0000000000000000000000;
  wire [3:0] n31601_o;
  wire [3:0] n31602_o;
  wire n31603_o;
  wire [3:0] n31605_o;
  wire [3:0] n31606_o;
  wire n31607_o;
  wire [3:0] n31609_o;
  wire [3:0] n31610_o;
  wire n31611_o;
  wire [3:0] n31613_o;
  wire [3:0] n31614_o;
  wire n31615_o;
  wire [17:0] n31616_o;
  wire n31618_o;
  localparam [21:0] n31619_o = 22'b0000000000000000000000;
  wire [17:0] n31627_o;
  wire n31629_o;
  localparam [21:0] n31630_o = 22'b0000000000000000000000;
  wire [9:0] n31631_o;
  wire n31633_o;
  wire [4:0] n31635_o;
  wire [4:0] n31636_o;
  wire n31638_o;
  wire n31640_o;
  localparam [21:0] n31641_o = 22'b0000000000000000000000;
  wire [15:0] n31642_o;
  wire [5:0] n31643_o;
  wire n31645_o;
  localparam [21:0] n31646_o = 22'b0000000000000000000000;
  wire [15:0] n31647_o;
  wire [5:0] n31648_o;
  wire n31650_o;
  localparam [21:0] n31651_o = 22'b0000000000000000000000;
  wire [3:0] n31652_o;
  wire [17:0] n31653_o;
  wire n31655_o;
  localparam [21:0] n31656_o = 22'b0000000000000000000000;
  wire [9:0] n31657_o;
  wire n31659_o;
  wire [4:0] n31661_o;
  wire [4:0] n31662_o;
  wire n31664_o;
  wire n31666_o;
  localparam [21:0] n31667_o = 22'b0000000000000000000000;
  wire [15:0] n31668_o;
  wire [5:0] n31669_o;
  wire n31671_o;
  localparam [21:0] n31672_o = 22'b0000000000000000000000;
  wire [15:0] n31673_o;
  wire [5:0] n31674_o;
  wire n31676_o;
  localparam [21:0] n31677_o = 22'b0000000000000000000000;
  wire [3:0] n31678_o;
  wire [17:0] n31679_o;
  wire n31681_o;
  localparam [21:0] n31682_o = 22'b0000000000000000000000;
  wire [9:0] n31683_o;
  wire n31685_o;
  wire [4:0] n31687_o;
  wire [4:0] n31688_o;
  wire n31690_o;
  wire n31692_o;
  localparam [21:0] n31693_o = 22'b0000000000000000000000;
  wire [15:0] n31694_o;
  wire [5:0] n31695_o;
  wire n31697_o;
  localparam [21:0] n31698_o = 22'b0000000000000000000000;
  wire [15:0] n31699_o;
  wire [5:0] n31700_o;
  wire n31702_o;
  localparam [21:0] n31703_o = 22'b0000000000000000000000;
  wire [3:0] n31704_o;
  wire [17:0] n31705_o;
  wire n31707_o;
  localparam [21:0] n31708_o = 22'b0000000000000000000000;
  wire [9:0] n31709_o;
  wire n31711_o;
  wire [4:0] n31713_o;
  wire [4:0] n31714_o;
  wire n31716_o;
  wire n31718_o;
  localparam [21:0] n31719_o = 22'b0000000000000000000000;
  wire [15:0] n31720_o;
  wire [5:0] n31721_o;
  wire n31723_o;
  localparam [21:0] n31724_o = 22'b0000000000000000000000;
  wire [15:0] n31725_o;
  wire [5:0] n31726_o;
  wire n31728_o;
  localparam [21:0] n31729_o = 22'b0000000000000000000000;
  wire [3:0] n31730_o;
  wire [17:0] n31731_o;
  wire n31733_o;
  localparam [21:0] n31734_o = 22'b0000000000000000000000;
  wire [15:0] n31735_o;
  wire [15:0] n31736_o;
  wire n31737_o;
  wire [15:0] n31739_o;
  wire [15:0] n31740_o;
  wire n31741_o;
  wire [15:0] n31743_o;
  wire [15:0] n31744_o;
  wire n31745_o;
  wire [15:0] n31747_o;
  wire [15:0] n31748_o;
  wire n31749_o;
  wire [15:0] n31751_o;
  wire [15:0] n31752_o;
  wire n31753_o;
  wire [15:0] n31755_o;
  wire [15:0] n31756_o;
  wire n31757_o;
  wire [15:0] n31759_o;
  wire [15:0] n31760_o;
  wire n31761_o;
  wire [15:0] n31763_o;
  wire [15:0] n31764_o;
  wire n31765_o;
  wire [15:0] n31767_o;
  wire [15:0] n31768_o;
  wire n31769_o;
  wire [15:0] n31771_o;
  wire [15:0] n31772_o;
  wire n31773_o;
  wire [15:0] n31775_o;
  wire [15:0] n31776_o;
  wire n31777_o;
  wire [15:0] n31779_o;
  wire [15:0] n31780_o;
  wire n31781_o;
  wire [15:0] n31783_o;
  wire [15:0] n31784_o;
  wire n31785_o;
  wire [15:0] n31787_o;
  wire [15:0] n31788_o;
  wire n31789_o;
  wire [15:0] n31791_o;
  wire [15:0] n31792_o;
  wire n31793_o;
  wire [15:0] n31795_o;
  wire [15:0] n31796_o;
  wire n31797_o;
  wire [5:0] n31798_o;
  wire n31800_o;
  localparam [21:0] n31801_o = 22'b0000000000000000000000;
  wire n31802_o;
  wire n31804_o;
  wire n31806_o;
  wire n31808_o;
  wire n31810_o;
  wire n31812_o;
  wire n31814_o;
  wire n31816_o;
  wire n31818_o;
  wire n31820_o;
  wire n31822_o;
  wire n31824_o;
  wire n31826_o;
  wire n31828_o;
  wire n31830_o;
  wire n31832_o;
  wire [5:0] n31833_o;
  wire n31835_o;
  localparam [21:0] n31836_o = 22'b0000000000000000000000;
  wire [20:0] n31837_o;
  wire n31838_o;
  wire n31839_o;
  wire n31840_o;
  wire n31841_o;
  wire n31842_o;
  wire n31843_o;
  wire n31844_o;
  wire n31845_o;
  wire n31846_o;
  wire n31847_o;
  wire n31848_o;
  wire n31849_o;
  wire n31850_o;
  wire n31851_o;
  wire n31852_o;
  wire n31853_o;
  wire n31854_o;
  reg n31855_o;
  wire n31856_o;
  wire n31857_o;
  wire n31858_o;
  wire n31859_o;
  wire n31860_o;
  wire n31861_o;
  wire n31862_o;
  wire n31863_o;
  wire n31864_o;
  wire n31865_o;
  wire n31866_o;
  wire n31867_o;
  wire n31868_o;
  wire n31869_o;
  wire n31870_o;
  wire n31871_o;
  wire n31872_o;
  wire n31873_o;
  reg n31874_o;
  wire n31875_o;
  wire n31876_o;
  wire n31877_o;
  wire n31878_o;
  wire n31879_o;
  wire n31880_o;
  wire n31881_o;
  wire n31882_o;
  wire n31883_o;
  wire n31884_o;
  wire n31885_o;
  wire n31886_o;
  wire n31887_o;
  wire n31888_o;
  wire n31889_o;
  wire n31890_o;
  wire n31891_o;
  wire n31892_o;
  reg n31893_o;
  wire n31894_o;
  wire n31895_o;
  wire n31896_o;
  wire n31897_o;
  wire n31898_o;
  wire n31899_o;
  wire n31900_o;
  wire n31901_o;
  wire n31902_o;
  wire n31903_o;
  wire n31904_o;
  wire n31905_o;
  wire n31906_o;
  wire n31907_o;
  wire n31908_o;
  wire n31909_o;
  wire n31910_o;
  wire n31911_o;
  reg n31912_o;
  wire n31913_o;
  wire n31914_o;
  wire n31915_o;
  wire n31916_o;
  wire n31917_o;
  wire n31918_o;
  wire n31919_o;
  wire n31920_o;
  wire n31921_o;
  wire n31922_o;
  wire n31923_o;
  wire n31924_o;
  wire n31925_o;
  wire n31926_o;
  wire n31927_o;
  wire n31928_o;
  wire n31929_o;
  wire n31930_o;
  wire n31931_o;
  wire n31932_o;
  reg n31933_o;
  wire n31934_o;
  wire n31935_o;
  wire n31936_o;
  wire n31937_o;
  wire n31938_o;
  wire n31939_o;
  wire n31940_o;
  wire n31941_o;
  wire n31942_o;
  wire n31943_o;
  wire n31944_o;
  wire n31945_o;
  wire n31946_o;
  wire n31947_o;
  wire n31948_o;
  wire n31949_o;
  wire n31950_o;
  wire n31951_o;
  wire n31952_o;
  wire n31953_o;
  reg n31954_o;
  wire n31955_o;
  wire n31956_o;
  wire n31957_o;
  wire n31958_o;
  wire n31959_o;
  wire n31960_o;
  wire n31961_o;
  wire n31962_o;
  wire n31963_o;
  wire n31964_o;
  wire n31965_o;
  wire n31966_o;
  wire n31967_o;
  wire n31968_o;
  wire n31969_o;
  wire n31970_o;
  wire n31971_o;
  wire n31972_o;
  wire n31973_o;
  wire n31974_o;
  reg n31975_o;
  wire n31976_o;
  wire n31977_o;
  wire n31978_o;
  wire n31979_o;
  wire n31980_o;
  wire n31981_o;
  wire n31982_o;
  wire n31983_o;
  wire n31984_o;
  wire n31985_o;
  wire n31986_o;
  wire n31987_o;
  wire n31988_o;
  wire n31989_o;
  wire n31990_o;
  wire n31991_o;
  wire n31992_o;
  wire n31993_o;
  wire n31994_o;
  wire n31995_o;
  reg n31996_o;
  wire n31997_o;
  wire n31998_o;
  wire n31999_o;
  wire n32000_o;
  wire n32001_o;
  wire n32002_o;
  wire n32003_o;
  wire n32004_o;
  wire n32005_o;
  wire n32006_o;
  wire n32007_o;
  wire n32008_o;
  wire n32009_o;
  wire n32010_o;
  wire n32011_o;
  wire n32012_o;
  wire n32013_o;
  wire n32014_o;
  wire n32015_o;
  wire n32016_o;
  reg n32017_o;
  wire n32018_o;
  wire n32019_o;
  wire n32020_o;
  wire n32021_o;
  wire n32022_o;
  wire n32023_o;
  wire n32024_o;
  wire n32025_o;
  wire n32026_o;
  wire n32027_o;
  wire n32028_o;
  wire n32029_o;
  wire n32030_o;
  wire n32031_o;
  wire n32032_o;
  wire n32033_o;
  wire n32034_o;
  wire n32035_o;
  wire n32036_o;
  wire n32037_o;
  reg n32038_o;
  wire n32039_o;
  wire n32040_o;
  wire n32041_o;
  wire n32042_o;
  wire n32043_o;
  wire n32044_o;
  wire n32045_o;
  wire n32046_o;
  wire n32047_o;
  wire n32048_o;
  wire n32049_o;
  wire n32050_o;
  wire n32051_o;
  wire n32052_o;
  wire n32053_o;
  wire n32054_o;
  wire n32055_o;
  wire n32056_o;
  wire n32057_o;
  wire n32058_o;
  reg n32059_o;
  wire n32060_o;
  wire n32061_o;
  wire n32062_o;
  wire n32063_o;
  wire n32064_o;
  wire n32065_o;
  wire n32066_o;
  wire n32067_o;
  wire n32068_o;
  wire n32069_o;
  wire n32070_o;
  wire n32071_o;
  wire n32072_o;
  wire n32073_o;
  wire n32074_o;
  wire n32075_o;
  wire n32076_o;
  wire n32077_o;
  wire n32078_o;
  wire n32079_o;
  reg n32080_o;
  wire n32081_o;
  wire n32082_o;
  wire n32083_o;
  wire n32084_o;
  wire n32085_o;
  wire n32086_o;
  wire n32087_o;
  wire n32088_o;
  wire n32089_o;
  wire n32090_o;
  wire n32091_o;
  wire n32092_o;
  wire n32093_o;
  wire n32094_o;
  wire n32095_o;
  wire n32096_o;
  wire n32097_o;
  wire n32098_o;
  wire n32099_o;
  wire n32100_o;
  reg n32101_o;
  wire n32102_o;
  wire n32103_o;
  wire n32104_o;
  wire n32105_o;
  wire n32106_o;
  wire n32107_o;
  wire n32108_o;
  wire n32109_o;
  wire n32110_o;
  wire n32111_o;
  wire n32112_o;
  wire n32113_o;
  wire n32114_o;
  wire n32115_o;
  wire n32116_o;
  wire n32117_o;
  wire n32118_o;
  wire n32119_o;
  wire n32120_o;
  wire n32121_o;
  reg n32122_o;
  wire n32123_o;
  wire n32124_o;
  wire n32125_o;
  wire n32126_o;
  wire n32127_o;
  wire n32128_o;
  wire n32129_o;
  wire n32130_o;
  wire n32131_o;
  wire n32132_o;
  wire n32133_o;
  wire n32134_o;
  wire n32135_o;
  wire n32136_o;
  wire n32137_o;
  wire n32138_o;
  wire n32139_o;
  wire n32140_o;
  wire n32141_o;
  wire n32142_o;
  reg n32143_o;
  wire n32144_o;
  wire n32145_o;
  wire n32146_o;
  wire n32147_o;
  wire n32148_o;
  wire n32149_o;
  wire n32150_o;
  wire n32151_o;
  wire n32152_o;
  wire n32153_o;
  wire n32154_o;
  wire n32155_o;
  wire n32156_o;
  wire n32157_o;
  wire n32158_o;
  wire n32159_o;
  reg n32160_o;
  wire [4:0] n32161_o;
  wire [4:0] n32162_o;
  wire [4:0] n32163_o;
  wire [4:0] n32164_o;
  wire [4:0] n32165_o;
  wire [4:0] n32166_o;
  wire [4:0] n32167_o;
  wire [4:0] n32168_o;
  wire [4:0] n32169_o;
  wire [4:0] n32170_o;
  wire [4:0] n32171_o;
  wire [4:0] n32172_o;
  wire [4:0] n32173_o;
  wire [4:0] n32174_o;
  wire [4:0] n32175_o;
  wire [4:0] n32176_o;
  wire [4:0] n32177_o;
  wire [4:0] n32178_o;
  reg [4:0] n32179_o;
  wire n32180_o;
  wire n32181_o;
  wire n32182_o;
  wire n32183_o;
  wire n32184_o;
  wire n32185_o;
  wire n32186_o;
  wire n32187_o;
  wire n32188_o;
  wire n32189_o;
  wire n32190_o;
  wire n32191_o;
  wire n32192_o;
  wire n32193_o;
  wire n32194_o;
  wire n32195_o;
  wire n32196_o;
  wire n32197_o;
  reg n32198_o;
  wire [21:0] n32199_o;
  wire [21:0] n32200_o;
  wire [21:0] n32201_o;
  wire [22:0] n32202_o;
  wire [22:0] n32204_o;
  reg [22:0] n32207_q;
  wire [290:0] n32208_o;
  assign gif_rsp_o_rdata = n30968_o;
  assign gif_rsp_o_ack = n30969_o;
  assign reg2logic_o_hibi_dma_ctrl = n30972_o;
  assign reg2logic_o_hibi_dma_status = n30973_o;
  assign reg2logic_o_hibi_dma_trigger = n30974_o;
  assign reg2logic_o_hibi_dma_cfg0 = n30975_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n30976_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n30977_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n30978_o;
  assign reg2logic_o_hibi_dma_cfg1 = n30979_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n30980_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n30981_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n30982_o;
  assign reg2logic_o_hibi_dma_cfg2 = n30983_o;
  assign reg2logic_o_hibi_dma_mem_addr2 = n30984_o;
  assign reg2logic_o_hibi_dma_hibi_addr2 = n30985_o;
  assign reg2logic_o_hibi_dma_trigger_mask2 = n30986_o;
  assign reg2logic_o_hibi_dma_cfg3 = n30987_o;
  assign reg2logic_o_hibi_dma_mem_addr3 = n30988_o;
  assign reg2logic_o_hibi_dma_hibi_addr3 = n30989_o;
  assign reg2logic_o_hibi_dma_trigger_mask3 = n30990_o;
  assign reg2logic_o_hibi_dma_gpio = n30991_o;
  assign reg2logic_o_hibi_dma_gpio_dir = n30992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30966_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30968_o = n32207_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:177:14  */
  assign n30969_o = n32207_q[22];
  assign n30970_o = {logic2reg_i_hibi_dma_gpio, logic2reg_i_hibi_dma_status};
  assign n30972_o = n32208_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:175:14  */
  assign n30973_o = n32208_o[4:3];
  assign n30974_o = n32208_o[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30975_o = n32208_o[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30976_o = n32208_o[47:30];
  assign n30977_o = n32208_o[65:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30978_o = n32208_o[71:66];
  assign n30979_o = n32208_o[90:72];
  assign n30980_o = n32208_o[108:91];
  assign n30981_o = n32208_o[126:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30982_o = n32208_o[132:127];
  assign n30983_o = n32208_o[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30984_o = n32208_o[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30985_o = n32208_o[187:170];
  assign n30986_o = n32208_o[193:188];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30987_o = n32208_o[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:36  */
  assign n30988_o = n32208_o[230:213];
  assign n30989_o = n32208_o[248:231];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:36  */
  assign n30990_o = n32208_o[254:249];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:25  */
  assign n30991_o = n32208_o[272:255];
  assign n30992_o = n32208_o[290:273];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n31008_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n31068_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n31096_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n31124_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n31152_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n31184_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n31212_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n31240_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n31268_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:65:10  */
  assign hibi_dma_cfg2 = n31300_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:66:10  */
  assign hibi_dma_mem_addr2 = n31328_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:67:10  */
  assign hibi_dma_hibi_addr2 = n31356_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:68:10  */
  assign hibi_dma_trigger_mask2 = n31384_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:69:10  */
  assign hibi_dma_cfg3 = n31416_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:70:10  */
  assign hibi_dma_mem_addr3 = n31444_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:71:10  */
  assign hibi_dma_hibi_addr3 = n31472_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:72:10  */
  assign hibi_dma_trigger_mask3 = n31500_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:73:10  */
  assign hibi_dma_gpio_dir = n31572_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:84:18  */
  assign n30994_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:20  */
  assign n30996_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:25  */
  assign n30998_o = n30996_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:73  */
  assign n30999_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:87:59  */
  assign n31000_o = n30998_o & n30999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:88:44  */
  assign n31001_o = n30966_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:86:5  */
  assign n31007_o = n31000_o ? n31001_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:86:5  */
  always @(posedge clk_i or posedge n30994_o)
    if (n30994_o)
      n31008_q <= 1'b0;
    else
      n31008_q <= n31007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:47  */
  assign n31009_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:65  */
  assign n31010_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:70  */
  assign n31012_o = n31010_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:108:50  */
  assign n31013_o = n31012_o ? n31009_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:47  */
  assign n31015_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:65  */
  assign n31016_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:70  */
  assign n31018_o = n31016_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:109:50  */
  assign n31019_o = n31018_o ? n31015_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:49  */
  assign n31021_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:67  */
  assign n31022_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:72  */
  assign n31024_o = n31022_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:115:52  */
  assign n31025_o = n31024_o ? n31021_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:49  */
  assign n31027_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:67  */
  assign n31028_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:72  */
  assign n31030_o = n31028_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:116:52  */
  assign n31031_o = n31030_o ? n31027_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:50  */
  assign n31033_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:68  */
  assign n31034_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:73  */
  assign n31036_o = n31034_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:122:53  */
  assign n31037_o = n31036_o ? n31033_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:50  */
  assign n31039_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:68  */
  assign n31040_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:73  */
  assign n31042_o = n31040_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:123:53  */
  assign n31043_o = n31042_o ? n31039_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:124:60  */
  assign n31045_o = n30966_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:125:60  */
  assign n31046_o = n30966_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:126:60  */
  assign n31047_o = n30966_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:127:60  */
  assign n31048_o = n30966_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:137:18  */
  assign n31050_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:20  */
  assign n31052_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:25  */
  assign n31054_o = n31052_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:73  */
  assign n31055_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:140:59  */
  assign n31056_o = n31054_o & n31055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:141:47  */
  assign n31057_o = n30966_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:142:51  */
  assign n31058_o = n30966_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:143:50  */
  assign n31059_o = n30966_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:144:52  */
  assign n31060_o = n30966_o[26];
  assign n31061_o = {n31060_o, n31059_o, n31058_o, n31057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:139:5  */
  assign n31067_o = n31056_o ? n31061_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:139:5  */
  always @(posedge clk_i or posedge n31050_o)
    if (n31050_o)
      n31068_q <= 17'b00001010000000000;
    else
      n31068_q <= n31067_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:47  */
  assign n31069_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:65  */
  assign n31070_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:70  */
  assign n31072_o = n31070_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:173:50  */
  assign n31073_o = n31072_o ? n31069_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:47  */
  assign n31075_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:65  */
  assign n31076_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:70  */
  assign n31078_o = n31076_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:174:50  */
  assign n31079_o = n31078_o ? n31075_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:184:18  */
  assign n31082_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:20  */
  assign n31084_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:25  */
  assign n31086_o = n31084_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:78  */
  assign n31087_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:187:64  */
  assign n31088_o = n31086_o & n31087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:188:51  */
  assign n31089_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:186:5  */
  assign n31095_o = n31088_o ? n31089_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:186:5  */
  always @(posedge clk_i or posedge n31082_o)
    if (n31082_o)
      n31096_q <= 16'b0000000000000000;
    else
      n31096_q <= n31095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:52  */
  assign n31097_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:70  */
  assign n31098_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:75  */
  assign n31100_o = n31098_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:208:55  */
  assign n31101_o = n31100_o ? n31097_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:52  */
  assign n31103_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:70  */
  assign n31104_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:75  */
  assign n31106_o = n31104_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:209:55  */
  assign n31107_o = n31106_o ? n31103_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:219:18  */
  assign n31110_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:20  */
  assign n31112_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:25  */
  assign n31114_o = n31112_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:79  */
  assign n31115_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:222:65  */
  assign n31116_o = n31114_o & n31115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:223:52  */
  assign n31117_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:221:5  */
  assign n31123_o = n31116_o ? n31117_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:221:5  */
  always @(posedge clk_i or posedge n31110_o)
    if (n31110_o)
      n31124_q <= 16'b0000000000000000;
    else
      n31124_q <= n31123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:53  */
  assign n31125_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:71  */
  assign n31126_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:76  */
  assign n31128_o = n31126_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:243:56  */
  assign n31129_o = n31128_o ? n31125_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:53  */
  assign n31131_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:71  */
  assign n31132_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:76  */
  assign n31134_o = n31132_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:244:56  */
  assign n31135_o = n31134_o ? n31131_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:254:18  */
  assign n31138_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:20  */
  assign n31140_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:25  */
  assign n31142_o = n31140_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:82  */
  assign n31143_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:257:68  */
  assign n31144_o = n31142_o & n31143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:258:55  */
  assign n31145_o = n30966_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:256:5  */
  assign n31151_o = n31144_o ? n31145_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:256:5  */
  always @(posedge clk_i or posedge n31138_o)
    if (n31138_o)
      n31152_q <= 4'b0000;
    else
      n31152_q <= n31151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:56  */
  assign n31153_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:74  */
  assign n31154_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:79  */
  assign n31156_o = n31154_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:278:59  */
  assign n31157_o = n31156_o ? n31153_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:56  */
  assign n31159_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:74  */
  assign n31160_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:79  */
  assign n31162_o = n31160_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:279:59  */
  assign n31163_o = n31162_o ? n31159_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:289:18  */
  assign n31166_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:20  */
  assign n31168_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:25  */
  assign n31170_o = n31168_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:73  */
  assign n31171_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:292:59  */
  assign n31172_o = n31170_o & n31171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:293:47  */
  assign n31173_o = n30966_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:294:51  */
  assign n31174_o = n30966_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:295:50  */
  assign n31175_o = n30966_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:296:52  */
  assign n31176_o = n30966_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n31177_o = {n31176_o, n31175_o, n31174_o, n31173_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:291:5  */
  assign n31183_o = n31172_o ? n31177_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:291:5  */
  always @(posedge clk_i or posedge n31166_o)
    if (n31166_o)
      n31184_q <= 17'b00001010000000000;
    else
      n31184_q <= n31183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:47  */
  assign n31185_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:65  */
  assign n31186_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:70  */
  assign n31188_o = n31186_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:325:50  */
  assign n31189_o = n31188_o ? n31185_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:47  */
  assign n31191_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:65  */
  assign n31192_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:70  */
  assign n31194_o = n31192_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:326:50  */
  assign n31195_o = n31194_o ? n31191_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:336:18  */
  assign n31198_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:20  */
  assign n31200_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:25  */
  assign n31202_o = n31200_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:78  */
  assign n31203_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:339:64  */
  assign n31204_o = n31202_o & n31203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:340:51  */
  assign n31205_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  assign n31211_o = n31204_o ? n31205_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:338:5  */
  always @(posedge clk_i or posedge n31198_o)
    if (n31198_o)
      n31212_q <= 16'b0000000000000000;
    else
      n31212_q <= n31211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:52  */
  assign n31213_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:70  */
  assign n31214_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:75  */
  assign n31216_o = n31214_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:360:55  */
  assign n31217_o = n31216_o ? n31213_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:52  */
  assign n31219_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:70  */
  assign n31220_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:75  */
  assign n31222_o = n31220_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:361:55  */
  assign n31223_o = n31222_o ? n31219_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:371:18  */
  assign n31226_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:20  */
  assign n31228_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:25  */
  assign n31230_o = n31228_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:79  */
  assign n31231_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:374:65  */
  assign n31232_o = n31230_o & n31231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:375:52  */
  assign n31233_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:373:5  */
  assign n31239_o = n31232_o ? n31233_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:373:5  */
  always @(posedge clk_i or posedge n31226_o)
    if (n31226_o)
      n31240_q <= 16'b0000000000000000;
    else
      n31240_q <= n31239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:53  */
  assign n31241_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:71  */
  assign n31242_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:76  */
  assign n31244_o = n31242_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:395:56  */
  assign n31245_o = n31244_o ? n31241_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:53  */
  assign n31247_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:71  */
  assign n31248_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:76  */
  assign n31250_o = n31248_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:396:56  */
  assign n31251_o = n31250_o ? n31247_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:406:18  */
  assign n31254_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:20  */
  assign n31256_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:25  */
  assign n31258_o = n31256_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:82  */
  assign n31259_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:409:68  */
  assign n31260_o = n31258_o & n31259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:410:55  */
  assign n31261_o = n30966_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  assign n31267_o = n31260_o ? n31261_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:408:5  */
  always @(posedge clk_i or posedge n31254_o)
    if (n31254_o)
      n31268_q <= 4'b0000;
    else
      n31268_q <= n31267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:56  */
  assign n31269_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:74  */
  assign n31270_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:79  */
  assign n31272_o = n31270_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:430:59  */
  assign n31273_o = n31272_o ? n31269_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:56  */
  assign n31275_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:74  */
  assign n31276_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:79  */
  assign n31278_o = n31276_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:431:59  */
  assign n31279_o = n31278_o ? n31275_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:441:18  */
  assign n31282_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:20  */
  assign n31284_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:25  */
  assign n31286_o = n31284_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:73  */
  assign n31287_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:444:59  */
  assign n31288_o = n31286_o & n31287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:445:47  */
  assign n31289_o = n30966_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:446:51  */
  assign n31290_o = n30966_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:447:50  */
  assign n31291_o = n30966_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:448:52  */
  assign n31292_o = n30966_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n31293_o = {n31292_o, n31291_o, n31290_o, n31289_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  assign n31299_o = n31288_o ? n31293_o : hibi_dma_cfg2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:443:5  */
  always @(posedge clk_i or posedge n31282_o)
    if (n31282_o)
      n31300_q <= 17'b00001010000000000;
    else
      n31300_q <= n31299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:47  */
  assign n31301_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:65  */
  assign n31302_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:70  */
  assign n31304_o = n31302_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:477:50  */
  assign n31305_o = n31304_o ? n31301_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:47  */
  assign n31307_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:65  */
  assign n31308_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:70  */
  assign n31310_o = n31308_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:478:50  */
  assign n31311_o = n31310_o ? n31307_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:488:18  */
  assign n31314_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:20  */
  assign n31316_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:25  */
  assign n31318_o = n31316_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:78  */
  assign n31319_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:491:64  */
  assign n31320_o = n31318_o & n31319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:492:51  */
  assign n31321_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:490:5  */
  assign n31327_o = n31320_o ? n31321_o : hibi_dma_mem_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:490:5  */
  always @(posedge clk_i or posedge n31314_o)
    if (n31314_o)
      n31328_q <= 16'b0000000000000000;
    else
      n31328_q <= n31327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:52  */
  assign n31329_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:70  */
  assign n31330_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:75  */
  assign n31332_o = n31330_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:512:55  */
  assign n31333_o = n31332_o ? n31329_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:52  */
  assign n31335_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:70  */
  assign n31336_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:75  */
  assign n31338_o = n31336_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:513:55  */
  assign n31339_o = n31338_o ? n31335_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:523:18  */
  assign n31342_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:20  */
  assign n31344_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:25  */
  assign n31346_o = n31344_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:79  */
  assign n31347_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:526:65  */
  assign n31348_o = n31346_o & n31347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:527:52  */
  assign n31349_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  assign n31355_o = n31348_o ? n31349_o : hibi_dma_hibi_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:525:5  */
  always @(posedge clk_i or posedge n31342_o)
    if (n31342_o)
      n31356_q <= 16'b0000000000000000;
    else
      n31356_q <= n31355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:53  */
  assign n31357_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:71  */
  assign n31358_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:76  */
  assign n31360_o = n31358_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:547:56  */
  assign n31361_o = n31360_o ? n31357_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:53  */
  assign n31363_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:71  */
  assign n31364_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:76  */
  assign n31366_o = n31364_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:548:56  */
  assign n31367_o = n31366_o ? n31363_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:558:18  */
  assign n31370_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:20  */
  assign n31372_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:25  */
  assign n31374_o = n31372_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:82  */
  assign n31375_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:561:68  */
  assign n31376_o = n31374_o & n31375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:562:55  */
  assign n31377_o = n30966_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:560:5  */
  assign n31383_o = n31376_o ? n31377_o : hibi_dma_trigger_mask2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:560:5  */
  always @(posedge clk_i or posedge n31370_o)
    if (n31370_o)
      n31384_q <= 4'b0000;
    else
      n31384_q <= n31383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:56  */
  assign n31385_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:74  */
  assign n31386_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:79  */
  assign n31388_o = n31386_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:582:59  */
  assign n31389_o = n31388_o ? n31385_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:56  */
  assign n31391_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:74  */
  assign n31392_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:79  */
  assign n31394_o = n31392_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:583:59  */
  assign n31395_o = n31394_o ? n31391_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:593:18  */
  assign n31398_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:20  */
  assign n31400_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:25  */
  assign n31402_o = n31400_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:73  */
  assign n31403_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:596:59  */
  assign n31404_o = n31402_o & n31403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:597:47  */
  assign n31405_o = n30966_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:598:51  */
  assign n31406_o = n30966_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:599:50  */
  assign n31407_o = n30966_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:600:52  */
  assign n31408_o = n30966_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:91:14  */
  assign n31409_o = {n31408_o, n31407_o, n31406_o, n31405_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:595:5  */
  assign n31415_o = n31404_o ? n31409_o : hibi_dma_cfg3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:595:5  */
  always @(posedge clk_i or posedge n31398_o)
    if (n31398_o)
      n31416_q <= 17'b00001010000000000;
    else
      n31416_q <= n31415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:47  */
  assign n31417_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:65  */
  assign n31418_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:70  */
  assign n31420_o = n31418_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:629:50  */
  assign n31421_o = n31420_o ? n31417_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:47  */
  assign n31423_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:65  */
  assign n31424_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:70  */
  assign n31426_o = n31424_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:630:50  */
  assign n31427_o = n31426_o ? n31423_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:640:18  */
  assign n31430_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:20  */
  assign n31432_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:25  */
  assign n31434_o = n31432_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:78  */
  assign n31435_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:643:64  */
  assign n31436_o = n31434_o & n31435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:644:51  */
  assign n31437_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:642:5  */
  assign n31443_o = n31436_o ? n31437_o : hibi_dma_mem_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:642:5  */
  always @(posedge clk_i or posedge n31430_o)
    if (n31430_o)
      n31444_q <= 16'b0000000000000000;
    else
      n31444_q <= n31443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:52  */
  assign n31445_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:70  */
  assign n31446_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:75  */
  assign n31448_o = n31446_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:664:55  */
  assign n31449_o = n31448_o ? n31445_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:52  */
  assign n31451_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:70  */
  assign n31452_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:75  */
  assign n31454_o = n31452_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:665:55  */
  assign n31455_o = n31454_o ? n31451_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:675:18  */
  assign n31458_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:20  */
  assign n31460_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:25  */
  assign n31462_o = n31460_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:79  */
  assign n31463_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:678:65  */
  assign n31464_o = n31462_o & n31463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:679:52  */
  assign n31465_o = n30966_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:677:5  */
  assign n31471_o = n31464_o ? n31465_o : hibi_dma_hibi_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:677:5  */
  always @(posedge clk_i or posedge n31458_o)
    if (n31458_o)
      n31472_q <= 16'b0000000000000000;
    else
      n31472_q <= n31471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:53  */
  assign n31473_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:71  */
  assign n31474_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:76  */
  assign n31476_o = n31474_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:699:56  */
  assign n31477_o = n31476_o ? n31473_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:53  */
  assign n31479_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:71  */
  assign n31480_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:76  */
  assign n31482_o = n31480_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:700:56  */
  assign n31483_o = n31482_o ? n31479_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:710:18  */
  assign n31486_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:20  */
  assign n31488_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:25  */
  assign n31490_o = n31488_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:82  */
  assign n31491_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:713:68  */
  assign n31492_o = n31490_o & n31491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:714:55  */
  assign n31493_o = n30966_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  assign n31499_o = n31492_o ? n31493_o : hibi_dma_trigger_mask3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:712:5  */
  always @(posedge clk_i or posedge n31486_o)
    if (n31486_o)
      n31500_q <= 4'b0000;
    else
      n31500_q <= n31499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:56  */
  assign n31501_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:74  */
  assign n31502_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:79  */
  assign n31504_o = n31502_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:734:59  */
  assign n31505_o = n31504_o ? n31501_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:56  */
  assign n31507_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:74  */
  assign n31508_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:79  */
  assign n31510_o = n31508_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:735:59  */
  assign n31511_o = n31510_o ? n31507_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:47  */
  assign n31513_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:65  */
  assign n31514_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:70  */
  assign n31516_o = n31514_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:741:50  */
  assign n31517_o = n31516_o ? n31513_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:47  */
  assign n31519_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:65  */
  assign n31520_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:70  */
  assign n31522_o = n31520_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:742:50  */
  assign n31523_o = n31522_o ? n31519_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:743:57  */
  assign n31525_o = n30966_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:744:57  */
  assign n31526_o = n30966_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:745:57  */
  assign n31527_o = n30966_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:746:57  */
  assign n31528_o = n30966_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:747:57  */
  assign n31529_o = n30966_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:748:57  */
  assign n31530_o = n30966_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:749:57  */
  assign n31531_o = n30966_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:750:57  */
  assign n31532_o = n30966_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:751:57  */
  assign n31533_o = n30966_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:752:57  */
  assign n31534_o = n30966_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:753:57  */
  assign n31535_o = n30966_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:754:57  */
  assign n31536_o = n30966_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:755:57  */
  assign n31537_o = n30966_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:756:57  */
  assign n31538_o = n30966_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:757:57  */
  assign n31539_o = n30966_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:758:57  */
  assign n31540_o = n30966_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:768:18  */
  assign n31542_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:20  */
  assign n31544_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:25  */
  assign n31546_o = n31544_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:77  */
  assign n31547_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:771:63  */
  assign n31548_o = n31546_o & n31547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:772:52  */
  assign n31549_o = n30966_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:773:52  */
  assign n31550_o = n30966_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:774:52  */
  assign n31551_o = n30966_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:775:52  */
  assign n31552_o = n30966_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:776:52  */
  assign n31553_o = n30966_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:777:52  */
  assign n31554_o = n30966_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:778:52  */
  assign n31555_o = n30966_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:779:52  */
  assign n31556_o = n30966_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:780:52  */
  assign n31557_o = n30966_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:781:52  */
  assign n31558_o = n30966_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:782:52  */
  assign n31559_o = n30966_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:783:52  */
  assign n31560_o = n30966_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:784:52  */
  assign n31561_o = n30966_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:785:52  */
  assign n31562_o = n30966_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:786:52  */
  assign n31563_o = n30966_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:787:52  */
  assign n31564_o = n30966_o[20];
  assign n31565_o = {n31564_o, n31563_o, n31562_o, n31561_o, n31560_o, n31559_o, n31558_o, n31557_o, n31556_o, n31555_o, n31554_o, n31553_o, n31552_o, n31551_o, n31550_o, n31549_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:770:5  */
  assign n31571_o = n31548_o ? n31565_o : hibi_dma_gpio_dir;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:770:5  */
  always @(posedge clk_i or posedge n31542_o)
    if (n31542_o)
      n31572_q <= 16'b0000000000000000;
    else
      n31572_q <= n31571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:51  */
  assign n31573_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:69  */
  assign n31574_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:74  */
  assign n31576_o = n31574_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:852:54  */
  assign n31577_o = n31576_o ? n31573_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:51  */
  assign n31579_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:69  */
  assign n31580_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:74  */
  assign n31582_o = n31580_o == 5'b10100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:853:54  */
  assign n31583_o = n31582_o ? n31579_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:860:18  */
  assign n31586_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:34  */
  assign n31590_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:50  */
  assign n31591_o = n30966_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:864:37  */
  assign n31592_o = n31590_o | n31591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:866:20  */
  assign n31593_o = n30966_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:24  */
  assign n31594_o = n30966_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:870:49  */
  assign n31596_o = hibi_dma_ctrl;
  assign n31597_o = n31595_o[21:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:868:11  */
  assign n31599_o = n31594_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:47  */
  assign n31601_o = n30970_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:63  */
  assign n31602_o = n31601_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:873:66  */
  assign n31603_o = n31602_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:47  */
  assign n31605_o = n30970_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:63  */
  assign n31606_o = n31605_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:874:66  */
  assign n31607_o = n31606_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:47  */
  assign n31609_o = n30970_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:63  */
  assign n31610_o = n31609_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:875:66  */
  assign n31611_o = n31610_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:47  */
  assign n31613_o = n30970_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:63  */
  assign n31614_o = n31613_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:876:66  */
  assign n31615_o = n31614_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:48  */
  assign n31616_o = n31600_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:871:11  */
  assign n31618_o = n31594_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:120:17  */
  assign n31627_o = n31619_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:877:11  */
  assign n31629_o = n31594_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:885:58  */
  assign n31631_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:886:50  */
  assign n31633_o = hibi_dma_cfg0[10];
  assign n31635_o = n31630_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:887:60  */
  assign n31636_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:888:50  */
  assign n31638_o = hibi_dma_cfg0[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:883:11  */
  assign n31640_o = n31594_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:891:64  */
  assign n31642_o = hibi_dma_mem_addr0[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:35:12  */
  assign n31643_o = n31641_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:889:11  */
  assign n31645_o = n31594_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:894:65  */
  assign n31647_o = hibi_dma_hibi_addr0[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:48  */
  assign n31648_o = n31646_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:892:11  */
  assign n31650_o = n31594_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:897:67  */
  assign n31652_o = hibi_dma_trigger_mask0[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:26  */
  assign n31653_o = n31651_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:895:11  */
  assign n31655_o = n31594_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:900:58  */
  assign n31657_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:901:50  */
  assign n31659_o = hibi_dma_cfg1[10];
  assign n31661_o = n31656_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:902:60  */
  assign n31662_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:903:50  */
  assign n31664_o = hibi_dma_cfg1[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:898:11  */
  assign n31666_o = n31594_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:906:64  */
  assign n31668_o = hibi_dma_mem_addr1[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:113:14  */
  assign n31669_o = n31667_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:904:11  */
  assign n31671_o = n31594_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:909:65  */
  assign n31673_o = hibi_dma_hibi_addr1[15:0];
  assign n31674_o = n31672_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:907:11  */
  assign n31676_o = n31594_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:912:67  */
  assign n31678_o = hibi_dma_trigger_mask1[3:0];
  assign n31679_o = n31677_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:910:11  */
  assign n31681_o = n31594_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:915:58  */
  assign n31683_o = hibi_dma_cfg2[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:916:50  */
  assign n31685_o = hibi_dma_cfg2[10];
  assign n31687_o = n31682_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:917:60  */
  assign n31688_o = hibi_dma_cfg2[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:918:50  */
  assign n31690_o = hibi_dma_cfg2[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:913:11  */
  assign n31692_o = n31594_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:921:64  */
  assign n31694_o = hibi_dma_mem_addr2[15:0];
  assign n31695_o = n31693_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:919:11  */
  assign n31697_o = n31594_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:924:65  */
  assign n31699_o = hibi_dma_hibi_addr2[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n31700_o = n31698_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:922:11  */
  assign n31702_o = n31594_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:927:67  */
  assign n31704_o = hibi_dma_trigger_mask2[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n31705_o = n31703_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:925:11  */
  assign n31707_o = n31594_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:930:58  */
  assign n31709_o = hibi_dma_cfg3[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:931:50  */
  assign n31711_o = hibi_dma_cfg3[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n31713_o = n31708_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:932:60  */
  assign n31714_o = hibi_dma_cfg3[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:933:50  */
  assign n31716_o = hibi_dma_cfg3[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:928:11  */
  assign n31718_o = n31594_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:936:64  */
  assign n31720_o = hibi_dma_mem_addr3[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n31721_o = n31719_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:934:11  */
  assign n31723_o = n31594_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:939:65  */
  assign n31725_o = hibi_dma_hibi_addr3[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:26:12  */
  assign n31726_o = n31724_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:937:11  */
  assign n31728_o = n31594_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:942:67  */
  assign n31730_o = hibi_dma_trigger_mask3[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:35  */
  assign n31731_o = n31729_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:940:11  */
  assign n31733_o = n31594_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:47  */
  assign n31735_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:61  */
  assign n31736_o = n31735_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:945:64  */
  assign n31737_o = n31736_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:47  */
  assign n31739_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:61  */
  assign n31740_o = n31739_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:946:64  */
  assign n31741_o = n31740_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:47  */
  assign n31743_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:61  */
  assign n31744_o = n31743_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:947:64  */
  assign n31745_o = n31744_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:47  */
  assign n31747_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:61  */
  assign n31748_o = n31747_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:948:64  */
  assign n31749_o = n31748_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:47  */
  assign n31751_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:61  */
  assign n31752_o = n31751_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:949:64  */
  assign n31753_o = n31752_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:47  */
  assign n31755_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:61  */
  assign n31756_o = n31755_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:950:64  */
  assign n31757_o = n31756_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:47  */
  assign n31759_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:61  */
  assign n31760_o = n31759_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:951:64  */
  assign n31761_o = n31760_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:47  */
  assign n31763_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:61  */
  assign n31764_o = n31763_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:952:64  */
  assign n31765_o = n31764_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:47  */
  assign n31767_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:61  */
  assign n31768_o = n31767_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:953:64  */
  assign n31769_o = n31768_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:47  */
  assign n31771_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:61  */
  assign n31772_o = n31771_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:954:64  */
  assign n31773_o = n31772_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:48  */
  assign n31775_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:62  */
  assign n31776_o = n31775_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:955:65  */
  assign n31777_o = n31776_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:48  */
  assign n31779_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:62  */
  assign n31780_o = n31779_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:956:65  */
  assign n31781_o = n31780_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:48  */
  assign n31783_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:62  */
  assign n31784_o = n31783_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:957:65  */
  assign n31785_o = n31784_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:48  */
  assign n31787_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:62  */
  assign n31788_o = n31787_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:958:65  */
  assign n31789_o = n31788_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:48  */
  assign n31791_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:62  */
  assign n31792_o = n31791_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:959:65  */
  assign n31793_o = n31792_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:48  */
  assign n31795_o = n30970_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:62  */
  assign n31796_o = n31795_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:960:65  */
  assign n31797_o = n31796_o[15];
  assign n31798_o = n31734_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:943:11  */
  assign n31800_o = n31594_o == 5'b10011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:963:53  */
  assign n31802_o = hibi_dma_gpio_dir[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:964:53  */
  assign n31804_o = hibi_dma_gpio_dir[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:965:53  */
  assign n31806_o = hibi_dma_gpio_dir[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:966:53  */
  assign n31808_o = hibi_dma_gpio_dir[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:967:53  */
  assign n31810_o = hibi_dma_gpio_dir[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:968:53  */
  assign n31812_o = hibi_dma_gpio_dir[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:969:53  */
  assign n31814_o = hibi_dma_gpio_dir[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:970:53  */
  assign n31816_o = hibi_dma_gpio_dir[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:971:53  */
  assign n31818_o = hibi_dma_gpio_dir[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:972:53  */
  assign n31820_o = hibi_dma_gpio_dir[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:973:54  */
  assign n31822_o = hibi_dma_gpio_dir[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:974:54  */
  assign n31824_o = hibi_dma_gpio_dir[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:975:54  */
  assign n31826_o = hibi_dma_gpio_dir[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:976:54  */
  assign n31828_o = hibi_dma_gpio_dir[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:977:54  */
  assign n31830_o = hibi_dma_gpio_dir[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:978:54  */
  assign n31832_o = hibi_dma_gpio_dir[15];
  assign n31833_o = n31801_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:961:11  */
  assign n31835_o = n31594_o == 5'b10100;
  assign n31837_o = {n31835_o, n31800_o, n31733_o, n31728_o, n31723_o, n31718_o, n31707_o, n31702_o, n31697_o, n31692_o, n31681_o, n31676_o, n31671_o, n31666_o, n31655_o, n31650_o, n31645_o, n31640_o, n31629_o, n31618_o, n31599_o};
  assign n31838_o = n31631_o[0];
  assign n31839_o = n31642_o[0];
  assign n31840_o = n31647_o[0];
  assign n31841_o = n31652_o[0];
  assign n31842_o = n31657_o[0];
  assign n31843_o = n31668_o[0];
  assign n31844_o = n31673_o[0];
  assign n31845_o = n31678_o[0];
  assign n31846_o = n31683_o[0];
  assign n31847_o = n31694_o[0];
  assign n31848_o = n31699_o[0];
  assign n31849_o = n31704_o[0];
  assign n31850_o = n31709_o[0];
  assign n31851_o = n31720_o[0];
  assign n31852_o = n31725_o[0];
  assign n31853_o = n31730_o[0];
  assign n31854_o = n31836_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31855_o = n31802_o;
      21'b010000000000000000000: n31855_o = n31737_o;
      21'b001000000000000000000: n31855_o = n31853_o;
      21'b000100000000000000000: n31855_o = n31852_o;
      21'b000010000000000000000: n31855_o = n31851_o;
      21'b000001000000000000000: n31855_o = n31850_o;
      21'b000000100000000000000: n31855_o = n31849_o;
      21'b000000010000000000000: n31855_o = n31848_o;
      21'b000000001000000000000: n31855_o = n31847_o;
      21'b000000000100000000000: n31855_o = n31846_o;
      21'b000000000010000000000: n31855_o = n31845_o;
      21'b000000000001000000000: n31855_o = n31844_o;
      21'b000000000000100000000: n31855_o = n31843_o;
      21'b000000000000010000000: n31855_o = n31842_o;
      21'b000000000000001000000: n31855_o = n31841_o;
      21'b000000000000000100000: n31855_o = n31840_o;
      21'b000000000000000010000: n31855_o = n31839_o;
      21'b000000000000000001000: n31855_o = n31838_o;
      21'b000000000000000000100: n31855_o = 1'b0;
      21'b000000000000000000010: n31855_o = n31603_o;
      21'b000000000000000000001: n31855_o = n31596_o;
      default: n31855_o = n31854_o;
    endcase
  assign n31856_o = n31597_o[0];
  assign n31857_o = n31631_o[1];
  assign n31858_o = n31642_o[1];
  assign n31859_o = n31647_o[1];
  assign n31860_o = n31652_o[1];
  assign n31861_o = n31657_o[1];
  assign n31862_o = n31668_o[1];
  assign n31863_o = n31673_o[1];
  assign n31864_o = n31678_o[1];
  assign n31865_o = n31683_o[1];
  assign n31866_o = n31694_o[1];
  assign n31867_o = n31699_o[1];
  assign n31868_o = n31704_o[1];
  assign n31869_o = n31709_o[1];
  assign n31870_o = n31720_o[1];
  assign n31871_o = n31725_o[1];
  assign n31872_o = n31730_o[1];
  assign n31873_o = n31836_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31874_o = n31804_o;
      21'b010000000000000000000: n31874_o = n31741_o;
      21'b001000000000000000000: n31874_o = n31872_o;
      21'b000100000000000000000: n31874_o = n31871_o;
      21'b000010000000000000000: n31874_o = n31870_o;
      21'b000001000000000000000: n31874_o = n31869_o;
      21'b000000100000000000000: n31874_o = n31868_o;
      21'b000000010000000000000: n31874_o = n31867_o;
      21'b000000001000000000000: n31874_o = n31866_o;
      21'b000000000100000000000: n31874_o = n31865_o;
      21'b000000000010000000000: n31874_o = n31864_o;
      21'b000000000001000000000: n31874_o = n31863_o;
      21'b000000000000100000000: n31874_o = n31862_o;
      21'b000000000000010000000: n31874_o = n31861_o;
      21'b000000000000001000000: n31874_o = n31860_o;
      21'b000000000000000100000: n31874_o = n31859_o;
      21'b000000000000000010000: n31874_o = n31858_o;
      21'b000000000000000001000: n31874_o = n31857_o;
      21'b000000000000000000100: n31874_o = 1'b0;
      21'b000000000000000000010: n31874_o = n31607_o;
      21'b000000000000000000001: n31874_o = n31856_o;
      default: n31874_o = n31873_o;
    endcase
  assign n31875_o = n31597_o[1];
  assign n31876_o = n31631_o[2];
  assign n31877_o = n31642_o[2];
  assign n31878_o = n31647_o[2];
  assign n31879_o = n31652_o[2];
  assign n31880_o = n31657_o[2];
  assign n31881_o = n31668_o[2];
  assign n31882_o = n31673_o[2];
  assign n31883_o = n31678_o[2];
  assign n31884_o = n31683_o[2];
  assign n31885_o = n31694_o[2];
  assign n31886_o = n31699_o[2];
  assign n31887_o = n31704_o[2];
  assign n31888_o = n31709_o[2];
  assign n31889_o = n31720_o[2];
  assign n31890_o = n31725_o[2];
  assign n31891_o = n31730_o[2];
  assign n31892_o = n31836_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31893_o = n31806_o;
      21'b010000000000000000000: n31893_o = n31745_o;
      21'b001000000000000000000: n31893_o = n31891_o;
      21'b000100000000000000000: n31893_o = n31890_o;
      21'b000010000000000000000: n31893_o = n31889_o;
      21'b000001000000000000000: n31893_o = n31888_o;
      21'b000000100000000000000: n31893_o = n31887_o;
      21'b000000010000000000000: n31893_o = n31886_o;
      21'b000000001000000000000: n31893_o = n31885_o;
      21'b000000000100000000000: n31893_o = n31884_o;
      21'b000000000010000000000: n31893_o = n31883_o;
      21'b000000000001000000000: n31893_o = n31882_o;
      21'b000000000000100000000: n31893_o = n31881_o;
      21'b000000000000010000000: n31893_o = n31880_o;
      21'b000000000000001000000: n31893_o = n31879_o;
      21'b000000000000000100000: n31893_o = n31878_o;
      21'b000000000000000010000: n31893_o = n31877_o;
      21'b000000000000000001000: n31893_o = n31876_o;
      21'b000000000000000000100: n31893_o = 1'b0;
      21'b000000000000000000010: n31893_o = n31611_o;
      21'b000000000000000000001: n31893_o = n31875_o;
      default: n31893_o = n31892_o;
    endcase
  assign n31894_o = n31597_o[2];
  assign n31895_o = n31631_o[3];
  assign n31896_o = n31642_o[3];
  assign n31897_o = n31647_o[3];
  assign n31898_o = n31652_o[3];
  assign n31899_o = n31657_o[3];
  assign n31900_o = n31668_o[3];
  assign n31901_o = n31673_o[3];
  assign n31902_o = n31678_o[3];
  assign n31903_o = n31683_o[3];
  assign n31904_o = n31694_o[3];
  assign n31905_o = n31699_o[3];
  assign n31906_o = n31704_o[3];
  assign n31907_o = n31709_o[3];
  assign n31908_o = n31720_o[3];
  assign n31909_o = n31725_o[3];
  assign n31910_o = n31730_o[3];
  assign n31911_o = n31836_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31912_o = n31808_o;
      21'b010000000000000000000: n31912_o = n31749_o;
      21'b001000000000000000000: n31912_o = n31910_o;
      21'b000100000000000000000: n31912_o = n31909_o;
      21'b000010000000000000000: n31912_o = n31908_o;
      21'b000001000000000000000: n31912_o = n31907_o;
      21'b000000100000000000000: n31912_o = n31906_o;
      21'b000000010000000000000: n31912_o = n31905_o;
      21'b000000001000000000000: n31912_o = n31904_o;
      21'b000000000100000000000: n31912_o = n31903_o;
      21'b000000000010000000000: n31912_o = n31902_o;
      21'b000000000001000000000: n31912_o = n31901_o;
      21'b000000000000100000000: n31912_o = n31900_o;
      21'b000000000000010000000: n31912_o = n31899_o;
      21'b000000000000001000000: n31912_o = n31898_o;
      21'b000000000000000100000: n31912_o = n31897_o;
      21'b000000000000000010000: n31912_o = n31896_o;
      21'b000000000000000001000: n31912_o = n31895_o;
      21'b000000000000000000100: n31912_o = 1'b0;
      21'b000000000000000000010: n31912_o = n31615_o;
      21'b000000000000000000001: n31912_o = n31894_o;
      default: n31912_o = n31911_o;
    endcase
  assign n31913_o = n31597_o[3];
  assign n31914_o = n31616_o[0];
  assign n31915_o = n31627_o[0];
  assign n31916_o = n31631_o[4];
  assign n31917_o = n31642_o[4];
  assign n31918_o = n31647_o[4];
  assign n31919_o = n31653_o[0];
  assign n31920_o = n31657_o[4];
  assign n31921_o = n31668_o[4];
  assign n31922_o = n31673_o[4];
  assign n31923_o = n31679_o[0];
  assign n31924_o = n31683_o[4];
  assign n31925_o = n31694_o[4];
  assign n31926_o = n31699_o[4];
  assign n31927_o = n31705_o[0];
  assign n31928_o = n31709_o[4];
  assign n31929_o = n31720_o[4];
  assign n31930_o = n31725_o[4];
  assign n31931_o = n31731_o[0];
  assign n31932_o = n31836_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31933_o = n31810_o;
      21'b010000000000000000000: n31933_o = n31753_o;
      21'b001000000000000000000: n31933_o = n31931_o;
      21'b000100000000000000000: n31933_o = n31930_o;
      21'b000010000000000000000: n31933_o = n31929_o;
      21'b000001000000000000000: n31933_o = n31928_o;
      21'b000000100000000000000: n31933_o = n31927_o;
      21'b000000010000000000000: n31933_o = n31926_o;
      21'b000000001000000000000: n31933_o = n31925_o;
      21'b000000000100000000000: n31933_o = n31924_o;
      21'b000000000010000000000: n31933_o = n31923_o;
      21'b000000000001000000000: n31933_o = n31922_o;
      21'b000000000000100000000: n31933_o = n31921_o;
      21'b000000000000010000000: n31933_o = n31920_o;
      21'b000000000000001000000: n31933_o = n31919_o;
      21'b000000000000000100000: n31933_o = n31918_o;
      21'b000000000000000010000: n31933_o = n31917_o;
      21'b000000000000000001000: n31933_o = n31916_o;
      21'b000000000000000000100: n31933_o = n31915_o;
      21'b000000000000000000010: n31933_o = n31914_o;
      21'b000000000000000000001: n31933_o = n31913_o;
      default: n31933_o = n31932_o;
    endcase
  assign n31934_o = n31597_o[4];
  assign n31935_o = n31616_o[1];
  assign n31936_o = n31627_o[1];
  assign n31937_o = n31631_o[5];
  assign n31938_o = n31642_o[5];
  assign n31939_o = n31647_o[5];
  assign n31940_o = n31653_o[1];
  assign n31941_o = n31657_o[5];
  assign n31942_o = n31668_o[5];
  assign n31943_o = n31673_o[5];
  assign n31944_o = n31679_o[1];
  assign n31945_o = n31683_o[5];
  assign n31946_o = n31694_o[5];
  assign n31947_o = n31699_o[5];
  assign n31948_o = n31705_o[1];
  assign n31949_o = n31709_o[5];
  assign n31950_o = n31720_o[5];
  assign n31951_o = n31725_o[5];
  assign n31952_o = n31731_o[1];
  assign n31953_o = n31836_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31954_o = n31812_o;
      21'b010000000000000000000: n31954_o = n31757_o;
      21'b001000000000000000000: n31954_o = n31952_o;
      21'b000100000000000000000: n31954_o = n31951_o;
      21'b000010000000000000000: n31954_o = n31950_o;
      21'b000001000000000000000: n31954_o = n31949_o;
      21'b000000100000000000000: n31954_o = n31948_o;
      21'b000000010000000000000: n31954_o = n31947_o;
      21'b000000001000000000000: n31954_o = n31946_o;
      21'b000000000100000000000: n31954_o = n31945_o;
      21'b000000000010000000000: n31954_o = n31944_o;
      21'b000000000001000000000: n31954_o = n31943_o;
      21'b000000000000100000000: n31954_o = n31942_o;
      21'b000000000000010000000: n31954_o = n31941_o;
      21'b000000000000001000000: n31954_o = n31940_o;
      21'b000000000000000100000: n31954_o = n31939_o;
      21'b000000000000000010000: n31954_o = n31938_o;
      21'b000000000000000001000: n31954_o = n31937_o;
      21'b000000000000000000100: n31954_o = n31936_o;
      21'b000000000000000000010: n31954_o = n31935_o;
      21'b000000000000000000001: n31954_o = n31934_o;
      default: n31954_o = n31953_o;
    endcase
  assign n31955_o = n31597_o[5];
  assign n31956_o = n31616_o[2];
  assign n31957_o = n31627_o[2];
  assign n31958_o = n31631_o[6];
  assign n31959_o = n31642_o[6];
  assign n31960_o = n31647_o[6];
  assign n31961_o = n31653_o[2];
  assign n31962_o = n31657_o[6];
  assign n31963_o = n31668_o[6];
  assign n31964_o = n31673_o[6];
  assign n31965_o = n31679_o[2];
  assign n31966_o = n31683_o[6];
  assign n31967_o = n31694_o[6];
  assign n31968_o = n31699_o[6];
  assign n31969_o = n31705_o[2];
  assign n31970_o = n31709_o[6];
  assign n31971_o = n31720_o[6];
  assign n31972_o = n31725_o[6];
  assign n31973_o = n31731_o[2];
  assign n31974_o = n31836_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31975_o = n31814_o;
      21'b010000000000000000000: n31975_o = n31761_o;
      21'b001000000000000000000: n31975_o = n31973_o;
      21'b000100000000000000000: n31975_o = n31972_o;
      21'b000010000000000000000: n31975_o = n31971_o;
      21'b000001000000000000000: n31975_o = n31970_o;
      21'b000000100000000000000: n31975_o = n31969_o;
      21'b000000010000000000000: n31975_o = n31968_o;
      21'b000000001000000000000: n31975_o = n31967_o;
      21'b000000000100000000000: n31975_o = n31966_o;
      21'b000000000010000000000: n31975_o = n31965_o;
      21'b000000000001000000000: n31975_o = n31964_o;
      21'b000000000000100000000: n31975_o = n31963_o;
      21'b000000000000010000000: n31975_o = n31962_o;
      21'b000000000000001000000: n31975_o = n31961_o;
      21'b000000000000000100000: n31975_o = n31960_o;
      21'b000000000000000010000: n31975_o = n31959_o;
      21'b000000000000000001000: n31975_o = n31958_o;
      21'b000000000000000000100: n31975_o = n31957_o;
      21'b000000000000000000010: n31975_o = n31956_o;
      21'b000000000000000000001: n31975_o = n31955_o;
      default: n31975_o = n31974_o;
    endcase
  assign n31976_o = n31597_o[6];
  assign n31977_o = n31616_o[3];
  assign n31978_o = n31627_o[3];
  assign n31979_o = n31631_o[7];
  assign n31980_o = n31642_o[7];
  assign n31981_o = n31647_o[7];
  assign n31982_o = n31653_o[3];
  assign n31983_o = n31657_o[7];
  assign n31984_o = n31668_o[7];
  assign n31985_o = n31673_o[7];
  assign n31986_o = n31679_o[3];
  assign n31987_o = n31683_o[7];
  assign n31988_o = n31694_o[7];
  assign n31989_o = n31699_o[7];
  assign n31990_o = n31705_o[3];
  assign n31991_o = n31709_o[7];
  assign n31992_o = n31720_o[7];
  assign n31993_o = n31725_o[7];
  assign n31994_o = n31731_o[3];
  assign n31995_o = n31836_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n31996_o = n31816_o;
      21'b010000000000000000000: n31996_o = n31765_o;
      21'b001000000000000000000: n31996_o = n31994_o;
      21'b000100000000000000000: n31996_o = n31993_o;
      21'b000010000000000000000: n31996_o = n31992_o;
      21'b000001000000000000000: n31996_o = n31991_o;
      21'b000000100000000000000: n31996_o = n31990_o;
      21'b000000010000000000000: n31996_o = n31989_o;
      21'b000000001000000000000: n31996_o = n31988_o;
      21'b000000000100000000000: n31996_o = n31987_o;
      21'b000000000010000000000: n31996_o = n31986_o;
      21'b000000000001000000000: n31996_o = n31985_o;
      21'b000000000000100000000: n31996_o = n31984_o;
      21'b000000000000010000000: n31996_o = n31983_o;
      21'b000000000000001000000: n31996_o = n31982_o;
      21'b000000000000000100000: n31996_o = n31981_o;
      21'b000000000000000010000: n31996_o = n31980_o;
      21'b000000000000000001000: n31996_o = n31979_o;
      21'b000000000000000000100: n31996_o = n31978_o;
      21'b000000000000000000010: n31996_o = n31977_o;
      21'b000000000000000000001: n31996_o = n31976_o;
      default: n31996_o = n31995_o;
    endcase
  assign n31997_o = n31597_o[7];
  assign n31998_o = n31616_o[4];
  assign n31999_o = n31627_o[4];
  assign n32000_o = n31631_o[8];
  assign n32001_o = n31642_o[8];
  assign n32002_o = n31647_o[8];
  assign n32003_o = n31653_o[4];
  assign n32004_o = n31657_o[8];
  assign n32005_o = n31668_o[8];
  assign n32006_o = n31673_o[8];
  assign n32007_o = n31679_o[4];
  assign n32008_o = n31683_o[8];
  assign n32009_o = n31694_o[8];
  assign n32010_o = n31699_o[8];
  assign n32011_o = n31705_o[4];
  assign n32012_o = n31709_o[8];
  assign n32013_o = n31720_o[8];
  assign n32014_o = n31725_o[8];
  assign n32015_o = n31731_o[4];
  assign n32016_o = n31836_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32017_o = n31818_o;
      21'b010000000000000000000: n32017_o = n31769_o;
      21'b001000000000000000000: n32017_o = n32015_o;
      21'b000100000000000000000: n32017_o = n32014_o;
      21'b000010000000000000000: n32017_o = n32013_o;
      21'b000001000000000000000: n32017_o = n32012_o;
      21'b000000100000000000000: n32017_o = n32011_o;
      21'b000000010000000000000: n32017_o = n32010_o;
      21'b000000001000000000000: n32017_o = n32009_o;
      21'b000000000100000000000: n32017_o = n32008_o;
      21'b000000000010000000000: n32017_o = n32007_o;
      21'b000000000001000000000: n32017_o = n32006_o;
      21'b000000000000100000000: n32017_o = n32005_o;
      21'b000000000000010000000: n32017_o = n32004_o;
      21'b000000000000001000000: n32017_o = n32003_o;
      21'b000000000000000100000: n32017_o = n32002_o;
      21'b000000000000000010000: n32017_o = n32001_o;
      21'b000000000000000001000: n32017_o = n32000_o;
      21'b000000000000000000100: n32017_o = n31999_o;
      21'b000000000000000000010: n32017_o = n31998_o;
      21'b000000000000000000001: n32017_o = n31997_o;
      default: n32017_o = n32016_o;
    endcase
  assign n32018_o = n31597_o[8];
  assign n32019_o = n31616_o[5];
  assign n32020_o = n31627_o[5];
  assign n32021_o = n31631_o[9];
  assign n32022_o = n31642_o[9];
  assign n32023_o = n31647_o[9];
  assign n32024_o = n31653_o[5];
  assign n32025_o = n31657_o[9];
  assign n32026_o = n31668_o[9];
  assign n32027_o = n31673_o[9];
  assign n32028_o = n31679_o[5];
  assign n32029_o = n31683_o[9];
  assign n32030_o = n31694_o[9];
  assign n32031_o = n31699_o[9];
  assign n32032_o = n31705_o[5];
  assign n32033_o = n31709_o[9];
  assign n32034_o = n31720_o[9];
  assign n32035_o = n31725_o[9];
  assign n32036_o = n31731_o[5];
  assign n32037_o = n31836_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32038_o = n31820_o;
      21'b010000000000000000000: n32038_o = n31773_o;
      21'b001000000000000000000: n32038_o = n32036_o;
      21'b000100000000000000000: n32038_o = n32035_o;
      21'b000010000000000000000: n32038_o = n32034_o;
      21'b000001000000000000000: n32038_o = n32033_o;
      21'b000000100000000000000: n32038_o = n32032_o;
      21'b000000010000000000000: n32038_o = n32031_o;
      21'b000000001000000000000: n32038_o = n32030_o;
      21'b000000000100000000000: n32038_o = n32029_o;
      21'b000000000010000000000: n32038_o = n32028_o;
      21'b000000000001000000000: n32038_o = n32027_o;
      21'b000000000000100000000: n32038_o = n32026_o;
      21'b000000000000010000000: n32038_o = n32025_o;
      21'b000000000000001000000: n32038_o = n32024_o;
      21'b000000000000000100000: n32038_o = n32023_o;
      21'b000000000000000010000: n32038_o = n32022_o;
      21'b000000000000000001000: n32038_o = n32021_o;
      21'b000000000000000000100: n32038_o = n32020_o;
      21'b000000000000000000010: n32038_o = n32019_o;
      21'b000000000000000000001: n32038_o = n32018_o;
      default: n32038_o = n32037_o;
    endcase
  assign n32039_o = n31597_o[9];
  assign n32040_o = n31616_o[6];
  assign n32041_o = n31627_o[6];
  assign n32042_o = n31635_o[0];
  assign n32043_o = n31642_o[10];
  assign n32044_o = n31647_o[10];
  assign n32045_o = n31653_o[6];
  assign n32046_o = n31661_o[0];
  assign n32047_o = n31668_o[10];
  assign n32048_o = n31673_o[10];
  assign n32049_o = n31679_o[6];
  assign n32050_o = n31687_o[0];
  assign n32051_o = n31694_o[10];
  assign n32052_o = n31699_o[10];
  assign n32053_o = n31705_o[6];
  assign n32054_o = n31713_o[0];
  assign n32055_o = n31720_o[10];
  assign n32056_o = n31725_o[10];
  assign n32057_o = n31731_o[6];
  assign n32058_o = n31836_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32059_o = n31822_o;
      21'b010000000000000000000: n32059_o = n31777_o;
      21'b001000000000000000000: n32059_o = n32057_o;
      21'b000100000000000000000: n32059_o = n32056_o;
      21'b000010000000000000000: n32059_o = n32055_o;
      21'b000001000000000000000: n32059_o = n32054_o;
      21'b000000100000000000000: n32059_o = n32053_o;
      21'b000000010000000000000: n32059_o = n32052_o;
      21'b000000001000000000000: n32059_o = n32051_o;
      21'b000000000100000000000: n32059_o = n32050_o;
      21'b000000000010000000000: n32059_o = n32049_o;
      21'b000000000001000000000: n32059_o = n32048_o;
      21'b000000000000100000000: n32059_o = n32047_o;
      21'b000000000000010000000: n32059_o = n32046_o;
      21'b000000000000001000000: n32059_o = n32045_o;
      21'b000000000000000100000: n32059_o = n32044_o;
      21'b000000000000000010000: n32059_o = n32043_o;
      21'b000000000000000001000: n32059_o = n32042_o;
      21'b000000000000000000100: n32059_o = n32041_o;
      21'b000000000000000000010: n32059_o = n32040_o;
      21'b000000000000000000001: n32059_o = n32039_o;
      default: n32059_o = n32058_o;
    endcase
  assign n32060_o = n31597_o[10];
  assign n32061_o = n31616_o[7];
  assign n32062_o = n31627_o[7];
  assign n32063_o = n31635_o[1];
  assign n32064_o = n31642_o[11];
  assign n32065_o = n31647_o[11];
  assign n32066_o = n31653_o[7];
  assign n32067_o = n31661_o[1];
  assign n32068_o = n31668_o[11];
  assign n32069_o = n31673_o[11];
  assign n32070_o = n31679_o[7];
  assign n32071_o = n31687_o[1];
  assign n32072_o = n31694_o[11];
  assign n32073_o = n31699_o[11];
  assign n32074_o = n31705_o[7];
  assign n32075_o = n31713_o[1];
  assign n32076_o = n31720_o[11];
  assign n32077_o = n31725_o[11];
  assign n32078_o = n31731_o[7];
  assign n32079_o = n31836_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32080_o = n31824_o;
      21'b010000000000000000000: n32080_o = n31781_o;
      21'b001000000000000000000: n32080_o = n32078_o;
      21'b000100000000000000000: n32080_o = n32077_o;
      21'b000010000000000000000: n32080_o = n32076_o;
      21'b000001000000000000000: n32080_o = n32075_o;
      21'b000000100000000000000: n32080_o = n32074_o;
      21'b000000010000000000000: n32080_o = n32073_o;
      21'b000000001000000000000: n32080_o = n32072_o;
      21'b000000000100000000000: n32080_o = n32071_o;
      21'b000000000010000000000: n32080_o = n32070_o;
      21'b000000000001000000000: n32080_o = n32069_o;
      21'b000000000000100000000: n32080_o = n32068_o;
      21'b000000000000010000000: n32080_o = n32067_o;
      21'b000000000000001000000: n32080_o = n32066_o;
      21'b000000000000000100000: n32080_o = n32065_o;
      21'b000000000000000010000: n32080_o = n32064_o;
      21'b000000000000000001000: n32080_o = n32063_o;
      21'b000000000000000000100: n32080_o = n32062_o;
      21'b000000000000000000010: n32080_o = n32061_o;
      21'b000000000000000000001: n32080_o = n32060_o;
      default: n32080_o = n32079_o;
    endcase
  assign n32081_o = n31597_o[11];
  assign n32082_o = n31616_o[8];
  assign n32083_o = n31627_o[8];
  assign n32084_o = n31635_o[2];
  assign n32085_o = n31642_o[12];
  assign n32086_o = n31647_o[12];
  assign n32087_o = n31653_o[8];
  assign n32088_o = n31661_o[2];
  assign n32089_o = n31668_o[12];
  assign n32090_o = n31673_o[12];
  assign n32091_o = n31679_o[8];
  assign n32092_o = n31687_o[2];
  assign n32093_o = n31694_o[12];
  assign n32094_o = n31699_o[12];
  assign n32095_o = n31705_o[8];
  assign n32096_o = n31713_o[2];
  assign n32097_o = n31720_o[12];
  assign n32098_o = n31725_o[12];
  assign n32099_o = n31731_o[8];
  assign n32100_o = n31836_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32101_o = n31826_o;
      21'b010000000000000000000: n32101_o = n31785_o;
      21'b001000000000000000000: n32101_o = n32099_o;
      21'b000100000000000000000: n32101_o = n32098_o;
      21'b000010000000000000000: n32101_o = n32097_o;
      21'b000001000000000000000: n32101_o = n32096_o;
      21'b000000100000000000000: n32101_o = n32095_o;
      21'b000000010000000000000: n32101_o = n32094_o;
      21'b000000001000000000000: n32101_o = n32093_o;
      21'b000000000100000000000: n32101_o = n32092_o;
      21'b000000000010000000000: n32101_o = n32091_o;
      21'b000000000001000000000: n32101_o = n32090_o;
      21'b000000000000100000000: n32101_o = n32089_o;
      21'b000000000000010000000: n32101_o = n32088_o;
      21'b000000000000001000000: n32101_o = n32087_o;
      21'b000000000000000100000: n32101_o = n32086_o;
      21'b000000000000000010000: n32101_o = n32085_o;
      21'b000000000000000001000: n32101_o = n32084_o;
      21'b000000000000000000100: n32101_o = n32083_o;
      21'b000000000000000000010: n32101_o = n32082_o;
      21'b000000000000000000001: n32101_o = n32081_o;
      default: n32101_o = n32100_o;
    endcase
  assign n32102_o = n31597_o[12];
  assign n32103_o = n31616_o[9];
  assign n32104_o = n31627_o[9];
  assign n32105_o = n31635_o[3];
  assign n32106_o = n31642_o[13];
  assign n32107_o = n31647_o[13];
  assign n32108_o = n31653_o[9];
  assign n32109_o = n31661_o[3];
  assign n32110_o = n31668_o[13];
  assign n32111_o = n31673_o[13];
  assign n32112_o = n31679_o[9];
  assign n32113_o = n31687_o[3];
  assign n32114_o = n31694_o[13];
  assign n32115_o = n31699_o[13];
  assign n32116_o = n31705_o[9];
  assign n32117_o = n31713_o[3];
  assign n32118_o = n31720_o[13];
  assign n32119_o = n31725_o[13];
  assign n32120_o = n31731_o[9];
  assign n32121_o = n31836_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32122_o = n31828_o;
      21'b010000000000000000000: n32122_o = n31789_o;
      21'b001000000000000000000: n32122_o = n32120_o;
      21'b000100000000000000000: n32122_o = n32119_o;
      21'b000010000000000000000: n32122_o = n32118_o;
      21'b000001000000000000000: n32122_o = n32117_o;
      21'b000000100000000000000: n32122_o = n32116_o;
      21'b000000010000000000000: n32122_o = n32115_o;
      21'b000000001000000000000: n32122_o = n32114_o;
      21'b000000000100000000000: n32122_o = n32113_o;
      21'b000000000010000000000: n32122_o = n32112_o;
      21'b000000000001000000000: n32122_o = n32111_o;
      21'b000000000000100000000: n32122_o = n32110_o;
      21'b000000000000010000000: n32122_o = n32109_o;
      21'b000000000000001000000: n32122_o = n32108_o;
      21'b000000000000000100000: n32122_o = n32107_o;
      21'b000000000000000010000: n32122_o = n32106_o;
      21'b000000000000000001000: n32122_o = n32105_o;
      21'b000000000000000000100: n32122_o = n32104_o;
      21'b000000000000000000010: n32122_o = n32103_o;
      21'b000000000000000000001: n32122_o = n32102_o;
      default: n32122_o = n32121_o;
    endcase
  assign n32123_o = n31597_o[13];
  assign n32124_o = n31616_o[10];
  assign n32125_o = n31627_o[10];
  assign n32126_o = n31635_o[4];
  assign n32127_o = n31642_o[14];
  assign n32128_o = n31647_o[14];
  assign n32129_o = n31653_o[10];
  assign n32130_o = n31661_o[4];
  assign n32131_o = n31668_o[14];
  assign n32132_o = n31673_o[14];
  assign n32133_o = n31679_o[10];
  assign n32134_o = n31687_o[4];
  assign n32135_o = n31694_o[14];
  assign n32136_o = n31699_o[14];
  assign n32137_o = n31705_o[10];
  assign n32138_o = n31713_o[4];
  assign n32139_o = n31720_o[14];
  assign n32140_o = n31725_o[14];
  assign n32141_o = n31731_o[10];
  assign n32142_o = n31836_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32143_o = n31830_o;
      21'b010000000000000000000: n32143_o = n31793_o;
      21'b001000000000000000000: n32143_o = n32141_o;
      21'b000100000000000000000: n32143_o = n32140_o;
      21'b000010000000000000000: n32143_o = n32139_o;
      21'b000001000000000000000: n32143_o = n32138_o;
      21'b000000100000000000000: n32143_o = n32137_o;
      21'b000000010000000000000: n32143_o = n32136_o;
      21'b000000001000000000000: n32143_o = n32135_o;
      21'b000000000100000000000: n32143_o = n32134_o;
      21'b000000000010000000000: n32143_o = n32133_o;
      21'b000000000001000000000: n32143_o = n32132_o;
      21'b000000000000100000000: n32143_o = n32131_o;
      21'b000000000000010000000: n32143_o = n32130_o;
      21'b000000000000001000000: n32143_o = n32129_o;
      21'b000000000000000100000: n32143_o = n32128_o;
      21'b000000000000000010000: n32143_o = n32127_o;
      21'b000000000000000001000: n32143_o = n32126_o;
      21'b000000000000000000100: n32143_o = n32125_o;
      21'b000000000000000000010: n32143_o = n32124_o;
      21'b000000000000000000001: n32143_o = n32123_o;
      default: n32143_o = n32142_o;
    endcase
  assign n32144_o = n31597_o[14];
  assign n32145_o = n31616_o[11];
  assign n32146_o = n31627_o[11];
  assign n32147_o = n31642_o[15];
  assign n32148_o = n31647_o[15];
  assign n32149_o = n31653_o[11];
  assign n32150_o = n31668_o[15];
  assign n32151_o = n31673_o[15];
  assign n32152_o = n31679_o[11];
  assign n32153_o = n31694_o[15];
  assign n32154_o = n31699_o[15];
  assign n32155_o = n31705_o[11];
  assign n32156_o = n31720_o[15];
  assign n32157_o = n31725_o[15];
  assign n32158_o = n31731_o[11];
  assign n32159_o = n31836_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32160_o = n31832_o;
      21'b010000000000000000000: n32160_o = n31797_o;
      21'b001000000000000000000: n32160_o = n32158_o;
      21'b000100000000000000000: n32160_o = n32157_o;
      21'b000010000000000000000: n32160_o = n32156_o;
      21'b000001000000000000000: n32160_o = n31711_o;
      21'b000000100000000000000: n32160_o = n32155_o;
      21'b000000010000000000000: n32160_o = n32154_o;
      21'b000000001000000000000: n32160_o = n32153_o;
      21'b000000000100000000000: n32160_o = n31685_o;
      21'b000000000010000000000: n32160_o = n32152_o;
      21'b000000000001000000000: n32160_o = n32151_o;
      21'b000000000000100000000: n32160_o = n32150_o;
      21'b000000000000010000000: n32160_o = n31659_o;
      21'b000000000000001000000: n32160_o = n32149_o;
      21'b000000000000000100000: n32160_o = n32148_o;
      21'b000000000000000010000: n32160_o = n32147_o;
      21'b000000000000000001000: n32160_o = n31633_o;
      21'b000000000000000000100: n32160_o = n32146_o;
      21'b000000000000000000010: n32160_o = n32145_o;
      21'b000000000000000000001: n32160_o = n32144_o;
      default: n32160_o = n32159_o;
    endcase
  assign n32161_o = n31597_o[19:15];
  assign n32162_o = n31616_o[16:12];
  assign n32163_o = n31627_o[16:12];
  assign n32164_o = n31643_o[4:0];
  assign n32165_o = n31648_o[4:0];
  assign n32166_o = n31653_o[16:12];
  assign n32167_o = n31669_o[4:0];
  assign n32168_o = n31674_o[4:0];
  assign n32169_o = n31679_o[16:12];
  assign n32170_o = n31695_o[4:0];
  assign n32171_o = n31700_o[4:0];
  assign n32172_o = n31705_o[16:12];
  assign n32173_o = n31721_o[4:0];
  assign n32174_o = n31726_o[4:0];
  assign n32175_o = n31731_o[16:12];
  assign n32176_o = n31798_o[4:0];
  assign n32177_o = n31833_o[4:0];
  assign n32178_o = n31836_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32179_o = n32177_o;
      21'b010000000000000000000: n32179_o = n32176_o;
      21'b001000000000000000000: n32179_o = n32175_o;
      21'b000100000000000000000: n32179_o = n32174_o;
      21'b000010000000000000000: n32179_o = n32173_o;
      21'b000001000000000000000: n32179_o = n31714_o;
      21'b000000100000000000000: n32179_o = n32172_o;
      21'b000000010000000000000: n32179_o = n32171_o;
      21'b000000001000000000000: n32179_o = n32170_o;
      21'b000000000100000000000: n32179_o = n31688_o;
      21'b000000000010000000000: n32179_o = n32169_o;
      21'b000000000001000000000: n32179_o = n32168_o;
      21'b000000000000100000000: n32179_o = n32167_o;
      21'b000000000000010000000: n32179_o = n31662_o;
      21'b000000000000001000000: n32179_o = n32166_o;
      21'b000000000000000100000: n32179_o = n32165_o;
      21'b000000000000000010000: n32179_o = n32164_o;
      21'b000000000000000001000: n32179_o = n31636_o;
      21'b000000000000000000100: n32179_o = n32163_o;
      21'b000000000000000000010: n32179_o = n32162_o;
      21'b000000000000000000001: n32179_o = n32161_o;
      default: n32179_o = n32178_o;
    endcase
  assign n32180_o = n31597_o[20];
  assign n32181_o = n31616_o[17];
  assign n32182_o = n31627_o[17];
  assign n32183_o = n31643_o[5];
  assign n32184_o = n31648_o[5];
  assign n32185_o = n31653_o[17];
  assign n32186_o = n31669_o[5];
  assign n32187_o = n31674_o[5];
  assign n32188_o = n31679_o[17];
  assign n32189_o = n31695_o[5];
  assign n32190_o = n31700_o[5];
  assign n32191_o = n31705_o[17];
  assign n32192_o = n31721_o[5];
  assign n32193_o = n31726_o[5];
  assign n32194_o = n31731_o[17];
  assign n32195_o = n31798_o[5];
  assign n32196_o = n31833_o[5];
  assign n32197_o = n31836_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:867:9  */
  always @*
    case (n31837_o)
      21'b100000000000000000000: n32198_o = n32196_o;
      21'b010000000000000000000: n32198_o = n32195_o;
      21'b001000000000000000000: n32198_o = n32194_o;
      21'b000100000000000000000: n32198_o = n32193_o;
      21'b000010000000000000000: n32198_o = n32192_o;
      21'b000001000000000000000: n32198_o = n31716_o;
      21'b000000100000000000000: n32198_o = n32191_o;
      21'b000000010000000000000: n32198_o = n32190_o;
      21'b000000001000000000000: n32198_o = n32189_o;
      21'b000000000100000000000: n32198_o = n31690_o;
      21'b000000000010000000000: n32198_o = n32188_o;
      21'b000000000001000000000: n32198_o = n32187_o;
      21'b000000000000100000000: n32198_o = n32186_o;
      21'b000000000000010000000: n32198_o = n31664_o;
      21'b000000000000001000000: n32198_o = n32185_o;
      21'b000000000000000100000: n32198_o = n32184_o;
      21'b000000000000000010000: n32198_o = n32183_o;
      21'b000000000000000001000: n32198_o = n31638_o;
      21'b000000000000000000100: n32198_o = n32182_o;
      21'b000000000000000000010: n32198_o = n32181_o;
      21'b000000000000000000001: n32198_o = n32180_o;
      default: n32198_o = n32197_o;
    endcase
  assign n32199_o = {n32198_o, n32179_o, n32160_o, n32143_o, n32122_o, n32101_o, n32080_o, n32059_o, n32038_o, n32017_o, n31996_o, n31975_o, n31954_o, n31933_o, n31912_o, n31893_o, n31874_o, n31855_o};
  assign n32200_o = n32207_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:866:7  */
  assign n32201_o = n31593_o ? n32199_o : n32200_o;
  assign n32202_o = {n31592_o, n32201_o};
  assign n32204_o = {1'b0, 22'b0000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:863:5  */
  always @(posedge clk_i or posedge n31586_o)
    if (n31586_o)
      n32207_q <= n32204_o;
    else
      n32207_q <= n32202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_regfile.vhd:860:5  */
  assign n32208_o = {hibi_dma_gpio_dir, n31583_o, n31577_o, n31540_o, n31539_o, n31538_o, n31537_o, n31536_o, n31535_o, n31534_o, n31533_o, n31532_o, n31531_o, n31530_o, n31529_o, n31528_o, n31527_o, n31526_o, n31525_o, n31523_o, n31517_o, hibi_dma_trigger_mask3, n31511_o, n31505_o, hibi_dma_hibi_addr3, n31483_o, n31477_o, hibi_dma_mem_addr3, n31455_o, n31449_o, hibi_dma_cfg3, n31427_o, n31421_o, hibi_dma_trigger_mask2, n31395_o, n31389_o, hibi_dma_hibi_addr2, n31367_o, n31361_o, hibi_dma_mem_addr2, n31339_o, n31333_o, hibi_dma_cfg2, n31311_o, n31305_o, hibi_dma_trigger_mask1, n31279_o, n31273_o, hibi_dma_hibi_addr1, n31251_o, n31245_o, hibi_dma_mem_addr1, n31223_o, n31217_o, hibi_dma_cfg1, n31195_o, n31189_o, hibi_dma_trigger_mask0, n31163_o, n31157_o, hibi_dma_hibi_addr0, n31135_o, n31129_o, hibi_dma_mem_addr0, n31107_o, n31101_o, hibi_dma_cfg0, n31079_o, n31073_o, n31048_o, n31047_o, n31046_o, n31045_o, n31043_o, n31037_o, n31031_o, n31025_o, hibi_dma_ctrl, n31019_o, n31013_o};
endmodule

module simd_mul
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  start_i,
   input  [1:0] mul_i_size,
   input  mul_i_dt,
   input  mul_i_mac,
   input  mul_i_op,
   input  mul_i_long,
   input  [63:0] mul_i_op_a,
   input  [63:0] mul_i_op_b,
   input  [63:0] mul_i_op_c,
   output [63:0] mul_o_result,
   output ready_o);
  wire [197:0] n29121_o;
  wire [63:0] n29123_o;
  wire [132:0] mult;
  wire [67:0] muli0_mul;
  wire [170:0] r;
  wire [170:0] rin;
  wire muli0_mul_o_valid;
  wire [2:0] muli0_mul_o_ovflw;
  wire [63:0] muli0_mul_o_result;
  wire [31:0] n29125_o;
  wire [31:0] n29126_o;
  wire n29127_o;
  wire n29128_o;
  wire n29129_o;
  wire n29130_o;
  wire n29131_o;
  wire [63:0] n29132_o;
  wire [67:0] n29133_o;
  wire [2:0] n29143_o;
  wire [1:0] n29147_o;
  wire n29151_o;
  wire n29155_o;
  wire [1:0] n29158_o;
  reg [2:0] n29159_o;
  reg [2:0] n29160_o;
  wire [1:0] n29161_o;
  wire [63:0] n29163_o;
  wire [159:0] n29164_o;
  wire [170:0] n29165_o;
  wire [5:0] n29166_o;
  wire [2:0] n29167_o;
  wire [31:0] n29181_o;
  wire [31:0] n29184_o;
  wire [63:0] n29185_o;
  wire [63:0] n29203_o;
  wire [159:0] n29204_o;
  wire [170:0] n29205_o;
  wire [5:0] n29206_o;
  wire [2:0] n29207_o;
  wire [31:0] n29221_o;
  wire [31:0] n29224_o;
  wire [63:0] n29225_o;
  wire [63:0] n29243_o;
  wire [159:0] n29244_o;
  wire [170:0] n29245_o;
  wire [5:0] n29246_o;
  wire [2:0] n29247_o;
  wire [31:0] n29261_o;
  wire [31:0] n29264_o;
  wire [63:0] n29265_o;
  wire n29282_o;
  wire n29284_o;
  wire n29286_o;
  wire [3:0] n29292_o;
  wire [3:0] n29293_o;
  wire [3:0] n29294_o;
  wire [3:0] n29295_o;
  wire [3:0] n29296_o;
  wire [3:0] n29297_o;
  wire [15:0] n29298_o;
  wire [7:0] n29299_o;
  wire [23:0] n29300_o;
  wire [31:0] n29303_o;
  wire n29305_o;
  wire [3:0] n29311_o;
  wire [3:0] n29312_o;
  wire [3:0] n29313_o;
  wire [3:0] n29314_o;
  wire [3:0] n29315_o;
  wire [3:0] n29316_o;
  wire [15:0] n29317_o;
  wire [7:0] n29318_o;
  wire [23:0] n29319_o;
  wire [31:0] n29322_o;
  wire n29324_o;
  wire [3:0] n29330_o;
  wire [3:0] n29331_o;
  wire [3:0] n29332_o;
  wire [3:0] n29333_o;
  wire [3:0] n29334_o;
  wire [3:0] n29335_o;
  wire [15:0] n29336_o;
  wire [7:0] n29337_o;
  wire [23:0] n29338_o;
  wire [31:0] n29341_o;
  wire [31:0] n29351_o;
  wire [31:0] n29361_o;
  wire [31:0] n29371_o;
  wire [95:0] n29372_o;
  wire [95:0] n29373_o;
  wire [95:0] n29374_o;
  wire n29376_o;
  wire [63:0] n29378_o;
  wire [159:0] n29379_o;
  wire [170:0] n29380_o;
  wire [1:0] n29381_o;
  wire [31:0] n29395_o;
  wire [31:0] n29398_o;
  wire [63:0] n29399_o;
  wire [63:0] n29417_o;
  wire [159:0] n29418_o;
  wire [170:0] n29419_o;
  wire [1:0] n29420_o;
  wire [31:0] n29434_o;
  wire [31:0] n29437_o;
  wire [63:0] n29438_o;
  wire [63:0] n29456_o;
  wire [159:0] n29457_o;
  wire [170:0] n29458_o;
  wire [1:0] n29459_o;
  wire [31:0] n29473_o;
  wire [31:0] n29476_o;
  wire [63:0] n29477_o;
  wire n29494_o;
  wire n29496_o;
  wire n29498_o;
  wire [3:0] n29504_o;
  wire [3:0] n29505_o;
  wire [3:0] n29506_o;
  wire [3:0] n29507_o;
  wire [15:0] n29508_o;
  wire [31:0] n29511_o;
  wire n29513_o;
  wire [3:0] n29519_o;
  wire [3:0] n29520_o;
  wire [3:0] n29521_o;
  wire [3:0] n29522_o;
  wire [15:0] n29523_o;
  wire [31:0] n29526_o;
  wire n29528_o;
  wire [3:0] n29534_o;
  wire [3:0] n29535_o;
  wire [3:0] n29536_o;
  wire [3:0] n29537_o;
  wire [15:0] n29538_o;
  wire [31:0] n29541_o;
  wire [31:0] n29551_o;
  wire [31:0] n29561_o;
  wire [31:0] n29571_o;
  wire [95:0] n29572_o;
  wire [95:0] n29573_o;
  wire [95:0] n29574_o;
  wire n29576_o;
  wire [63:0] n29578_o;
  wire [159:0] n29579_o;
  wire [170:0] n29580_o;
  wire n29581_o;
  wire [31:0] n29595_o;
  wire [31:0] n29598_o;
  wire [63:0] n29599_o;
  wire [63:0] n29617_o;
  wire [63:0] n29618_o;
  wire [63:0] n29619_o;
  wire [170:0] n29620_o;
  wire n29621_o;
  wire [31:0] n29635_o;
  wire [31:0] n29638_o;
  wire [63:0] n29639_o;
  wire [63:0] n29657_o;
  wire [63:0] n29658_o;
  wire [31:0] n29659_o;
  wire [170:0] n29660_o;
  wire n29661_o;
  wire [31:0] n29675_o;
  wire [31:0] n29678_o;
  wire [63:0] n29679_o;
  wire [1:0] n29696_o;
  wire [31:0] n29697_o;
  wire [31:0] n29698_o;
  reg [31:0] n29699_o;
  wire [31:0] n29700_o;
  wire [31:0] n29701_o;
  reg [31:0] n29702_o;
  wire [31:0] n29703_o;
  wire [31:0] n29704_o;
  reg [31:0] n29705_o;
  wire [10:0] n29712_o;
  wire [95:0] n29713_o;
  wire [10:0] n29714_o;
  wire [10:0] n29715_o;
  wire [95:0] n29716_o;
  wire [95:0] n29717_o;
  wire n29725_o;
  wire [5:0] n29726_o;
  wire [2:0] n29727_o;
  wire [2:0] n29729_o;
  wire [1:0] n29730_o;
  wire [63:0] n29732_o;
  wire [3:0] n29733_o;
  wire [163:0] n29734_o;
  wire [170:0] n29735_o;
  wire [5:0] n29736_o;
  wire [2:0] n29737_o;
  wire [31:0] n29751_o;
  wire [31:0] n29754_o;
  wire [63:0] n29755_o;
  wire [63:0] n29773_o;
  wire [3:0] n29774_o;
  wire [163:0] n29775_o;
  wire [170:0] n29776_o;
  wire [5:0] n29777_o;
  wire [2:0] n29778_o;
  wire [31:0] n29792_o;
  wire [31:0] n29795_o;
  wire [63:0] n29796_o;
  wire [63:0] n29814_o;
  wire [3:0] n29815_o;
  wire [163:0] n29816_o;
  wire [170:0] n29817_o;
  wire [5:0] n29818_o;
  wire [2:0] n29819_o;
  wire [31:0] n29833_o;
  wire [31:0] n29836_o;
  wire [63:0] n29837_o;
  wire n29854_o;
  wire n29856_o;
  wire n29858_o;
  wire [3:0] n29864_o;
  wire [3:0] n29865_o;
  wire [3:0] n29866_o;
  wire [3:0] n29867_o;
  wire [3:0] n29868_o;
  wire [3:0] n29869_o;
  wire [15:0] n29870_o;
  wire [7:0] n29871_o;
  wire [23:0] n29872_o;
  wire [31:0] n29875_o;
  wire n29877_o;
  wire [3:0] n29883_o;
  wire [3:0] n29884_o;
  wire [3:0] n29885_o;
  wire [3:0] n29886_o;
  wire [3:0] n29887_o;
  wire [3:0] n29888_o;
  wire [15:0] n29889_o;
  wire [7:0] n29890_o;
  wire [23:0] n29891_o;
  wire [31:0] n29894_o;
  wire n29896_o;
  wire [3:0] n29902_o;
  wire [3:0] n29903_o;
  wire [3:0] n29904_o;
  wire [3:0] n29905_o;
  wire [3:0] n29906_o;
  wire [3:0] n29907_o;
  wire [15:0] n29908_o;
  wire [7:0] n29909_o;
  wire [23:0] n29910_o;
  wire [31:0] n29913_o;
  wire [31:0] n29923_o;
  wire [31:0] n29933_o;
  wire [31:0] n29943_o;
  wire [95:0] n29944_o;
  wire [95:0] n29945_o;
  wire [95:0] n29946_o;
  wire n29948_o;
  wire [63:0] n29950_o;
  wire [3:0] n29951_o;
  wire [163:0] n29952_o;
  wire [170:0] n29953_o;
  wire [1:0] n29954_o;
  wire [31:0] n29968_o;
  wire [31:0] n29971_o;
  wire [63:0] n29972_o;
  wire [63:0] n29990_o;
  wire [3:0] n29991_o;
  wire [163:0] n29992_o;
  wire [170:0] n29993_o;
  wire [1:0] n29994_o;
  wire [31:0] n30008_o;
  wire [31:0] n30011_o;
  wire [63:0] n30012_o;
  wire [63:0] n30030_o;
  wire [3:0] n30031_o;
  wire [163:0] n30032_o;
  wire [170:0] n30033_o;
  wire [1:0] n30034_o;
  wire [31:0] n30048_o;
  wire [31:0] n30051_o;
  wire [63:0] n30052_o;
  wire n30069_o;
  wire n30071_o;
  wire n30073_o;
  wire [3:0] n30079_o;
  wire [3:0] n30080_o;
  wire [3:0] n30081_o;
  wire [3:0] n30082_o;
  wire [15:0] n30083_o;
  wire [31:0] n30086_o;
  wire n30088_o;
  wire [3:0] n30094_o;
  wire [3:0] n30095_o;
  wire [3:0] n30096_o;
  wire [3:0] n30097_o;
  wire [15:0] n30098_o;
  wire [31:0] n30101_o;
  wire n30103_o;
  wire [3:0] n30109_o;
  wire [3:0] n30110_o;
  wire [3:0] n30111_o;
  wire [3:0] n30112_o;
  wire [15:0] n30113_o;
  wire [31:0] n30116_o;
  wire [31:0] n30126_o;
  wire [31:0] n30136_o;
  wire [31:0] n30146_o;
  wire [95:0] n30147_o;
  wire [95:0] n30148_o;
  wire [95:0] n30149_o;
  wire n30151_o;
  wire [63:0] n30153_o;
  wire [3:0] n30154_o;
  wire [163:0] n30155_o;
  wire [170:0] n30156_o;
  wire n30157_o;
  wire [31:0] n30171_o;
  wire [31:0] n30174_o;
  wire [63:0] n30175_o;
  wire [63:0] n30193_o;
  wire [3:0] n30194_o;
  wire [67:0] n30195_o;
  wire [63:0] n30196_o;
  wire [170:0] n30197_o;
  wire n30198_o;
  wire [31:0] n30212_o;
  wire [31:0] n30215_o;
  wire [63:0] n30216_o;
  wire [63:0] n30234_o;
  wire [3:0] n30235_o;
  wire [67:0] n30236_o;
  wire [31:0] n30237_o;
  wire [170:0] n30238_o;
  wire n30239_o;
  wire [31:0] n30253_o;
  wire [31:0] n30256_o;
  wire [63:0] n30257_o;
  wire [1:0] n30274_o;
  wire [31:0] n30275_o;
  wire [31:0] n30276_o;
  reg [31:0] n30277_o;
  wire [31:0] n30278_o;
  wire [31:0] n30279_o;
  reg [31:0] n30280_o;
  wire [31:0] n30281_o;
  wire [31:0] n30282_o;
  reg [31:0] n30283_o;
  wire [3:0] n30290_o;
  wire [67:0] n30291_o;
  wire [170:0] n30292_o;
  wire [5:0] n30293_o;
  wire [2:0] n30294_o;
  wire n30296_o;
  wire [2:0] n30298_o;
  wire [2:0] n30299_o;
  wire n30300_o;
  wire [5:0] n30301_o;
  wire [2:0] n30302_o;
  wire [2:0] n30304_o;
  wire [1:0] n30305_o;
  wire [63:0] n30307_o;
  wire [5:0] n30308_o;
  wire [2:0] n30309_o;
  wire [7:0] n30310_o;
  wire [31:0] n30324_o;
  wire [31:0] n30327_o;
  wire [63:0] n30328_o;
  wire [31:0] n30350_o;
  wire [31:0] n30353_o;
  wire [63:0] n30354_o;
  wire n30357_o;
  wire [63:0] n30359_o;
  wire [1:0] n30360_o;
  wire [15:0] n30361_o;
  wire [31:0] n30375_o;
  wire [31:0] n30378_o;
  wire [63:0] n30379_o;
  wire [31:0] n30401_o;
  wire [31:0] n30404_o;
  wire [63:0] n30405_o;
  wire n30408_o;
  wire [63:0] n30410_o;
  wire n30411_o;
  wire [31:0] n30412_o;
  wire [31:0] n30426_o;
  wire [31:0] n30429_o;
  wire [63:0] n30430_o;
  wire [31:0] n30452_o;
  wire [31:0] n30455_o;
  wire [63:0] n30456_o;
  wire [1:0] n30458_o;
  reg [63:0] n30459_o;
  wire [2:0] n30460_o;
  wire [2:0] n30461_o;
  wire [63:0] n30462_o;
  wire [63:0] n30463_o;
  wire n30465_o;
  wire [5:0] n30466_o;
  wire [2:0] n30467_o;
  wire [2:0] n30469_o;
  wire [5:0] n30471_o;
  wire [2:0] n30472_o;
  wire n30474_o;
  wire [3:0] n30477_o;
  wire [3:0] n30478_o;
  wire [3:0] n30479_o;
  wire [1:0] n30480_o;
  wire [63:0] n30482_o;
  wire [5:0] n30483_o;
  wire [2:0] n30484_o;
  wire [7:0] n30485_o;
  wire [31:0] n30499_o;
  wire [31:0] n30502_o;
  wire [63:0] n30503_o;
  wire [31:0] n30525_o;
  wire [31:0] n30528_o;
  wire [63:0] n30529_o;
  wire n30532_o;
  wire [63:0] n30534_o;
  wire [1:0] n30535_o;
  wire [15:0] n30536_o;
  wire [31:0] n30550_o;
  wire [31:0] n30553_o;
  wire [63:0] n30554_o;
  wire [31:0] n30576_o;
  wire [31:0] n30579_o;
  wire [63:0] n30580_o;
  wire n30583_o;
  wire [63:0] n30585_o;
  wire n30586_o;
  wire [31:0] n30587_o;
  wire [31:0] n30601_o;
  wire [31:0] n30604_o;
  wire [63:0] n30605_o;
  wire [31:0] n30627_o;
  wire [31:0] n30630_o;
  wire [63:0] n30631_o;
  wire [1:0] n30633_o;
  reg [63:0] n30634_o;
  wire n30636_o;
  wire n30639_o;
  wire [3:0] n30640_o;
  wire [2:0] n30641_o;
  wire [2:0] n30642_o;
  wire [2:0] n30643_o;
  reg [2:0] n30644_o;
  wire n30645_o;
  wire n30646_o;
  wire n30647_o;
  reg n30648_o;
  wire [2:0] n30649_o;
  wire [2:0] n30650_o;
  reg [2:0] n30651_o;
  wire [2:0] n30652_o;
  wire [2:0] n30653_o;
  reg [2:0] n30654_o;
  wire n30655_o;
  wire n30656_o;
  reg n30657_o;
  wire [63:0] n30658_o;
  reg [63:0] n30659_o;
  wire [31:0] n30660_o;
  wire [31:0] n30661_o;
  reg [31:0] n30662_o;
  wire [31:0] n30663_o;
  wire [31:0] n30664_o;
  reg [31:0] n30665_o;
  wire [31:0] n30666_o;
  wire [31:0] n30667_o;
  reg [31:0] n30668_o;
  wire n30683_o;
  wire [31:0] n30684_o;
  wire [31:0] n30685_o;
  wire [31:0] n30686_o;
  wire [63:0] n30687_o;
  wire n30688_o;
  wire n30689_o;
  wire n30690_o;
  wire n30691_o;
  wire [63:0] n30692_o;
  wire n30693_o;
  wire [170:0] n30694_o;
  wire n30698_o;
  wire [170:0] n30701_o;
  wire [170:0] n30707_o;
  reg [170:0] n30708_q;
  wire [132:0] n30709_o;
  wire [7:0] n30710_o;
  wire [7:0] n30711_o;
  wire [7:0] n30712_o;
  wire [7:0] n30713_o;
  wire [7:0] n30714_o;
  wire [7:0] n30715_o;
  wire [7:0] n30716_o;
  wire [7:0] n30717_o;
  wire [1:0] n30718_o;
  reg [7:0] n30719_o;
  wire [1:0] n30720_o;
  reg [7:0] n30721_o;
  wire n30722_o;
  wire [7:0] n30723_o;
  wire [7:0] n30724_o;
  wire [7:0] n30725_o;
  wire [7:0] n30726_o;
  wire [7:0] n30727_o;
  wire [7:0] n30728_o;
  wire [7:0] n30729_o;
  wire [7:0] n30730_o;
  wire [7:0] n30731_o;
  wire [1:0] n30732_o;
  reg [7:0] n30733_o;
  wire [1:0] n30734_o;
  reg [7:0] n30735_o;
  wire n30736_o;
  wire [7:0] n30737_o;
  wire [7:0] n30738_o;
  wire [7:0] n30739_o;
  wire [7:0] n30740_o;
  wire [7:0] n30741_o;
  wire [7:0] n30742_o;
  wire [7:0] n30743_o;
  wire [7:0] n30744_o;
  wire [7:0] n30745_o;
  wire [1:0] n30746_o;
  reg [7:0] n30747_o;
  wire [1:0] n30748_o;
  reg [7:0] n30749_o;
  wire n30750_o;
  wire [7:0] n30751_o;
  wire [15:0] n30752_o;
  wire [15:0] n30753_o;
  wire [15:0] n30754_o;
  wire [15:0] n30755_o;
  wire [1:0] n30756_o;
  reg [15:0] n30757_o;
  wire [15:0] n30758_o;
  wire [15:0] n30759_o;
  wire [15:0] n30760_o;
  wire [15:0] n30761_o;
  wire [1:0] n30762_o;
  reg [15:0] n30763_o;
  wire [15:0] n30764_o;
  wire [15:0] n30765_o;
  wire [15:0] n30766_o;
  wire [15:0] n30767_o;
  wire [1:0] n30768_o;
  reg [15:0] n30769_o;
  wire [31:0] n30770_o;
  wire [31:0] n30771_o;
  wire [31:0] n30772_o;
  wire [31:0] n30773_o;
  wire [31:0] n30774_o;
  wire [31:0] n30775_o;
  wire [31:0] n30776_o;
  wire [31:0] n30777_o;
  wire [31:0] n30778_o;
  wire [7:0] n30779_o;
  wire [7:0] n30780_o;
  wire [7:0] n30781_o;
  wire [7:0] n30782_o;
  wire [7:0] n30783_o;
  wire [7:0] n30784_o;
  wire [7:0] n30785_o;
  wire [7:0] n30786_o;
  wire [1:0] n30787_o;
  reg [7:0] n30788_o;
  wire [1:0] n30789_o;
  reg [7:0] n30790_o;
  wire n30791_o;
  wire [7:0] n30792_o;
  wire [7:0] n30793_o;
  wire [7:0] n30794_o;
  wire [7:0] n30795_o;
  wire [7:0] n30796_o;
  wire [7:0] n30797_o;
  wire [7:0] n30798_o;
  wire [7:0] n30799_o;
  wire [7:0] n30800_o;
  wire [1:0] n30801_o;
  reg [7:0] n30802_o;
  wire [1:0] n30803_o;
  reg [7:0] n30804_o;
  wire n30805_o;
  wire [7:0] n30806_o;
  wire [7:0] n30807_o;
  wire [7:0] n30808_o;
  wire [7:0] n30809_o;
  wire [7:0] n30810_o;
  wire [7:0] n30811_o;
  wire [7:0] n30812_o;
  wire [7:0] n30813_o;
  wire [7:0] n30814_o;
  wire [1:0] n30815_o;
  reg [7:0] n30816_o;
  wire [1:0] n30817_o;
  reg [7:0] n30818_o;
  wire n30819_o;
  wire [7:0] n30820_o;
  wire [15:0] n30821_o;
  wire [15:0] n30822_o;
  wire [15:0] n30823_o;
  wire [15:0] n30824_o;
  wire [1:0] n30825_o;
  reg [15:0] n30826_o;
  wire [15:0] n30827_o;
  wire [15:0] n30828_o;
  wire [15:0] n30829_o;
  wire [15:0] n30830_o;
  wire [1:0] n30831_o;
  reg [15:0] n30832_o;
  wire [15:0] n30833_o;
  wire [15:0] n30834_o;
  wire [15:0] n30835_o;
  wire [15:0] n30836_o;
  wire [1:0] n30837_o;
  reg [15:0] n30838_o;
  wire [31:0] n30839_o;
  wire [31:0] n30840_o;
  wire [31:0] n30841_o;
  wire [31:0] n30842_o;
  wire [31:0] n30843_o;
  wire [31:0] n30844_o;
  wire [31:0] n30845_o;
  wire [31:0] n30846_o;
  wire [31:0] n30847_o;
  wire n30848_o;
  wire n30849_o;
  wire n30850_o;
  wire n30851_o;
  wire n30852_o;
  wire n30853_o;
  wire n30854_o;
  wire n30855_o;
  wire n30856_o;
  wire n30857_o;
  wire n30858_o;
  wire n30859_o;
  wire n30860_o;
  wire n30861_o;
  wire n30862_o;
  wire n30863_o;
  wire n30864_o;
  wire n30865_o;
  wire [7:0] n30866_o;
  wire [7:0] n30867_o;
  wire [7:0] n30868_o;
  wire [7:0] n30869_o;
  wire [7:0] n30870_o;
  wire [7:0] n30871_o;
  wire [7:0] n30872_o;
  wire [7:0] n30873_o;
  wire [7:0] n30874_o;
  wire [7:0] n30875_o;
  wire [7:0] n30876_o;
  wire [7:0] n30877_o;
  wire [7:0] n30878_o;
  wire [7:0] n30879_o;
  wire [7:0] n30880_o;
  wire [7:0] n30881_o;
  wire [63:0] n30882_o;
  wire n30883_o;
  wire n30884_o;
  wire n30885_o;
  wire n30886_o;
  wire n30887_o;
  wire n30888_o;
  wire n30889_o;
  wire n30890_o;
  wire [15:0] n30891_o;
  wire [15:0] n30892_o;
  wire [15:0] n30893_o;
  wire [15:0] n30894_o;
  wire [15:0] n30895_o;
  wire [15:0] n30896_o;
  wire [15:0] n30897_o;
  wire [15:0] n30898_o;
  wire [63:0] n30899_o;
  wire n30900_o;
  wire n30901_o;
  wire [31:0] n30902_o;
  wire [31:0] n30903_o;
  wire [31:0] n30904_o;
  wire [31:0] n30905_o;
  wire [63:0] n30906_o;
  wire n30907_o;
  wire n30908_o;
  wire n30909_o;
  wire n30910_o;
  wire n30911_o;
  wire n30912_o;
  wire n30913_o;
  wire n30914_o;
  wire n30915_o;
  wire n30916_o;
  wire n30917_o;
  wire n30918_o;
  wire n30919_o;
  wire n30920_o;
  wire n30921_o;
  wire n30922_o;
  wire n30923_o;
  wire n30924_o;
  wire [7:0] n30925_o;
  wire [7:0] n30926_o;
  wire [7:0] n30927_o;
  wire [7:0] n30928_o;
  wire [7:0] n30929_o;
  wire [7:0] n30930_o;
  wire [7:0] n30931_o;
  wire [7:0] n30932_o;
  wire [7:0] n30933_o;
  wire [7:0] n30934_o;
  wire [7:0] n30935_o;
  wire [7:0] n30936_o;
  wire [7:0] n30937_o;
  wire [7:0] n30938_o;
  wire [7:0] n30939_o;
  wire [7:0] n30940_o;
  wire [63:0] n30941_o;
  wire n30942_o;
  wire n30943_o;
  wire n30944_o;
  wire n30945_o;
  wire n30946_o;
  wire n30947_o;
  wire n30948_o;
  wire n30949_o;
  wire [15:0] n30950_o;
  wire [15:0] n30951_o;
  wire [15:0] n30952_o;
  wire [15:0] n30953_o;
  wire [15:0] n30954_o;
  wire [15:0] n30955_o;
  wire [15:0] n30956_o;
  wire [15:0] n30957_o;
  wire [63:0] n30958_o;
  wire n30959_o;
  wire n30960_o;
  wire [31:0] n30961_o;
  wire [31:0] n30962_o;
  wire [31:0] n30963_o;
  wire [31:0] n30964_o;
  wire [63:0] n30965_o;
  assign mul_o_result = n29123_o;
  assign ready_o = n30693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  assign n29121_o = {mul_i_op_c, mul_i_op_b, mul_i_op_a, mul_i_long, mul_i_op, mul_i_mac, mul_i_dt, mul_i_size};
  assign n29123_o = n30692_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:58:10  */
  assign mult = n30709_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:59:10  */
  assign muli0_mul = n29133_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:61:10  */
  assign r = n30708_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:61:13  */
  assign rin = n30694_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:67:3  */
  mul32x32 muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .mul_i_op_a(n29125_o),
    .mul_i_op_b(n29126_o),
    .mul_i_sign(n29127_o),
    .mul_i_start(n29128_o),
    .mul_i_mac(n29129_o),
    .mul_i_op(n29130_o),
    .mul_i_long(n29131_o),
    .mul_i_acc(n29132_o),
    .mul_o_valid(muli0_mul_o_valid),
    .mul_o_ovflw(muli0_mul_o_ovflw),
    .mul_o_result(muli0_mul_o_result));
  assign n29125_o = mult[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n29126_o = mult[63:32];
  assign n29127_o = mult[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n29128_o = mult[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n29129_o = mult[66];
  assign n29130_o = mult[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n29131_o = mult[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:15  */
  assign n29132_o = mult[132:69];
  assign n29133_o = {muli0_mul_o_result, muli0_mul_o_ovflw, muli0_mul_o_valid};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:12  */
  assign n29143_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:35  */
  assign n29147_o = n29121_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:101:26  */
  assign n29151_o = n29147_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:104:26  */
  assign n29155_o = n29147_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:64:14  */
  assign n29158_o = {n29155_o, n29151_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:24  */
  always @*
    case (n29158_o)
      2'b10: n29159_o = 3'b011;
      2'b01: n29159_o = 3'b111;
      default: n29159_o = 3'b001;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:100:24  */
  always @*
    case (n29158_o)
      2'b10: n29160_o = 3'b011;
      2'b01: n29160_o = 3'b111;
      default: n29160_o = 3'b001;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:35  */
  assign n29161_o = n29121_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:61  */
  assign n29163_o = n29121_o[69:6];
  assign n29164_o = r[170:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:61:14  */
  assign n29165_o = {n29164_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:69  */
  assign n29166_o = n29165_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:114:75  */
  assign n29167_o = n29166_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29181_o = n29163_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29184_o = n29163_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29185_o = {n29184_o, n29181_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:61  */
  assign n29203_o = n29121_o[133:70];
  assign n29204_o = r[170:11];
  assign n29205_o = {n29204_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:69  */
  assign n29206_o = n29205_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:115:75  */
  assign n29207_o = n29206_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29221_o = n29203_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29224_o = n29203_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29225_o = {n29224_o, n29221_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:61  */
  assign n29243_o = n29121_o[197:134];
  assign n29244_o = r[170:11];
  assign n29245_o = {n29244_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:69  */
  assign n29246_o = n29245_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:116:75  */
  assign n29247_o = n29246_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29261_o = n29243_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29264_o = n29243_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29265_o = {n29264_o, n29261_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:37  */
  assign n29282_o = n29121_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:40  */
  assign n29284_o = n29282_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:119:72  */
  assign n29286_o = n30723_o[7];
  assign n29292_o = {n29286_o, n29286_o, n29286_o, n29286_o};
  assign n29293_o = {n29286_o, n29286_o, n29286_o, n29286_o};
  assign n29294_o = {n29286_o, n29286_o, n29286_o, n29286_o};
  assign n29295_o = {n29286_o, n29286_o, n29286_o, n29286_o};
  assign n29296_o = {n29286_o, n29286_o, n29286_o, n29286_o};
  assign n29297_o = {n29286_o, n29286_o, n29286_o, n29286_o};
  assign n29298_o = {n29292_o, n29293_o, n29294_o, n29295_o};
  assign n29299_o = {n29296_o, n29297_o};
  assign n29300_o = {n29298_o, n29299_o};
  assign n29303_o = {n29300_o, n30723_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:120:72  */
  assign n29305_o = n30737_o[7];
  assign n29311_o = {n29305_o, n29305_o, n29305_o, n29305_o};
  assign n29312_o = {n29305_o, n29305_o, n29305_o, n29305_o};
  assign n29313_o = {n29305_o, n29305_o, n29305_o, n29305_o};
  assign n29314_o = {n29305_o, n29305_o, n29305_o, n29305_o};
  assign n29315_o = {n29305_o, n29305_o, n29305_o, n29305_o};
  assign n29316_o = {n29305_o, n29305_o, n29305_o, n29305_o};
  assign n29317_o = {n29311_o, n29312_o, n29313_o, n29314_o};
  assign n29318_o = {n29315_o, n29316_o};
  assign n29319_o = {n29317_o, n29318_o};
  assign n29322_o = {n29319_o, n30737_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:121:72  */
  assign n29324_o = n30751_o[7];
  assign n29330_o = {n29324_o, n29324_o, n29324_o, n29324_o};
  assign n29331_o = {n29324_o, n29324_o, n29324_o, n29324_o};
  assign n29332_o = {n29324_o, n29324_o, n29324_o, n29324_o};
  assign n29333_o = {n29324_o, n29324_o, n29324_o, n29324_o};
  assign n29334_o = {n29324_o, n29324_o, n29324_o, n29324_o};
  assign n29335_o = {n29324_o, n29324_o, n29324_o, n29324_o};
  assign n29336_o = {n29330_o, n29331_o, n29332_o, n29333_o};
  assign n29337_o = {n29334_o, n29335_o};
  assign n29338_o = {n29336_o, n29337_o};
  assign n29341_o = {n29338_o, n30751_o};
  assign n29351_o = {24'b000000000000000000000000, n30723_o};
  assign n29361_o = {24'b000000000000000000000000, n30737_o};
  assign n29371_o = {24'b000000000000000000000000, n30751_o};
  assign n29372_o = {n29371_o, n29361_o, n29351_o};
  assign n29373_o = {n29341_o, n29322_o, n29303_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:118:28  */
  assign n29374_o = n29284_o ? n29373_o : n29372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:113:26  */
  assign n29376_o = n29161_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:129:61  */
  assign n29378_o = n29121_o[69:6];
  assign n29379_o = r[170:11];
  assign n29380_o = {n29379_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:129:79  */
  assign n29381_o = n29380_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29395_o = n29378_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29398_o = n29378_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29399_o = {n29398_o, n29395_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:130:61  */
  assign n29417_o = n29121_o[133:70];
  assign n29418_o = r[170:11];
  assign n29419_o = {n29418_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:130:79  */
  assign n29420_o = n29419_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29434_o = n29417_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29437_o = n29417_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29438_o = {n29437_o, n29434_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:131:61  */
  assign n29456_o = n29121_o[197:134];
  assign n29457_o = r[170:11];
  assign n29458_o = {n29457_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:131:79  */
  assign n29459_o = n29458_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29473_o = n29456_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29476_o = n29456_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29477_o = {n29476_o, n29473_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:37  */
  assign n29494_o = n29121_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:40  */
  assign n29496_o = n29494_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:134:72  */
  assign n29498_o = n30757_o[15];
  assign n29504_o = {n29498_o, n29498_o, n29498_o, n29498_o};
  assign n29505_o = {n29498_o, n29498_o, n29498_o, n29498_o};
  assign n29506_o = {n29498_o, n29498_o, n29498_o, n29498_o};
  assign n29507_o = {n29498_o, n29498_o, n29498_o, n29498_o};
  assign n29508_o = {n29504_o, n29505_o, n29506_o, n29507_o};
  assign n29511_o = {n29508_o, n30757_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:135:72  */
  assign n29513_o = n30763_o[15];
  assign n29519_o = {n29513_o, n29513_o, n29513_o, n29513_o};
  assign n29520_o = {n29513_o, n29513_o, n29513_o, n29513_o};
  assign n29521_o = {n29513_o, n29513_o, n29513_o, n29513_o};
  assign n29522_o = {n29513_o, n29513_o, n29513_o, n29513_o};
  assign n29523_o = {n29519_o, n29520_o, n29521_o, n29522_o};
  assign n29526_o = {n29523_o, n30763_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:136:72  */
  assign n29528_o = n30769_o[15];
  assign n29534_o = {n29528_o, n29528_o, n29528_o, n29528_o};
  assign n29535_o = {n29528_o, n29528_o, n29528_o, n29528_o};
  assign n29536_o = {n29528_o, n29528_o, n29528_o, n29528_o};
  assign n29537_o = {n29528_o, n29528_o, n29528_o, n29528_o};
  assign n29538_o = {n29534_o, n29535_o, n29536_o, n29537_o};
  assign n29541_o = {n29538_o, n30769_o};
  assign n29551_o = {16'b0000000000000000, n30757_o};
  assign n29561_o = {16'b0000000000000000, n30763_o};
  assign n29571_o = {16'b0000000000000000, n30769_o};
  assign n29572_o = {n29571_o, n29561_o, n29551_o};
  assign n29573_o = {n29541_o, n29526_o, n29511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:133:28  */
  assign n29574_o = n29496_o ? n29573_o : n29572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:128:26  */
  assign n29576_o = n29161_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:144:63  */
  assign n29578_o = n29121_o[69:6];
  assign n29579_o = r[170:11];
  assign n29580_o = {n29579_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:144:81  */
  assign n29581_o = n29580_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29595_o = n29578_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29598_o = n29578_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n29599_o = {n29598_o, n29595_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:145:63  */
  assign n29617_o = n29121_o[133:70];
  assign n29618_o = r[74:11];
  assign n29619_o = r[170:107];
  assign n29620_o = {n29619_o, n30772_o, n29618_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:145:81  */
  assign n29621_o = n29620_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29635_o = n29617_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29638_o = n29617_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n29639_o = {n29638_o, n29635_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:146:63  */
  assign n29657_o = n29121_o[197:134];
  assign n29658_o = r[74:11];
  assign n29659_o = r[170:139];
  assign n29660_o = {n29659_o, n30775_o, n30772_o, n29658_o, 1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:146:81  */
  assign n29661_o = n29660_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29675_o = n29657_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29678_o = n29657_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n29679_o = {n29678_o, n29675_o};
  assign n29696_o = {n29576_o, n29376_o};
  assign n29697_o = n29374_o[31:0];
  assign n29698_o = n29574_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n29696_o)
      2'b10: n29699_o = n29698_o;
      2'b01: n29699_o = n29697_o;
      default: n29699_o = n30772_o;
    endcase
  assign n29700_o = n29374_o[63:32];
  assign n29701_o = n29574_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n29696_o)
      2'b10: n29702_o = n29701_o;
      2'b01: n29702_o = n29700_o;
      default: n29702_o = n30775_o;
    endcase
  assign n29703_o = n29374_o[95:64];
  assign n29704_o = n29574_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:112:24  */
  always @*
    case (n29696_o)
      2'b10: n29705_o = n29704_o;
      2'b01: n29705_o = n29703_o;
      default: n29705_o = n30778_o;
    endcase
  assign n29712_o = {1'b1, n29160_o, n29159_o, 1'b0, 3'b001};
  assign n29713_o = {n29705_o, n29702_o, n29699_o};
  assign n29714_o = r[10:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:22  */
  assign n29715_o = start_i ? n29712_o : n29714_o;
  assign n29716_o = r[170:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:22  */
  assign n29717_o = start_i ? n29713_o : n29716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:95:7  */
  assign n29725_o = n29143_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:48  */
  assign n29726_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:54  */
  assign n29727_o = n29726_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:59  */
  assign n29729_o = n29727_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:33  */
  assign n29730_o = n29121_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:61  */
  assign n29732_o = n29121_o[69:6];
  assign n29733_o = r[3:0];
  assign n29734_o = r[170:7];
  assign n29735_o = {n29734_o, n29729_o, n29733_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:69  */
  assign n29736_o = n29735_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:155:75  */
  assign n29737_o = n29736_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29751_o = n29732_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29754_o = n29732_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29755_o = {n29754_o, n29751_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:61  */
  assign n29773_o = n29121_o[133:70];
  assign n29774_o = r[3:0];
  assign n29775_o = r[170:7];
  assign n29776_o = {n29775_o, n29729_o, n29774_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:69  */
  assign n29777_o = n29776_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:156:75  */
  assign n29778_o = n29777_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29792_o = n29773_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29795_o = n29773_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29796_o = {n29795_o, n29792_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:61  */
  assign n29814_o = n29121_o[197:134];
  assign n29815_o = r[3:0];
  assign n29816_o = r[170:7];
  assign n29817_o = {n29816_o, n29729_o, n29815_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:69  */
  assign n29818_o = n29817_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:157:75  */
  assign n29819_o = n29818_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29833_o = n29814_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29836_o = n29814_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n29837_o = {n29836_o, n29833_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:35  */
  assign n29854_o = n29121_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:38  */
  assign n29856_o = n29854_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:160:72  */
  assign n29858_o = n30792_o[7];
  assign n29864_o = {n29858_o, n29858_o, n29858_o, n29858_o};
  assign n29865_o = {n29858_o, n29858_o, n29858_o, n29858_o};
  assign n29866_o = {n29858_o, n29858_o, n29858_o, n29858_o};
  assign n29867_o = {n29858_o, n29858_o, n29858_o, n29858_o};
  assign n29868_o = {n29858_o, n29858_o, n29858_o, n29858_o};
  assign n29869_o = {n29858_o, n29858_o, n29858_o, n29858_o};
  assign n29870_o = {n29864_o, n29865_o, n29866_o, n29867_o};
  assign n29871_o = {n29868_o, n29869_o};
  assign n29872_o = {n29870_o, n29871_o};
  assign n29875_o = {n29872_o, n30792_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:161:72  */
  assign n29877_o = n30806_o[7];
  assign n29883_o = {n29877_o, n29877_o, n29877_o, n29877_o};
  assign n29884_o = {n29877_o, n29877_o, n29877_o, n29877_o};
  assign n29885_o = {n29877_o, n29877_o, n29877_o, n29877_o};
  assign n29886_o = {n29877_o, n29877_o, n29877_o, n29877_o};
  assign n29887_o = {n29877_o, n29877_o, n29877_o, n29877_o};
  assign n29888_o = {n29877_o, n29877_o, n29877_o, n29877_o};
  assign n29889_o = {n29883_o, n29884_o, n29885_o, n29886_o};
  assign n29890_o = {n29887_o, n29888_o};
  assign n29891_o = {n29889_o, n29890_o};
  assign n29894_o = {n29891_o, n30806_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:162:72  */
  assign n29896_o = n30820_o[7];
  assign n29902_o = {n29896_o, n29896_o, n29896_o, n29896_o};
  assign n29903_o = {n29896_o, n29896_o, n29896_o, n29896_o};
  assign n29904_o = {n29896_o, n29896_o, n29896_o, n29896_o};
  assign n29905_o = {n29896_o, n29896_o, n29896_o, n29896_o};
  assign n29906_o = {n29896_o, n29896_o, n29896_o, n29896_o};
  assign n29907_o = {n29896_o, n29896_o, n29896_o, n29896_o};
  assign n29908_o = {n29902_o, n29903_o, n29904_o, n29905_o};
  assign n29909_o = {n29906_o, n29907_o};
  assign n29910_o = {n29908_o, n29909_o};
  assign n29913_o = {n29910_o, n30820_o};
  assign n29923_o = {24'b000000000000000000000000, n30792_o};
  assign n29933_o = {24'b000000000000000000000000, n30806_o};
  assign n29943_o = {24'b000000000000000000000000, n30820_o};
  assign n29944_o = {n29943_o, n29933_o, n29923_o};
  assign n29945_o = {n29913_o, n29894_o, n29875_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:159:26  */
  assign n29946_o = n29856_o ? n29945_o : n29944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:154:24  */
  assign n29948_o = n29730_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:170:61  */
  assign n29950_o = n29121_o[69:6];
  assign n29951_o = r[3:0];
  assign n29952_o = r[170:7];
  assign n29953_o = {n29952_o, n29729_o, n29951_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:170:79  */
  assign n29954_o = n29953_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29968_o = n29950_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n29971_o = n29950_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n29972_o = {n29971_o, n29968_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:171:61  */
  assign n29990_o = n29121_o[133:70];
  assign n29991_o = r[3:0];
  assign n29992_o = r[170:7];
  assign n29993_o = {n29992_o, n29729_o, n29991_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:171:79  */
  assign n29994_o = n29993_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30008_o = n29990_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30011_o = n29990_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30012_o = {n30011_o, n30008_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:172:61  */
  assign n30030_o = n29121_o[197:134];
  assign n30031_o = r[3:0];
  assign n30032_o = r[170:7];
  assign n30033_o = {n30032_o, n29729_o, n30031_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:172:79  */
  assign n30034_o = n30033_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30048_o = n30030_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30051_o = n30030_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30052_o = {n30051_o, n30048_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:35  */
  assign n30069_o = n29121_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:38  */
  assign n30071_o = n30069_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:175:72  */
  assign n30073_o = n30826_o[15];
  assign n30079_o = {n30073_o, n30073_o, n30073_o, n30073_o};
  assign n30080_o = {n30073_o, n30073_o, n30073_o, n30073_o};
  assign n30081_o = {n30073_o, n30073_o, n30073_o, n30073_o};
  assign n30082_o = {n30073_o, n30073_o, n30073_o, n30073_o};
  assign n30083_o = {n30079_o, n30080_o, n30081_o, n30082_o};
  assign n30086_o = {n30083_o, n30826_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:176:72  */
  assign n30088_o = n30832_o[15];
  assign n30094_o = {n30088_o, n30088_o, n30088_o, n30088_o};
  assign n30095_o = {n30088_o, n30088_o, n30088_o, n30088_o};
  assign n30096_o = {n30088_o, n30088_o, n30088_o, n30088_o};
  assign n30097_o = {n30088_o, n30088_o, n30088_o, n30088_o};
  assign n30098_o = {n30094_o, n30095_o, n30096_o, n30097_o};
  assign n30101_o = {n30098_o, n30832_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:177:72  */
  assign n30103_o = n30838_o[15];
  assign n30109_o = {n30103_o, n30103_o, n30103_o, n30103_o};
  assign n30110_o = {n30103_o, n30103_o, n30103_o, n30103_o};
  assign n30111_o = {n30103_o, n30103_o, n30103_o, n30103_o};
  assign n30112_o = {n30103_o, n30103_o, n30103_o, n30103_o};
  assign n30113_o = {n30109_o, n30110_o, n30111_o, n30112_o};
  assign n30116_o = {n30113_o, n30838_o};
  assign n30126_o = {16'b0000000000000000, n30826_o};
  assign n30136_o = {16'b0000000000000000, n30832_o};
  assign n30146_o = {16'b0000000000000000, n30838_o};
  assign n30147_o = {n30146_o, n30136_o, n30126_o};
  assign n30148_o = {n30116_o, n30101_o, n30086_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:174:26  */
  assign n30149_o = n30071_o ? n30148_o : n30147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:169:24  */
  assign n30151_o = n29730_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:185:63  */
  assign n30153_o = n29121_o[69:6];
  assign n30154_o = r[3:0];
  assign n30155_o = r[170:7];
  assign n30156_o = {n30155_o, n29729_o, n30154_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:185:81  */
  assign n30157_o = n30156_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30171_o = n30153_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30174_o = n30153_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30175_o = {n30174_o, n30171_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:186:63  */
  assign n30193_o = n29121_o[133:70];
  assign n30194_o = r[3:0];
  assign n30195_o = r[74:7];
  assign n30196_o = r[170:107];
  assign n30197_o = {n30196_o, n30841_o, n30195_o, n29729_o, n30194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:186:81  */
  assign n30198_o = n30197_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30212_o = n30193_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30215_o = n30193_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30216_o = {n30215_o, n30212_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:187:63  */
  assign n30234_o = n29121_o[197:134];
  assign n30235_o = r[3:0];
  assign n30236_o = r[74:7];
  assign n30237_o = r[170:139];
  assign n30238_o = {n30237_o, n30844_o, n30841_o, n30236_o, n29729_o, n30235_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:187:81  */
  assign n30239_o = n30238_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30253_o = n30234_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30256_o = n30234_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30257_o = {n30256_o, n30253_o};
  assign n30274_o = {n30151_o, n29948_o};
  assign n30275_o = n29946_o[31:0];
  assign n30276_o = n30149_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n30274_o)
      2'b10: n30277_o = n30276_o;
      2'b01: n30277_o = n30275_o;
      default: n30277_o = n30841_o;
    endcase
  assign n30278_o = n29946_o[63:32];
  assign n30279_o = n30149_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n30274_o)
      2'b10: n30280_o = n30279_o;
      2'b01: n30280_o = n30278_o;
      default: n30280_o = n30844_o;
    endcase
  assign n30281_o = n29946_o[95:64];
  assign n30282_o = n30149_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:152:22  */
  always @*
    case (n30274_o)
      2'b10: n30283_o = n30282_o;
      2'b01: n30283_o = n30281_o;
      default: n30283_o = n30847_o;
    endcase
  assign n30290_o = r[3:0];
  assign n30291_o = r[74:7];
  assign n30292_o = {n30283_o, n30280_o, n30277_o, n30291_o, n29729_o, n30290_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:27  */
  assign n30293_o = n30292_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:33  */
  assign n30294_o = n30293_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:38  */
  assign n30296_o = n30294_o == 3'b000;
  assign n30298_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:190:22  */
  assign n30299_o = n30296_o ? 3'b010 : n30298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:35  */
  assign n30300_o = muli0_mul[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:48  */
  assign n30301_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:54  */
  assign n30302_o = n30301_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:196:61  */
  assign n30304_o = n30302_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:198:35  */
  assign n30305_o = n29121_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:57  */
  assign n30307_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:65  */
  assign n30308_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:71  */
  assign n30309_o = n30308_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:200:95  */
  assign n30310_o = muli0_mul[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30324_o = n30307_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30327_o = n30307_o[63:32];
  assign n30328_o = {n30327_o, n30324_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30350_o = n30882_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30353_o = n30882_o[63:32];
  assign n30354_o = {n30353_o, n30350_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:199:26  */
  assign n30357_o = n30305_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:57  */
  assign n30359_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:77  */
  assign n30360_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:202:107  */
  assign n30361_o = muli0_mul[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30375_o = n30359_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30378_o = n30359_o[63:32];
  assign n30379_o = {n30378_o, n30375_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30401_o = n30899_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30404_o = n30899_o[63:32];
  assign n30405_o = {n30404_o, n30401_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:201:26  */
  assign n30408_o = n30305_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:59  */
  assign n30410_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:79  */
  assign n30411_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:204:109  */
  assign n30412_o = muli0_mul[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30426_o = n30410_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30429_o = n30410_o[63:32];
  assign n30430_o = {n30429_o, n30426_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30452_o = n30906_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30455_o = n30906_o[63:32];
  assign n30456_o = {n30455_o, n30452_o};
  assign n30458_o = {n30408_o, n30357_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:198:24  */
  always @*
    case (n30458_o)
      2'b10: n30459_o = n30405_o;
      2'b01: n30459_o = n30354_o;
      default: n30459_o = n30456_o;
    endcase
  assign n30460_o = r[9:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:22  */
  assign n30461_o = n30300_o ? n30304_o : n30460_o;
  assign n30462_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:195:22  */
  assign n30463_o = n30300_o ? n30459_o : n30462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:151:7  */
  assign n30465_o = n29143_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:48  */
  assign n30466_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:54  */
  assign n30467_o = n30466_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:61  */
  assign n30469_o = n30467_o - 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:27  */
  assign n30471_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:33  */
  assign n30472_o = n30471_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:40  */
  assign n30474_o = n30472_o == 3'b000;
  assign n30477_o = {1'b1, 3'b011};
  assign n30478_o = r[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:211:22  */
  assign n30479_o = n30474_o ? n30477_o : n30478_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:216:33  */
  assign n30480_o = n29121_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:57  */
  assign n30482_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:65  */
  assign n30483_o = r[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:71  */
  assign n30484_o = n30483_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:218:95  */
  assign n30485_o = muli0_mul[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30499_o = n30482_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30502_o = n30482_o[63:32];
  assign n30503_o = {n30502_o, n30499_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30525_o = n30941_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30528_o = n30941_o[63:32];
  assign n30529_o = {n30528_o, n30525_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:217:24  */
  assign n30532_o = n30480_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:57  */
  assign n30534_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:77  */
  assign n30535_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:220:107  */
  assign n30536_o = muli0_mul[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30550_o = n30534_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30553_o = n30534_o[63:32];
  assign n30554_o = {n30553_o, n30550_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30576_o = n30958_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30579_o = n30958_o[63:32];
  assign n30580_o = {n30579_o, n30576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:219:24  */
  assign n30583_o = n30480_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:59  */
  assign n30585_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:79  */
  assign n30586_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:222:109  */
  assign n30587_o = muli0_mul[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30601_o = n30585_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n30604_o = n30585_o[63:32];
  assign n30605_o = {n30604_o, n30601_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30627_o = n30965_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n30630_o = n30965_o[63:32];
  assign n30631_o = {n30630_o, n30627_o};
  assign n30633_o = {n30583_o, n30532_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:216:22  */
  always @*
    case (n30633_o)
      2'b10: n30634_o = n30580_o;
      2'b01: n30634_o = n30529_o;
      default: n30634_o = n30631_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:208:7  */
  assign n30636_o = n29143_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:225:7  */
  assign n30639_o = n29143_o == 3'b011;
  assign n30640_o = {n30639_o, n30636_o, n30465_o, n29725_o};
  assign n30641_o = n29715_o[2:0];
  assign n30642_o = n30479_o[2:0];
  assign n30643_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30644_o = 3'b000;
      4'b0100: n30644_o = n30642_o;
      4'b0010: n30644_o = n30299_o;
      4'b0001: n30644_o = n30641_o;
      default: n30644_o = n30643_o;
    endcase
  assign n30645_o = n29715_o[3];
  assign n30646_o = n30479_o[3];
  assign n30647_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30648_o = n30647_o;
      4'b0100: n30648_o = n30646_o;
      4'b0010: n30648_o = n30647_o;
      4'b0001: n30648_o = n30645_o;
      default: n30648_o = n30647_o;
    endcase
  assign n30649_o = n29715_o[6:4];
  assign n30650_o = r[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30651_o = n30650_o;
      4'b0100: n30651_o = n30650_o;
      4'b0010: n30651_o = n29729_o;
      4'b0001: n30651_o = n30649_o;
      default: n30651_o = n30650_o;
    endcase
  assign n30652_o = n29715_o[9:7];
  assign n30653_o = r[9:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30654_o = n30653_o;
      4'b0100: n30654_o = n30469_o;
      4'b0010: n30654_o = n30461_o;
      4'b0001: n30654_o = n30652_o;
      default: n30654_o = n30653_o;
    endcase
  assign n30655_o = n29715_o[10];
  assign n30656_o = r[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30657_o = n30656_o;
      4'b0100: n30657_o = 1'b0;
      4'b0010: n30657_o = n30656_o;
      4'b0001: n30657_o = n30655_o;
      default: n30657_o = n30656_o;
    endcase
  assign n30658_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30659_o = n30658_o;
      4'b0100: n30659_o = n30634_o;
      4'b0010: n30659_o = n30463_o;
      4'b0001: n30659_o = n30658_o;
      default: n30659_o = n30658_o;
    endcase
  assign n30660_o = n29717_o[31:0];
  assign n30661_o = r[106:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30662_o = n30661_o;
      4'b0100: n30662_o = n30661_o;
      4'b0010: n30662_o = n30277_o;
      4'b0001: n30662_o = n30660_o;
      default: n30662_o = n30661_o;
    endcase
  assign n30663_o = n29717_o[63:32];
  assign n30664_o = r[138:107];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30665_o = n30664_o;
      4'b0100: n30665_o = n30664_o;
      4'b0010: n30665_o = n30280_o;
      4'b0001: n30665_o = n30663_o;
      default: n30665_o = n30664_o;
    endcase
  assign n30666_o = n29717_o[95:64];
  assign n30667_o = r[170:139];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:94:5  */
  always @*
    case (n30640_o)
      4'b1000: n30668_o = n30667_o;
      4'b0100: n30668_o = n30667_o;
      4'b0010: n30668_o = n30283_o;
      4'b0001: n30668_o = n30666_o;
      default: n30668_o = n30667_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:233:23  */
  assign n30683_o = r[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:234:23  */
  assign n30684_o = r[106:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:235:23  */
  assign n30685_o = r[138:107];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:236:55  */
  assign n30686_o = r[170:139];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:236:39  */
  assign n30687_o = {{32{n30686_o[31]}}, n30686_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:237:27  */
  assign n30688_o = n29121_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:238:27  */
  assign n30689_o = n29121_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:239:27  */
  assign n30690_o = n29121_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:240:27  */
  assign n30691_o = n29121_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:245:23  */
  assign n30692_o = r[74:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:246:23  */
  assign n30693_o = r[3];
  assign n30694_o = {n30668_o, n30665_o, n30662_o, n30659_o, n30657_o, n30654_o, n30651_o, n30648_o, n30644_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:256:18  */
  assign n30698_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:260:9  */
  assign n30701_o = init_i ? 171'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  assign n30707_o = en_i ? n30701_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  always @(posedge clk_i or posedge n30698_o)
    if (n30698_o)
      n30708_q <= 171'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000;
    else
      n30708_q <= n30707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:256:5  */
  assign n30709_o = {n30687_o, n30688_o, n30689_o, n30690_o, n30683_o, n30691_o, n30685_o, n30684_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:74:20  */
  assign n30710_o = n29185_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:20:5  */
  assign n30711_o = n29185_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:19:5  */
  assign n30712_o = n29185_o[23:16];
  assign n30713_o = n29185_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:258:5  */
  assign n30714_o = n29185_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_mul.vhd:254:3  */
  assign n30715_o = n29185_o[47:40];
  assign n30716_o = n29185_o[55:48];
  assign n30717_o = n29185_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30718_o = n29167_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30718_o)
      2'b00: n30719_o = n30710_o;
      2'b01: n30719_o = n30711_o;
      2'b10: n30719_o = n30712_o;
      2'b11: n30719_o = n30713_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30720_o = n29167_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30720_o)
      2'b00: n30721_o = n30714_o;
      2'b01: n30721_o = n30715_o;
      2'b10: n30721_o = n30716_o;
      2'b11: n30721_o = n30717_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30722_o = n29167_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30723_o = n30722_o ? n30721_o : n30719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30724_o = n29225_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30725_o = n29225_o[15:8];
  assign n30726_o = n29225_o[23:16];
  assign n30727_o = n29225_o[31:24];
  assign n30728_o = n29225_o[39:32];
  assign n30729_o = n29225_o[47:40];
  assign n30730_o = n29225_o[55:48];
  assign n30731_o = n29225_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30732_o = n29207_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30732_o)
      2'b00: n30733_o = n30724_o;
      2'b01: n30733_o = n30725_o;
      2'b10: n30733_o = n30726_o;
      2'b11: n30733_o = n30727_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30734_o = n29207_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30734_o)
      2'b00: n30735_o = n30728_o;
      2'b01: n30735_o = n30729_o;
      2'b10: n30735_o = n30730_o;
      2'b11: n30735_o = n30731_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30736_o = n29207_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30737_o = n30736_o ? n30735_o : n30733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30738_o = n29265_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30739_o = n29265_o[15:8];
  assign n30740_o = n29265_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30741_o = n29265_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30742_o = n29265_o[39:32];
  assign n30743_o = n29265_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30744_o = n29265_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:38  */
  assign n30745_o = n29265_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30746_o = n29247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30746_o)
      2'b00: n30747_o = n30738_o;
      2'b01: n30747_o = n30739_o;
      2'b10: n30747_o = n30740_o;
      2'b11: n30747_o = n30741_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30748_o = n29247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30748_o)
      2'b00: n30749_o = n30742_o;
      2'b01: n30749_o = n30743_o;
      2'b10: n30749_o = n30744_o;
      2'b11: n30749_o = n30745_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30750_o = n29247_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30751_o = n30750_o ? n30749_o : n30747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30752_o = n29399_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30753_o = n29399_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:23  */
  assign n30754_o = n29399_o[47:32];
  assign n30755_o = n29399_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30756_o = n29381_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30756_o)
      2'b00: n30757_o = n30752_o;
      2'b01: n30757_o = n30753_o;
      2'b10: n30757_o = n30754_o;
      2'b11: n30757_o = n30755_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30758_o = n29438_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30759_o = n29438_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:206:17  */
  assign n30760_o = n29438_o[47:32];
  assign n30761_o = n29438_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30762_o = n29420_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30762_o)
      2'b00: n30763_o = n30758_o;
      2'b01: n30763_o = n30759_o;
      2'b10: n30763_o = n30760_o;
      2'b11: n30763_o = n30761_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30764_o = n29477_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30765_o = n29477_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n30766_o = n29477_o[47:32];
  assign n30767_o = n29477_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30768_o = n29459_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30768_o)
      2'b00: n30769_o = n30764_o;
      2'b01: n30769_o = n30765_o;
      2'b10: n30769_o = n30766_o;
      2'b11: n30769_o = n30767_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30770_o = n29599_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30771_o = n29599_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30772_o = n29581_o ? n30771_o : n30770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30773_o = n29639_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30774_o = n29639_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30775_o = n29621_o ? n30774_o : n30773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30776_o = n29679_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30777_o = n29679_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30778_o = n29661_o ? n30777_o : n30776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30779_o = n29755_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30780_o = n29755_o[15:8];
  assign n30781_o = n29755_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:198:14  */
  assign n30782_o = n29755_o[31:24];
  assign n30783_o = n29755_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:197:14  */
  assign n30784_o = n29755_o[47:40];
  assign n30785_o = n29755_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n30786_o = n29755_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30787_o = n29737_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30787_o)
      2'b00: n30788_o = n30779_o;
      2'b01: n30788_o = n30780_o;
      2'b10: n30788_o = n30781_o;
      2'b11: n30788_o = n30782_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30789_o = n29737_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30789_o)
      2'b00: n30790_o = n30783_o;
      2'b01: n30790_o = n30784_o;
      2'b10: n30790_o = n30785_o;
      2'b11: n30790_o = n30786_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30791_o = n29737_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30792_o = n30791_o ? n30790_o : n30788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30793_o = n29796_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30794_o = n29796_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30795_o = n29796_o[23:16];
  assign n30796_o = n29796_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30797_o = n29796_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30798_o = n29796_o[47:40];
  assign n30799_o = n29796_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30800_o = n29796_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30801_o = n29778_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30801_o)
      2'b00: n30802_o = n30793_o;
      2'b01: n30802_o = n30794_o;
      2'b10: n30802_o = n30795_o;
      2'b11: n30802_o = n30796_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30803_o = n29778_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30803_o)
      2'b00: n30804_o = n30797_o;
      2'b01: n30804_o = n30798_o;
      2'b10: n30804_o = n30799_o;
      2'b11: n30804_o = n30800_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30805_o = n29778_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30806_o = n30805_o ? n30804_o : n30802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30807_o = n29837_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30808_o = n29837_o[15:8];
  assign n30809_o = n29837_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30810_o = n29837_o[31:24];
  assign n30811_o = n29837_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30812_o = n29837_o[47:40];
  assign n30813_o = n29837_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:184:17  */
  assign n30814_o = n29837_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30815_o = n29819_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30815_o)
      2'b00: n30816_o = n30807_o;
      2'b01: n30816_o = n30808_o;
      2'b10: n30816_o = n30809_o;
      2'b11: n30816_o = n30810_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30817_o = n29819_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  always @*
    case (n30817_o)
      2'b00: n30818_o = n30811_o;
      2'b01: n30818_o = n30812_o;
      2'b10: n30818_o = n30813_o;
      2'b11: n30818_o = n30814_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30819_o = n29819_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30820_o = n30819_o ? n30818_o : n30816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30821_o = n29972_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:100:23  */
  assign n30822_o = n29972_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30823_o = n29972_o[47:32];
  assign n30824_o = n29972_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30825_o = n29954_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30825_o)
      2'b00: n30826_o = n30821_o;
      2'b01: n30826_o = n30822_o;
      2'b10: n30826_o = n30823_o;
      2'b11: n30826_o = n30824_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30827_o = n30012_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30828_o = n30012_o[31:16];
  assign n30829_o = n30012_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:176:14  */
  assign n30830_o = n30012_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30831_o = n29994_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30831_o)
      2'b00: n30832_o = n30827_o;
      2'b01: n30832_o = n30828_o;
      2'b10: n30832_o = n30829_o;
      2'b11: n30832_o = n30830_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30833_o = n30052_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30834_o = n30052_o[31:16];
  assign n30835_o = n30052_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:31:12  */
  assign n30836_o = n30052_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30837_o = n30034_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  always @*
    case (n30837_o)
      2'b00: n30838_o = n30833_o;
      2'b01: n30838_o = n30834_o;
      2'b10: n30838_o = n30835_o;
      2'b11: n30838_o = n30836_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30839_o = n30175_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:121:23  */
  assign n30840_o = n30175_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30841_o = n30157_o ? n30840_o : n30839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30842_o = n30216_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30843_o = n30216_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30844_o = n30198_o ? n30843_o : n30842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30845_o = n30257_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30846_o = n30257_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:142:23  */
  assign n30847_o = n30239_o ? n30846_o : n30845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30848_o = n30309_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30849_o = ~n30848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30850_o = n30309_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30851_o = ~n30850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30852_o = n30849_o & n30851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30853_o = n30849_o & n30850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30854_o = n30848_o & n30851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30855_o = n30848_o & n30850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30856_o = n30309_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30857_o = ~n30856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30858_o = n30852_o & n30857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30859_o = n30852_o & n30856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30860_o = n30853_o & n30857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30861_o = n30853_o & n30856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30862_o = n30854_o & n30857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30863_o = n30854_o & n30856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30864_o = n30855_o & n30857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30865_o = n30855_o & n30856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:22  */
  assign n30866_o = n30328_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30867_o = n30858_o ? n30310_o : n30866_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:162:17  */
  assign n30868_o = n30328_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30869_o = n30859_o ? n30310_o : n30868_o;
  assign n30870_o = n30328_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30871_o = n30860_o ? n30310_o : n30870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:219:14  */
  assign n30872_o = n30328_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30873_o = n30861_o ? n30310_o : n30872_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30874_o = n30328_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30875_o = n30862_o ? n30310_o : n30874_o;
  assign n30876_o = n30328_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30877_o = n30863_o ? n30310_o : n30876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:155:14  */
  assign n30878_o = n30328_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30879_o = n30864_o ? n30310_o : n30878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:154:14  */
  assign n30880_o = n30328_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30881_o = n30865_o ? n30310_o : n30880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:153:14  */
  assign n30882_o = {n30881_o, n30879_o, n30877_o, n30875_o, n30873_o, n30871_o, n30869_o, n30867_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30883_o = n30360_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30884_o = ~n30883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30885_o = n30360_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30886_o = ~n30885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30887_o = n30884_o & n30886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30888_o = n30884_o & n30885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30889_o = n30883_o & n30886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30890_o = n30883_o & n30885_o;
  assign n30891_o = n30379_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30892_o = n30887_o ? n30361_o : n30891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30893_o = n30379_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30894_o = n30888_o ? n30361_o : n30893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30895_o = n30379_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30896_o = n30889_o ? n30361_o : n30895_o;
  assign n30897_o = n30379_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30898_o = n30890_o ? n30361_o : n30897_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:38  */
  assign n30899_o = {n30898_o, n30896_o, n30894_o, n30892_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30900_o = n30411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30901_o = ~n30900_o;
  assign n30902_o = n30430_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30903_o = n30901_o ? n30412_o : n30902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:26  */
  assign n30904_o = n30430_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30905_o = n30900_o ? n30412_o : n30904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:16  */
  assign n30906_o = {n30905_o, n30903_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30907_o = n30484_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30908_o = ~n30907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30909_o = n30484_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30910_o = ~n30909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30911_o = n30908_o & n30910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30912_o = n30908_o & n30909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30913_o = n30907_o & n30910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30914_o = n30907_o & n30909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30915_o = n30484_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30916_o = ~n30915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30917_o = n30911_o & n30916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30918_o = n30911_o & n30915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30919_o = n30912_o & n30916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30920_o = n30912_o & n30915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30921_o = n30913_o & n30916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30922_o = n30913_o & n30915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30923_o = n30914_o & n30916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30924_o = n30914_o & n30915_o;
  assign n30925_o = n30503_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30926_o = n30917_o ? n30485_o : n30925_o;
  assign n30927_o = n30503_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30928_o = n30918_o ? n30485_o : n30927_o;
  assign n30929_o = n30503_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30930_o = n30919_o ? n30485_o : n30929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n30931_o = n30503_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30932_o = n30920_o ? n30485_o : n30931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:32:12  */
  assign n30933_o = n30503_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30934_o = n30921_o ? n30485_o : n30933_o;
  assign n30935_o = n30503_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30936_o = n30922_o ? n30485_o : n30935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:231:14  */
  assign n30937_o = n30503_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30938_o = n30923_o ? n30485_o : n30937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:39:12  */
  assign n30939_o = n30503_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:163:7  */
  assign n30940_o = n30924_o ? n30485_o : n30939_o;
  assign n30941_o = {n30940_o, n30938_o, n30936_o, n30934_o, n30932_o, n30930_o, n30928_o, n30926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30942_o = n30535_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30943_o = ~n30942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30944_o = n30535_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30945_o = ~n30944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30946_o = n30943_o & n30945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30947_o = n30943_o & n30944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30948_o = n30942_o & n30945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30949_o = n30942_o & n30944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:16  */
  assign n30950_o = n30554_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30951_o = n30946_o ? n30536_o : n30950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30952_o = n30554_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30953_o = n30947_o ? n30536_o : n30952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:23  */
  assign n30954_o = n30554_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30955_o = n30948_o ? n30536_o : n30954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:184:17  */
  assign n30956_o = n30554_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:185:7  */
  assign n30957_o = n30949_o ? n30536_o : n30956_o;
  assign n30958_o = {n30957_o, n30955_o, n30953_o, n30951_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30959_o = n30586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30960_o = ~n30959_o;
  assign n30961_o = n30605_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30962_o = n30960_o ? n30587_o : n30961_o;
  assign n30963_o = n30605_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:207:7  */
  assign n30964_o = n30959_o ? n30587_o : n30963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:38:12  */
  assign n30965_o = {n30964_o, n30962_o};
endmodule

module shuffle
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  [63:0] veca_i,
   input  [63:0] vecb_i,
   input  [7:0] vn_i,
   input  [3:0] ssss_i,
   input  [1:0] vwidth_i,
   output ready_o,
   output [63:0] data_o);
  wire [68:0] r;
  wire [68:0] rin;
  wire [31:0] n28844_o;
  wire [31:0] n28847_o;
  wire [63:0] n28848_o;
  wire [31:0] n28855_o;
  wire [31:0] n28858_o;
  wire [63:0] n28859_o;
  wire [1:0] n28860_o;
  wire [63:0] n28864_o;
  wire [68:0] n28865_o;
  wire [1:0] n28866_o;
  wire [1:0] n28868_o;
  wire [4:0] n28869_o;
  wire [4:0] n28870_o;
  wire [4:0] n28871_o;
  wire n28874_o;
  wire n28876_o;
  wire [1:0] n28877_o;
  wire n28879_o;
  wire [1:0] n28882_o;
  wire [1:0] n28884_o;
  wire [1:0] n28885_o;
  wire [1:0] n28886_o;
  wire [1:0] n28887_o;
  wire [1:0] n28888_o;
  wire n28889_o;
  wire n28890_o;
  wire n28892_o;
  wire n28895_o;
  wire [2:0] n28896_o;
  wire [1:0] n28897_o;
  wire [1:0] n28898_o;
  reg [1:0] n28899_o;
  wire [1:0] n28900_o;
  wire [1:0] n28901_o;
  reg [1:0] n28902_o;
  wire n28903_o;
  wire n28904_o;
  reg n28905_o;
  wire [63:0] n28908_o;
  reg n28911_o;
  wire [1:0] n28913_o;
  wire n28917_o;
  wire [63:0] n28918_o;
  wire [1:0] n28919_o;
  wire [1:0] n28920_o;
  wire [1:0] n28921_o;
  wire [1:0] n28922_o;
  wire [1:0] n28923_o;
  wire [1:0] n28924_o;
  wire [1:0] n28925_o;
  wire [1:0] n28926_o;
  wire [3:0] n28927_o;
  wire [3:0] n28928_o;
  wire [3:0] n28929_o;
  wire [3:0] n28930_o;
  wire [7:0] n28931_o;
  wire [7:0] n28932_o;
  wire [1:0] n28933_o;
  wire [1:0] n28934_o;
  wire [1:0] n28935_o;
  wire [1:0] n28936_o;
  wire [1:0] n28937_o;
  wire [1:0] n28938_o;
  wire [1:0] n28939_o;
  wire [1:0] n28940_o;
  wire [3:0] n28941_o;
  wire [3:0] n28942_o;
  wire [3:0] n28943_o;
  wire [3:0] n28944_o;
  wire [7:0] n28945_o;
  wire [7:0] n28946_o;
  wire [1:0] n28947_o;
  wire [1:0] n28948_o;
  wire [1:0] n28949_o;
  wire [1:0] n28950_o;
  wire [1:0] n28951_o;
  wire [1:0] n28952_o;
  wire [1:0] n28953_o;
  wire [1:0] n28954_o;
  wire [3:0] n28955_o;
  wire [3:0] n28956_o;
  wire [3:0] n28957_o;
  wire [3:0] n28958_o;
  wire [7:0] n28959_o;
  wire [7:0] n28960_o;
  wire [1:0] n28961_o;
  wire [1:0] n28962_o;
  wire [1:0] n28963_o;
  wire [1:0] n28964_o;
  wire [1:0] n28965_o;
  wire [1:0] n28966_o;
  wire [1:0] n28967_o;
  wire [1:0] n28968_o;
  wire [3:0] n28969_o;
  wire [3:0] n28970_o;
  wire [3:0] n28971_o;
  wire [3:0] n28972_o;
  wire [7:0] n28973_o;
  wire [7:0] n28974_o;
  wire [63:0] n28975_o;
  wire n28977_o;
  wire [63:0] n28978_o;
  wire n28980_o;
  wire [63:0] n28981_o;
  wire n28983_o;
  wire [2:0] n28984_o;
  reg [63:0] n28985_o;
  wire [1:0] n28986_o;
  wire [1:0] n28987_o;
  wire n28989_o;
  wire [1:0] n28990_o;
  wire n28992_o;
  wire [1:0] n28993_o;
  wire n28995_o;
  wire [1:0] n28996_o;
  wire [2:0] n28997_o;
  reg [1:0] n28998_o;
  wire [15:0] n28999_o;
  wire n29001_o;
  wire [15:0] n29002_o;
  wire n29004_o;
  wire [15:0] n29005_o;
  wire n29007_o;
  wire [15:0] n29008_o;
  wire [2:0] n29009_o;
  reg [15:0] n29010_o;
  wire [47:0] n29011_o;
  wire [63:0] n29012_o;
  wire [63:0] n29013_o;
  wire [1:0] n29014_o;
  wire [1:0] n29015_o;
  wire [1:0] n29016_o;
  wire [1:0] n29017_o;
  wire [1:0] n29018_o;
  wire [1:0] n29019_o;
  wire [1:0] n29020_o;
  wire [1:0] n29021_o;
  wire [3:0] n29022_o;
  wire [3:0] n29023_o;
  wire [3:0] n29024_o;
  wire [3:0] n29025_o;
  wire [7:0] n29026_o;
  wire [7:0] n29027_o;
  wire [1:0] n29028_o;
  wire [1:0] n29029_o;
  wire [1:0] n29030_o;
  wire [1:0] n29031_o;
  wire [1:0] n29032_o;
  wire [1:0] n29033_o;
  wire [1:0] n29034_o;
  wire [1:0] n29035_o;
  wire [3:0] n29036_o;
  wire [3:0] n29037_o;
  wire [3:0] n29038_o;
  wire [3:0] n29039_o;
  wire [7:0] n29040_o;
  wire [7:0] n29041_o;
  wire [1:0] n29042_o;
  wire [1:0] n29043_o;
  wire [1:0] n29044_o;
  wire [1:0] n29045_o;
  wire [1:0] n29046_o;
  wire [1:0] n29047_o;
  wire [1:0] n29048_o;
  wire [1:0] n29049_o;
  wire [3:0] n29050_o;
  wire [3:0] n29051_o;
  wire [3:0] n29052_o;
  wire [3:0] n29053_o;
  wire [7:0] n29054_o;
  wire [7:0] n29055_o;
  wire [1:0] n29056_o;
  wire [1:0] n29057_o;
  wire [1:0] n29058_o;
  wire [1:0] n29059_o;
  wire [1:0] n29060_o;
  wire [1:0] n29061_o;
  wire [1:0] n29062_o;
  wire [1:0] n29063_o;
  wire [3:0] n29064_o;
  wire [3:0] n29065_o;
  wire [3:0] n29066_o;
  wire [3:0] n29067_o;
  wire [7:0] n29068_o;
  wire [7:0] n29069_o;
  wire [63:0] n29070_o;
  wire n29072_o;
  wire [63:0] n29073_o;
  wire n29075_o;
  wire [63:0] n29076_o;
  wire n29078_o;
  wire [63:0] n29079_o;
  wire [2:0] n29080_o;
  reg [63:0] n29081_o;
  wire [31:0] n29088_o;
  wire [31:0] n29091_o;
  wire [63:0] n29092_o;
  wire n29093_o;
  wire [68:0] n29094_o;
  wire n29104_o;
  wire [68:0] n29107_o;
  wire [68:0] n29113_o;
  reg [68:0] n29114_q;
  wire n29115_o;
  wire n29116_o;
  wire n29117_o;
  wire n29118_o;
  wire [1:0] n29119_o;
  reg n29120_o;
  assign ready_o = n29093_o;
  assign data_o = n29092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:48:10  */
  assign r = n29114_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:48:13  */
  assign rin = n29094_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28844_o = veca_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28847_o = veca_i[63:32];
  assign n28848_o = {n28847_o, n28844_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28855_o = vecb_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:222:74  */
  assign n28858_o = vecb_i[63:32];
  assign n28859_o = {n28858_o, n28855_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:12  */
  assign n28860_o = r[1:0];
  assign n28864_o = r[68:5];
  assign n28865_o = {n28864_o, 1'b0, 2'b00, 2'b01};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:89:39  */
  assign n28866_o = n28865_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:89:45  */
  assign n28868_o = n28866_o + 2'b01;
  assign n28869_o = {1'b0, n28868_o, 2'b01};
  assign n28870_o = r[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:23  */
  assign n28871_o = start_i ? n28869_o : n28870_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:23  */
  assign n28874_o = start_i ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:85:7  */
  assign n28876_o = n28860_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:28  */
  assign n28877_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:34  */
  assign n28879_o = n28877_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:97:39  */
  assign n28882_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:97:45  */
  assign n28884_o = n28882_o + 2'b01;
  assign n28885_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n28886_o = n28879_o ? 2'b10 : n28885_o;
  assign n28887_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n28888_o = n28879_o ? n28887_o : n28884_o;
  assign n28889_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:23  */
  assign n28890_o = n28879_o ? 1'b1 : n28889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:93:7  */
  assign n28892_o = n28860_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:101:7  */
  assign n28895_o = n28860_o == 2'b10;
  assign n28896_o = {n28895_o, n28892_o, n28876_o};
  assign n28897_o = n28871_o[1:0];
  assign n28898_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28896_o)
      3'b100: n28899_o = 2'b00;
      3'b010: n28899_o = n28886_o;
      3'b001: n28899_o = n28897_o;
      default: n28899_o = n28898_o;
    endcase
  assign n28900_o = n28871_o[3:2];
  assign n28901_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28896_o)
      3'b100: n28902_o = n28901_o;
      3'b010: n28902_o = n28888_o;
      3'b001: n28902_o = n28900_o;
      default: n28902_o = n28901_o;
    endcase
  assign n28903_o = n28871_o[4];
  assign n28904_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28896_o)
      3'b100: n28905_o = n28904_o;
      3'b010: n28905_o = n28890_o;
      3'b001: n28905_o = n28903_o;
      default: n28905_o = n28904_o;
    endcase
  assign n28908_o = r[68:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:84:5  */
  always @*
    case (n28896_o)
      3'b100: n28911_o = 1'b0;
      3'b010: n28911_o = 1'b1;
      3'b001: n28911_o = n28874_o;
      default: n28911_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:28  */
  assign n28913_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:36  */
  assign n28917_o = ~n29120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:5  */
  assign n28918_o = n28917_o ? n28859_o : n28848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28919_o = n28918_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28920_o = n28918_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28921_o = n28918_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28922_o = n28918_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28923_o = n28918_o[33:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28924_o = n28918_o[41:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28925_o = n28918_o[49:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28926_o = n28918_o[57:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28927_o = n28918_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28928_o = n28918_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28929_o = n28918_o[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28930_o = n28918_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28931_o = n28918_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28932_o = n28918_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28933_o = n28918_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28934_o = n28918_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28935_o = n28918_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28936_o = n28918_o[27:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28937_o = n28918_o[35:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28938_o = n28918_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28939_o = n28918_o[51:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28940_o = n28918_o[59:58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28941_o = n28918_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28942_o = n28918_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28943_o = n28918_o[39:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28944_o = n28918_o[55:52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28945_o = n28918_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28946_o = n28918_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28947_o = n28918_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28948_o = n28918_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28949_o = n28918_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28950_o = n28918_o[29:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28951_o = n28918_o[37:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28952_o = n28918_o[45:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28953_o = n28918_o[53:52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28954_o = n28918_o[61:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28955_o = n28918_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28956_o = n28918_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28957_o = n28918_o[43:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28958_o = n28918_o[59:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28959_o = n28918_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28960_o = n28918_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28961_o = n28918_o[7:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28962_o = n28918_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28963_o = n28918_o[23:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28964_o = n28918_o[31:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28965_o = n28918_o[39:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28966_o = n28918_o[47:46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28967_o = n28918_o[55:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:123:82  */
  assign n28968_o = n28918_o[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28969_o = n28918_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28970_o = n28918_o[31:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28971_o = n28918_o[47:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:130:82  */
  assign n28972_o = n28918_o[63:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28973_o = n28918_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:137:82  */
  assign n28974_o = n28918_o[63:56];
  assign n28975_o = {n28968_o, n28967_o, n28966_o, n28965_o, n28964_o, n28963_o, n28962_o, n28961_o, n28954_o, n28953_o, n28952_o, n28951_o, n28950_o, n28949_o, n28948_o, n28947_o, n28940_o, n28939_o, n28938_o, n28937_o, n28936_o, n28935_o, n28934_o, n28933_o, n28926_o, n28925_o, n28924_o, n28923_o, n28922_o, n28921_o, n28920_o, n28919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:144:7  */
  assign n28977_o = vwidth_i == 2'b00;
  assign n28978_o = {n28972_o, n28971_o, n28970_o, n28969_o, n28958_o, n28957_o, n28956_o, n28955_o, n28944_o, n28943_o, n28942_o, n28941_o, n28930_o, n28929_o, n28928_o, n28927_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:145:7  */
  assign n28980_o = vwidth_i == 2'b01;
  assign n28981_o = {n28974_o, n28973_o, n28960_o, n28959_o, n28946_o, n28945_o, n28932_o, n28931_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:146:7  */
  assign n28983_o = vwidth_i == 2'b10;
  assign n28984_o = {n28983_o, n28980_o, n28977_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:143:5  */
  always @*
    case (n28984_o)
      3'b100: n28985_o = n28981_o;
      3'b010: n28985_o = n28978_o;
      3'b001: n28985_o = n28975_o;
      default: n28985_o = n28918_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:153:12  */
  assign n28986_o = r[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:154:33  */
  assign n28987_o = vn_i[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:154:7  */
  assign n28989_o = n28986_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:155:33  */
  assign n28990_o = vn_i[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:155:7  */
  assign n28992_o = n28986_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:156:33  */
  assign n28993_o = vn_i[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:156:7  */
  assign n28995_o = n28986_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:157:33  */
  assign n28996_o = vn_i[7:6];
  assign n28997_o = {n28995_o, n28992_o, n28989_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:153:5  */
  always @*
    case (n28997_o)
      3'b100: n28998_o = n28993_o;
      3'b010: n28998_o = n28990_o;
      3'b001: n28998_o = n28987_o;
      default: n28998_o = n28996_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:161:39  */
  assign n28999_o = n28985_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:161:7  */
  assign n29001_o = n28998_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:162:39  */
  assign n29002_o = n28985_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:162:7  */
  assign n29004_o = n28998_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:163:39  */
  assign n29005_o = n28985_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:163:7  */
  assign n29007_o = n28998_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:164:39  */
  assign n29008_o = n28985_o[63:48];
  assign n29009_o = {n29007_o, n29004_o, n29001_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:160:5  */
  always @*
    case (n29009_o)
      3'b100: n29010_o = n29005_o;
      3'b010: n29010_o = n29002_o;
      3'b001: n29010_o = n28999_o;
      default: n29010_o = n29008_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:168:45  */
  assign n29011_o = r[68:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:168:32  */
  assign n29012_o = {n29010_o, n29011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:167:5  */
  assign n29013_o = n28911_o ? n29012_o : n28908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29014_o = r[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29015_o = r[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29016_o = r[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29017_o = r[12:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29018_o = r[14:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29019_o = r[16:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29020_o = r[18:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29021_o = r[20:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29022_o = r[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29023_o = r[12:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29024_o = r[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29025_o = r[20:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29026_o = r[12:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29027_o = r[20:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29028_o = r[22:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29029_o = r[24:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29030_o = r[26:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29031_o = r[28:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29032_o = r[30:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29033_o = r[32:31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29034_o = r[34:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29035_o = r[36:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29036_o = r[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29037_o = r[28:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29038_o = r[32:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29039_o = r[36:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29040_o = r[28:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29041_o = r[36:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29042_o = r[38:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29043_o = r[40:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29044_o = r[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29045_o = r[44:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29046_o = r[46:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29047_o = r[48:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29048_o = r[50:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29049_o = r[52:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29050_o = r[40:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29051_o = r[44:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29052_o = r[48:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29053_o = r[52:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29054_o = r[44:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29055_o = r[52:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29056_o = r[54:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29057_o = r[56:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29058_o = r[58:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29059_o = r[60:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29060_o = r[62:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29061_o = r[64:63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29062_o = r[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:179:92  */
  assign n29063_o = r[68:67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29064_o = r[56:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29065_o = r[60:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29066_o = r[64:61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:186:92  */
  assign n29067_o = r[68:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29068_o = r[60:53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:193:92  */
  assign n29069_o = r[68:61];
  assign n29070_o = {n29063_o, n29049_o, n29035_o, n29021_o, n29062_o, n29048_o, n29034_o, n29020_o, n29061_o, n29047_o, n29033_o, n29019_o, n29060_o, n29046_o, n29032_o, n29018_o, n29059_o, n29045_o, n29031_o, n29017_o, n29058_o, n29044_o, n29030_o, n29016_o, n29057_o, n29043_o, n29029_o, n29015_o, n29056_o, n29042_o, n29028_o, n29014_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:198:7  */
  assign n29072_o = vwidth_i == 2'b00;
  assign n29073_o = {n29067_o, n29053_o, n29039_o, n29025_o, n29066_o, n29052_o, n29038_o, n29024_o, n29065_o, n29051_o, n29037_o, n29023_o, n29064_o, n29050_o, n29036_o, n29022_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:199:7  */
  assign n29075_o = vwidth_i == 2'b01;
  assign n29076_o = {n29069_o, n29055_o, n29041_o, n29027_o, n29068_o, n29054_o, n29040_o, n29026_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:200:7  */
  assign n29078_o = vwidth_i == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:201:36  */
  assign n29079_o = r[68:5];
  assign n29080_o = {n29078_o, n29075_o, n29072_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:205:61  */
  always @*
    case (n29080_o)
      3'b100: n29081_o = n29076_o;
      3'b010: n29081_o = n29073_o;
      3'b001: n29081_o = n29070_o;
      default: n29081_o = n29079_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n29088_o = n29081_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:234:29  */
  assign n29091_o = n29081_o[63:32];
  assign n29092_o = {n29091_o, n29088_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:211:18  */
  assign n29093_o = r[4];
  assign n29094_o = {n29013_o, n28905_o, n28902_o, n28899_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:221:18  */
  assign n29104_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:225:9  */
  assign n29107_o = init_i ? 69'b000000000000000000000000000000000000000000000000000000000000000010000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  assign n29113_o = en_i ? n29107_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  always @(posedge clk_i or posedge n29104_o)
    if (n29104_o)
      n29114_q <= 69'b000000000000000000000000000000000000000000000000000000000000000010000;
    else
      n29114_q <= n29113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:23:5  */
  assign n29115_o = ssss_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:22:5  */
  assign n29116_o = ssss_i[1];
  assign n29117_o = ssss_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:223:5  */
  assign n29118_o = ssss_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  assign n29119_o = n28913_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/shuffle.vhd:109:14  */
  always @*
    case (n29119_o)
      2'b00: n29120_o = n29115_o;
      2'b01: n29120_o = n29116_o;
      2'b10: n29120_o = n29117_o;
      2'b11: n29120_o = n29118_o;
    endcase
endmodule

module fsl_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [2:0] fsl_ctrl_i_link,
   input  fsl_ctrl_i_blocking,
   input  fsl_ctrl_i_ctrl,
   input  fsl_ctrl_i_wr,
   input  fsl_ctrl_i_rd,
   input  [31:0] fsl_data_i,
   input  [33:0] fsl_rsp_i,
   output [31:0] fsl_result_o_data,
   output fsl_result_o_valid,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data,
   output ready_o);
  wire [6:0] n28745_o;
  wire [31:0] n28747_o;
  wire n28748_o;
  wire n28751_o;
  wire n28752_o;
  wire n28753_o;
  wire n28754_o;
  wire [31:0] n28755_o;
  wire n28761_o;
  wire n28762_o;
  wire n28763_o;
  wire n28764_o;
  wire [31:0] n28765_o;
  wire n28766_o;
  wire n28767_o;
  wire n28768_o;
  wire [2:0] n28771_o;
  wire [1:0] n28778_o;
  localparam [2:0] n28780_o = 3'b000;
  wire n28784_o;
  wire n28785_o;
  wire n28786_o;
  wire n28787_o;
  wire n28788_o;
  wire n28789_o;
  wire [32:0] n28803_o;
  wire [35:0] n28804_o;
  wire n28805_o;
  wire n28806_o;
  wire n28807_o;
  wire n28808_o;
  wire n28809_o;
  wire n28810_o;
  wire n28811_o;
  wire n28812_o;
  wire n28813_o;
  wire n28814_o;
  wire n28815_o;
  wire n28816_o;
  wire n28817_o;
  wire [2:0] n28818_o;
  assign fsl_result_o_data = n28747_o;
  assign fsl_result_o_valid = n28748_o;
  assign fsl_sel_o = n28789_o;
  assign fsl_req_o_blocking = n28751_o;
  assign fsl_req_o_ctrl = n28752_o;
  assign fsl_req_o_wr = n28753_o;
  assign fsl_req_o_rd = n28754_o;
  assign fsl_req_o_data = n28755_o;
  assign ready_o = n28768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28745_o = {fsl_ctrl_i_rd, fsl_ctrl_i_wr, fsl_ctrl_i_ctrl, fsl_ctrl_i_blocking, fsl_ctrl_i_link};
  assign n28747_o = n28803_o[31:0];
  assign n28748_o = n28803_o[32];
  assign n28751_o = n28804_o[0];
  assign n28752_o = n28804_o[1];
  assign n28753_o = n28804_o[2];
  assign n28754_o = n28804_o[3];
  assign n28755_o = n28804_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:64:40  */
  assign n28761_o = n28745_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:65:40  */
  assign n28762_o = n28745_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:66:40  */
  assign n28763_o = n28745_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:67:40  */
  assign n28764_o = n28745_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:70:36  */
  assign n28765_o = fsl_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:71:36  */
  assign n28766_o = fsl_rsp_i[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:73:40  */
  assign n28767_o = fsl_rsp_i[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:73:29  */
  assign n28768_o = ~n28767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:34  */
  assign n28771_o = n28745_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:13  */
  assign n28778_o = n28771_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:39  */
  assign n28784_o = n28818_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:89  */
  assign n28785_o = n28745_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:112  */
  assign n28786_o = n28745_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:98  */
  assign n28787_o = n28785_o | n28786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:73  */
  assign n28788_o = en_i & n28787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:78:57  */
  assign n28789_o = n28788_o ? n28784_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:85:5  */
  assign n28803_o = {n28766_o, n28765_o};
  assign n28804_o = {fsl_data_i, n28764_o, n28763_o, n28762_o, n28761_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28805_o = n28778_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28806_o = ~n28805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28807_o = n28778_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28808_o = ~n28807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28809_o = n28806_o & n28808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28810_o = n28806_o & n28807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28811_o = n28805_o & n28808_o;
  assign n28812_o = n28780_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28813_o = n28809_o ? 1'b1 : n28812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:89:9  */
  assign n28814_o = n28780_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28815_o = n28810_o ? 1'b1 : n28814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:87:11  */
  assign n28816_o = n28780_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:133:5  */
  assign n28817_o = n28811_o ? 1'b1 : n28816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fsl_ctrl.vhd:83:3  */
  assign n28818_o = {n28817_o, n28815_o, n28813_o};
endmodule

module vecrf_register_32_2_4
  (input  clk_i,
   input  reset_n_i,
   input  [3:0] vecrf_i_adr_a,
   input  [3:0] vecrf_i_adr_b,
   input  [3:0] vecrf_i_adr_d,
   input  [63:0] vecrf_i_dat_w,
   input  [3:0] vecrf_i_adr_w,
   input  [1:0] vecrf_i_wre,
   input  vecrf_i_ena,
   output [63:0] vecrf_o_dat_a,
   output [63:0] vecrf_o_dat_b,
   output [63:0] vecrf_o_dat_d);
  wire [82:0] n28343_o;
  wire [63:0] n28345_o;
  wire [63:0] n28346_o;
  wire [63:0] n28347_o;
  wire [607:0] vec_reg_n1_reg_r;
  wire [607:0] vec_reg_n1_reg_rin;
  wire n28350_o;
  wire [3:0] n28351_o;
  wire [3:0] n28354_o;
  wire [31:0] n28356_o;
  wire [511:0] n28357_o;
  wire [511:0] n28359_o;
  wire [511:0] n28360_o;
  wire [3:0] n28362_o;
  wire [3:0] n28365_o;
  wire [3:0] n28369_o;
  wire [3:0] n28372_o;
  wire [3:0] n28376_o;
  wire [3:0] n28379_o;
  wire [31:0] n28382_o;
  wire [31:0] n28383_o;
  wire [31:0] n28384_o;
  wire [607:0] n28385_o;
  wire n28389_o;
  wire n28391_o;
  wire [607:0] n28397_o;
  reg [607:0] n28398_q;
  wire [607:0] vec_reg_n2_reg_r;
  wire [607:0] vec_reg_n2_reg_rin;
  wire n28401_o;
  wire [3:0] n28402_o;
  wire [3:0] n28405_o;
  wire [31:0] n28407_o;
  wire [511:0] n28408_o;
  wire [511:0] n28410_o;
  wire [511:0] n28411_o;
  wire [3:0] n28413_o;
  wire [3:0] n28416_o;
  wire [3:0] n28420_o;
  wire [3:0] n28423_o;
  wire [3:0] n28427_o;
  wire [3:0] n28430_o;
  wire [31:0] n28433_o;
  wire [31:0] n28434_o;
  wire [31:0] n28435_o;
  wire [607:0] n28436_o;
  wire n28440_o;
  wire n28442_o;
  wire [607:0] n28448_o;
  reg [607:0] n28449_q;
  wire [191:0] n28450_o;
  wire n28451_o;
  wire n28452_o;
  wire n28453_o;
  wire n28454_o;
  wire n28455_o;
  wire n28456_o;
  wire n28457_o;
  wire n28458_o;
  wire n28459_o;
  wire n28460_o;
  wire n28461_o;
  wire n28462_o;
  wire n28463_o;
  wire n28464_o;
  wire n28465_o;
  wire n28466_o;
  wire n28467_o;
  wire n28468_o;
  wire n28469_o;
  wire n28470_o;
  wire n28471_o;
  wire n28472_o;
  wire n28473_o;
  wire n28474_o;
  wire n28475_o;
  wire n28476_o;
  wire n28477_o;
  wire n28478_o;
  wire n28479_o;
  wire n28480_o;
  wire n28481_o;
  wire n28482_o;
  wire n28483_o;
  wire n28484_o;
  wire n28485_o;
  wire n28486_o;
  wire [31:0] n28487_o;
  wire [31:0] n28488_o;
  wire [31:0] n28489_o;
  wire [31:0] n28490_o;
  wire [31:0] n28491_o;
  wire [31:0] n28492_o;
  wire [31:0] n28493_o;
  wire [31:0] n28494_o;
  wire [31:0] n28495_o;
  wire [31:0] n28496_o;
  wire [31:0] n28497_o;
  wire [31:0] n28498_o;
  wire [31:0] n28499_o;
  wire [31:0] n28500_o;
  wire [31:0] n28501_o;
  wire [31:0] n28502_o;
  wire [31:0] n28503_o;
  wire [31:0] n28504_o;
  wire [31:0] n28505_o;
  wire [31:0] n28506_o;
  wire [31:0] n28507_o;
  wire [31:0] n28508_o;
  wire [31:0] n28509_o;
  wire [31:0] n28510_o;
  wire [31:0] n28511_o;
  wire [31:0] n28512_o;
  wire [31:0] n28513_o;
  wire [31:0] n28514_o;
  wire [31:0] n28515_o;
  wire [31:0] n28516_o;
  wire [31:0] n28517_o;
  wire [31:0] n28518_o;
  wire [511:0] n28519_o;
  wire [31:0] n28520_o;
  wire [31:0] n28521_o;
  wire [31:0] n28522_o;
  wire [31:0] n28523_o;
  wire [31:0] n28524_o;
  wire [31:0] n28525_o;
  wire [31:0] n28526_o;
  wire [31:0] n28527_o;
  wire [31:0] n28528_o;
  wire [31:0] n28529_o;
  wire [31:0] n28530_o;
  wire [31:0] n28531_o;
  wire [31:0] n28532_o;
  wire [31:0] n28533_o;
  wire [31:0] n28534_o;
  wire [31:0] n28535_o;
  wire [1:0] n28536_o;
  reg [31:0] n28537_o;
  wire [1:0] n28538_o;
  reg [31:0] n28539_o;
  wire [1:0] n28540_o;
  reg [31:0] n28541_o;
  wire [1:0] n28542_o;
  reg [31:0] n28543_o;
  wire [1:0] n28544_o;
  reg [31:0] n28545_o;
  wire [31:0] n28546_o;
  wire [31:0] n28547_o;
  wire [31:0] n28548_o;
  wire [31:0] n28549_o;
  wire [31:0] n28550_o;
  wire [31:0] n28551_o;
  wire [31:0] n28552_o;
  wire [31:0] n28553_o;
  wire [31:0] n28554_o;
  wire [31:0] n28555_o;
  wire [31:0] n28556_o;
  wire [31:0] n28557_o;
  wire [31:0] n28558_o;
  wire [31:0] n28559_o;
  wire [31:0] n28560_o;
  wire [31:0] n28561_o;
  wire [1:0] n28562_o;
  reg [31:0] n28563_o;
  wire [1:0] n28564_o;
  reg [31:0] n28565_o;
  wire [1:0] n28566_o;
  reg [31:0] n28567_o;
  wire [1:0] n28568_o;
  reg [31:0] n28569_o;
  wire [1:0] n28570_o;
  reg [31:0] n28571_o;
  wire [31:0] n28572_o;
  wire [31:0] n28573_o;
  wire [31:0] n28574_o;
  wire [31:0] n28575_o;
  wire [31:0] n28576_o;
  wire [31:0] n28577_o;
  wire [31:0] n28578_o;
  wire [31:0] n28579_o;
  wire [31:0] n28580_o;
  wire [31:0] n28581_o;
  wire [31:0] n28582_o;
  wire [31:0] n28583_o;
  wire [31:0] n28584_o;
  wire [31:0] n28585_o;
  wire [31:0] n28586_o;
  wire [31:0] n28587_o;
  wire [1:0] n28588_o;
  reg [31:0] n28589_o;
  wire [1:0] n28590_o;
  reg [31:0] n28591_o;
  wire [1:0] n28592_o;
  reg [31:0] n28593_o;
  wire [1:0] n28594_o;
  reg [31:0] n28595_o;
  wire [1:0] n28596_o;
  reg [31:0] n28597_o;
  wire n28598_o;
  wire n28599_o;
  wire n28600_o;
  wire n28601_o;
  wire n28602_o;
  wire n28603_o;
  wire n28604_o;
  wire n28605_o;
  wire n28606_o;
  wire n28607_o;
  wire n28608_o;
  wire n28609_o;
  wire n28610_o;
  wire n28611_o;
  wire n28612_o;
  wire n28613_o;
  wire n28614_o;
  wire n28615_o;
  wire n28616_o;
  wire n28617_o;
  wire n28618_o;
  wire n28619_o;
  wire n28620_o;
  wire n28621_o;
  wire n28622_o;
  wire n28623_o;
  wire n28624_o;
  wire n28625_o;
  wire n28626_o;
  wire n28627_o;
  wire n28628_o;
  wire n28629_o;
  wire n28630_o;
  wire n28631_o;
  wire n28632_o;
  wire n28633_o;
  wire [31:0] n28634_o;
  wire [31:0] n28635_o;
  wire [31:0] n28636_o;
  wire [31:0] n28637_o;
  wire [31:0] n28638_o;
  wire [31:0] n28639_o;
  wire [31:0] n28640_o;
  wire [31:0] n28641_o;
  wire [31:0] n28642_o;
  wire [31:0] n28643_o;
  wire [31:0] n28644_o;
  wire [31:0] n28645_o;
  wire [31:0] n28646_o;
  wire [31:0] n28647_o;
  wire [31:0] n28648_o;
  wire [31:0] n28649_o;
  wire [31:0] n28650_o;
  wire [31:0] n28651_o;
  wire [31:0] n28652_o;
  wire [31:0] n28653_o;
  wire [31:0] n28654_o;
  wire [31:0] n28655_o;
  wire [31:0] n28656_o;
  wire [31:0] n28657_o;
  wire [31:0] n28658_o;
  wire [31:0] n28659_o;
  wire [31:0] n28660_o;
  wire [31:0] n28661_o;
  wire [31:0] n28662_o;
  wire [31:0] n28663_o;
  wire [31:0] n28664_o;
  wire [31:0] n28665_o;
  wire [511:0] n28666_o;
  wire [31:0] n28667_o;
  wire [31:0] n28668_o;
  wire [31:0] n28669_o;
  wire [31:0] n28670_o;
  wire [31:0] n28671_o;
  wire [31:0] n28672_o;
  wire [31:0] n28673_o;
  wire [31:0] n28674_o;
  wire [31:0] n28675_o;
  wire [31:0] n28676_o;
  wire [31:0] n28677_o;
  wire [31:0] n28678_o;
  wire [31:0] n28679_o;
  wire [31:0] n28680_o;
  wire [31:0] n28681_o;
  wire [31:0] n28682_o;
  wire [1:0] n28683_o;
  reg [31:0] n28684_o;
  wire [1:0] n28685_o;
  reg [31:0] n28686_o;
  wire [1:0] n28687_o;
  reg [31:0] n28688_o;
  wire [1:0] n28689_o;
  reg [31:0] n28690_o;
  wire [1:0] n28691_o;
  reg [31:0] n28692_o;
  wire [31:0] n28693_o;
  wire [31:0] n28694_o;
  wire [31:0] n28695_o;
  wire [31:0] n28696_o;
  wire [31:0] n28697_o;
  wire [31:0] n28698_o;
  wire [31:0] n28699_o;
  wire [31:0] n28700_o;
  wire [31:0] n28701_o;
  wire [31:0] n28702_o;
  wire [31:0] n28703_o;
  wire [31:0] n28704_o;
  wire [31:0] n28705_o;
  wire [31:0] n28706_o;
  wire [31:0] n28707_o;
  wire [31:0] n28708_o;
  wire [1:0] n28709_o;
  reg [31:0] n28710_o;
  wire [1:0] n28711_o;
  reg [31:0] n28712_o;
  wire [1:0] n28713_o;
  reg [31:0] n28714_o;
  wire [1:0] n28715_o;
  reg [31:0] n28716_o;
  wire [1:0] n28717_o;
  reg [31:0] n28718_o;
  wire [31:0] n28719_o;
  wire [31:0] n28720_o;
  wire [31:0] n28721_o;
  wire [31:0] n28722_o;
  wire [31:0] n28723_o;
  wire [31:0] n28724_o;
  wire [31:0] n28725_o;
  wire [31:0] n28726_o;
  wire [31:0] n28727_o;
  wire [31:0] n28728_o;
  wire [31:0] n28729_o;
  wire [31:0] n28730_o;
  wire [31:0] n28731_o;
  wire [31:0] n28732_o;
  wire [31:0] n28733_o;
  wire [31:0] n28734_o;
  wire [1:0] n28735_o;
  reg [31:0] n28736_o;
  wire [1:0] n28737_o;
  reg [31:0] n28738_o;
  wire [1:0] n28739_o;
  reg [31:0] n28740_o;
  wire [1:0] n28741_o;
  reg [31:0] n28742_o;
  wire [1:0] n28743_o;
  reg [31:0] n28744_o;
  assign vecrf_o_dat_a = n28345_o;
  assign vecrf_o_dat_b = n28346_o;
  assign vecrf_o_dat_d = n28347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28343_o = {vecrf_i_ena, vecrf_i_wre, vecrf_i_adr_w, vecrf_i_dat_w, vecrf_i_adr_d, vecrf_i_adr_b, vecrf_i_adr_a};
  assign n28345_o = n28450_o[63:0];
  assign n28346_o = n28450_o[127:64];
  assign n28347_o = n28450_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:14  */
  assign vec_reg_n1_reg_r = n28398_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:17  */
  assign vec_reg_n1_reg_rin = n28385_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:23  */
  assign n28350_o = n28343_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:49  */
  assign n28351_o = n28343_o[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28354_o = 4'b1111 - n28351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:74  */
  assign n28356_o = n28343_o[43:12];
  assign n28357_o = vec_reg_n1_reg_r[511:0];
  assign n28359_o = vec_reg_n1_reg_r[511:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n28360_o = n28350_o ? n28519_o : n28359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:58  */
  assign n28362_o = n28343_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28365_o = 4'b1111 - n28362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:58  */
  assign n28369_o = n28343_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28372_o = 4'b1111 - n28369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:58  */
  assign n28376_o = n28343_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:30  */
  assign n28379_o = 4'b1111 - n28376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:64:31  */
  assign n28382_o = vec_reg_n1_reg_r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:65:31  */
  assign n28383_o = vec_reg_n1_reg_r[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:66:31  */
  assign n28384_o = vec_reg_n1_reg_r[607:576];
  assign n28385_o = {n28597_o, n28571_o, n28545_o, n28360_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:22  */
  assign n28389_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:79:22  */
  assign n28391_o = n28343_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  assign n28397_o = n28391_o ? vec_reg_n1_reg_rin : vec_reg_n1_reg_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  always @(posedge clk_i or posedge n28389_o)
    if (n28389_o)
      n28398_q <= 608'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28398_q <= n28397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:14  */
  assign vec_reg_n2_reg_r = n28449_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:46:17  */
  assign vec_reg_n2_reg_rin = n28436_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:23  */
  assign n28401_o = n28343_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:49  */
  assign n28402_o = n28343_o[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28405_o = 4'b1111 - n28402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:74  */
  assign n28407_o = n28343_o[75:44];
  assign n28408_o = vec_reg_n2_reg_r[511:0];
  assign n28410_o = vec_reg_n2_reg_r[511:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:56:9  */
  assign n28411_o = n28401_o ? n28666_o : n28410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:58  */
  assign n28413_o = n28343_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28416_o = 4'b1111 - n28413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:58  */
  assign n28420_o = n28343_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28423_o = 4'b1111 - n28420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:58  */
  assign n28427_o = n28343_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:30  */
  assign n28430_o = 4'b1111 - n28427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:64:31  */
  assign n28433_o = vec_reg_n2_reg_r[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:65:31  */
  assign n28434_o = vec_reg_n2_reg_r[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:66:31  */
  assign n28435_o = vec_reg_n2_reg_r[607:576];
  assign n28436_o = {n28744_o, n28718_o, n28692_o, n28411_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:22  */
  assign n28440_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:79:22  */
  assign n28442_o = n28343_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  assign n28448_o = n28442_o ? vec_reg_n2_reg_rin : vec_reg_n2_reg_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:78:9  */
  always @(posedge clk_i or posedge n28440_o)
    if (n28440_o)
      n28449_q <= 608'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28449_q <= n28448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:76:9  */
  assign n28450_o = {n28435_o, n28384_o, n28434_o, n28383_o, n28433_o, n28382_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28451_o = n28354_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28452_o = ~n28451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28453_o = n28354_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28454_o = ~n28453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28455_o = n28452_o & n28454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28456_o = n28452_o & n28453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28457_o = n28451_o & n28454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28458_o = n28451_o & n28453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28459_o = n28354_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28460_o = ~n28459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28461_o = n28455_o & n28460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28462_o = n28455_o & n28459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28463_o = n28456_o & n28460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28464_o = n28456_o & n28459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28465_o = n28457_o & n28460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28466_o = n28457_o & n28459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28467_o = n28458_o & n28460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28468_o = n28458_o & n28459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28469_o = n28354_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28470_o = ~n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28471_o = n28461_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28472_o = n28461_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28473_o = n28462_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28474_o = n28462_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28475_o = n28463_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28476_o = n28463_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28477_o = n28464_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28478_o = n28464_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28479_o = n28465_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28480_o = n28465_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28481_o = n28466_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28482_o = n28466_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28483_o = n28467_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28484_o = n28467_o & n28469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28485_o = n28468_o & n28470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28486_o = n28468_o & n28469_o;
  assign n28487_o = n28357_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28488_o = n28471_o ? n28356_o : n28487_o;
  assign n28489_o = n28357_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28490_o = n28472_o ? n28356_o : n28489_o;
  assign n28491_o = n28357_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28492_o = n28473_o ? n28356_o : n28491_o;
  assign n28493_o = n28357_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28494_o = n28474_o ? n28356_o : n28493_o;
  assign n28495_o = n28357_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28496_o = n28475_o ? n28356_o : n28495_o;
  assign n28497_o = n28357_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28498_o = n28476_o ? n28356_o : n28497_o;
  assign n28499_o = n28357_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28500_o = n28477_o ? n28356_o : n28499_o;
  assign n28501_o = n28357_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28502_o = n28478_o ? n28356_o : n28501_o;
  assign n28503_o = n28357_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28504_o = n28479_o ? n28356_o : n28503_o;
  assign n28505_o = n28357_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28506_o = n28480_o ? n28356_o : n28505_o;
  assign n28507_o = n28357_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28508_o = n28481_o ? n28356_o : n28507_o;
  assign n28509_o = n28357_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28510_o = n28482_o ? n28356_o : n28509_o;
  assign n28511_o = n28357_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28512_o = n28483_o ? n28356_o : n28511_o;
  assign n28513_o = n28357_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28514_o = n28484_o ? n28356_o : n28513_o;
  assign n28515_o = n28357_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28516_o = n28485_o ? n28356_o : n28515_o;
  assign n28517_o = n28357_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28518_o = n28486_o ? n28356_o : n28517_o;
  assign n28519_o = {n28518_o, n28516_o, n28514_o, n28512_o, n28510_o, n28508_o, n28506_o, n28504_o, n28502_o, n28500_o, n28498_o, n28496_o, n28494_o, n28492_o, n28490_o, n28488_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28520_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28521_o = vec_reg_n1_reg_r[63:32];
  assign n28522_o = vec_reg_n1_reg_r[95:64];
  assign n28523_o = vec_reg_n1_reg_r[127:96];
  assign n28524_o = vec_reg_n1_reg_r[159:128];
  assign n28525_o = vec_reg_n1_reg_r[191:160];
  assign n28526_o = vec_reg_n1_reg_r[223:192];
  assign n28527_o = vec_reg_n1_reg_r[255:224];
  assign n28528_o = vec_reg_n1_reg_r[287:256];
  assign n28529_o = vec_reg_n1_reg_r[319:288];
  assign n28530_o = vec_reg_n1_reg_r[351:320];
  assign n28531_o = vec_reg_n1_reg_r[383:352];
  assign n28532_o = vec_reg_n1_reg_r[415:384];
  assign n28533_o = vec_reg_n1_reg_r[447:416];
  assign n28534_o = vec_reg_n1_reg_r[479:448];
  assign n28535_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28536_o = n28365_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28536_o)
      2'b00: n28537_o = n28520_o;
      2'b01: n28537_o = n28521_o;
      2'b10: n28537_o = n28522_o;
      2'b11: n28537_o = n28523_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28538_o = n28365_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28538_o)
      2'b00: n28539_o = n28524_o;
      2'b01: n28539_o = n28525_o;
      2'b10: n28539_o = n28526_o;
      2'b11: n28539_o = n28527_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28540_o = n28365_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28540_o)
      2'b00: n28541_o = n28528_o;
      2'b01: n28541_o = n28529_o;
      2'b10: n28541_o = n28530_o;
      2'b11: n28541_o = n28531_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28542_o = n28365_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28542_o)
      2'b00: n28543_o = n28532_o;
      2'b01: n28543_o = n28533_o;
      2'b10: n28543_o = n28534_o;
      2'b11: n28543_o = n28535_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28544_o = n28365_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28544_o)
      2'b00: n28545_o = n28537_o;
      2'b01: n28545_o = n28539_o;
      2'b10: n28545_o = n28541_o;
      2'b11: n28545_o = n28543_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28546_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28547_o = vec_reg_n1_reg_r[63:32];
  assign n28548_o = vec_reg_n1_reg_r[95:64];
  assign n28549_o = vec_reg_n1_reg_r[127:96];
  assign n28550_o = vec_reg_n1_reg_r[159:128];
  assign n28551_o = vec_reg_n1_reg_r[191:160];
  assign n28552_o = vec_reg_n1_reg_r[223:192];
  assign n28553_o = vec_reg_n1_reg_r[255:224];
  assign n28554_o = vec_reg_n1_reg_r[287:256];
  assign n28555_o = vec_reg_n1_reg_r[319:288];
  assign n28556_o = vec_reg_n1_reg_r[351:320];
  assign n28557_o = vec_reg_n1_reg_r[383:352];
  assign n28558_o = vec_reg_n1_reg_r[415:384];
  assign n28559_o = vec_reg_n1_reg_r[447:416];
  assign n28560_o = vec_reg_n1_reg_r[479:448];
  assign n28561_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28562_o = n28372_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28562_o)
      2'b00: n28563_o = n28546_o;
      2'b01: n28563_o = n28547_o;
      2'b10: n28563_o = n28548_o;
      2'b11: n28563_o = n28549_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28564_o = n28372_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28564_o)
      2'b00: n28565_o = n28550_o;
      2'b01: n28565_o = n28551_o;
      2'b10: n28565_o = n28552_o;
      2'b11: n28565_o = n28553_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28566_o = n28372_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28566_o)
      2'b00: n28567_o = n28554_o;
      2'b01: n28567_o = n28555_o;
      2'b10: n28567_o = n28556_o;
      2'b11: n28567_o = n28557_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28568_o = n28372_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28568_o)
      2'b00: n28569_o = n28558_o;
      2'b01: n28569_o = n28559_o;
      2'b10: n28569_o = n28560_o;
      2'b11: n28569_o = n28561_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28570_o = n28372_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28570_o)
      2'b00: n28571_o = n28563_o;
      2'b01: n28571_o = n28565_o;
      2'b10: n28571_o = n28567_o;
      2'b11: n28571_o = n28569_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28572_o = vec_reg_n1_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28573_o = vec_reg_n1_reg_r[63:32];
  assign n28574_o = vec_reg_n1_reg_r[95:64];
  assign n28575_o = vec_reg_n1_reg_r[127:96];
  assign n28576_o = vec_reg_n1_reg_r[159:128];
  assign n28577_o = vec_reg_n1_reg_r[191:160];
  assign n28578_o = vec_reg_n1_reg_r[223:192];
  assign n28579_o = vec_reg_n1_reg_r[255:224];
  assign n28580_o = vec_reg_n1_reg_r[287:256];
  assign n28581_o = vec_reg_n1_reg_r[319:288];
  assign n28582_o = vec_reg_n1_reg_r[351:320];
  assign n28583_o = vec_reg_n1_reg_r[383:352];
  assign n28584_o = vec_reg_n1_reg_r[415:384];
  assign n28585_o = vec_reg_n1_reg_r[447:416];
  assign n28586_o = vec_reg_n1_reg_r[479:448];
  assign n28587_o = vec_reg_n1_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28588_o = n28379_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28588_o)
      2'b00: n28589_o = n28572_o;
      2'b01: n28589_o = n28573_o;
      2'b10: n28589_o = n28574_o;
      2'b11: n28589_o = n28575_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28590_o = n28379_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28590_o)
      2'b00: n28591_o = n28576_o;
      2'b01: n28591_o = n28577_o;
      2'b10: n28591_o = n28578_o;
      2'b11: n28591_o = n28579_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28592_o = n28379_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28592_o)
      2'b00: n28593_o = n28580_o;
      2'b01: n28593_o = n28581_o;
      2'b10: n28593_o = n28582_o;
      2'b11: n28593_o = n28583_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28594_o = n28379_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28594_o)
      2'b00: n28595_o = n28584_o;
      2'b01: n28595_o = n28585_o;
      2'b10: n28595_o = n28586_o;
      2'b11: n28595_o = n28587_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28596_o = n28379_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28596_o)
      2'b00: n28597_o = n28589_o;
      2'b01: n28597_o = n28591_o;
      2'b10: n28597_o = n28593_o;
      2'b11: n28597_o = n28595_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28598_o = n28405_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28599_o = ~n28598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28600_o = n28405_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28601_o = ~n28600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28602_o = n28599_o & n28601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28603_o = n28599_o & n28600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28604_o = n28598_o & n28601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28605_o = n28598_o & n28600_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28606_o = n28405_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28607_o = ~n28606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28608_o = n28602_o & n28607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28609_o = n28602_o & n28606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28610_o = n28603_o & n28607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28611_o = n28603_o & n28606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28612_o = n28604_o & n28607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28613_o = n28604_o & n28606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28614_o = n28605_o & n28607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28615_o = n28605_o & n28606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28616_o = n28405_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28617_o = ~n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28618_o = n28608_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28619_o = n28608_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28620_o = n28609_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28621_o = n28609_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28622_o = n28610_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28623_o = n28610_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28624_o = n28611_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28625_o = n28611_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28626_o = n28612_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28627_o = n28612_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28628_o = n28613_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28629_o = n28613_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28630_o = n28614_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28631_o = n28614_o & n28616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28632_o = n28615_o & n28617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28633_o = n28615_o & n28616_o;
  assign n28634_o = n28408_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28635_o = n28618_o ? n28407_o : n28634_o;
  assign n28636_o = n28408_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28637_o = n28619_o ? n28407_o : n28636_o;
  assign n28638_o = n28408_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28639_o = n28620_o ? n28407_o : n28638_o;
  assign n28640_o = n28408_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28641_o = n28621_o ? n28407_o : n28640_o;
  assign n28642_o = n28408_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28643_o = n28622_o ? n28407_o : n28642_o;
  assign n28644_o = n28408_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28645_o = n28623_o ? n28407_o : n28644_o;
  assign n28646_o = n28408_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28647_o = n28624_o ? n28407_o : n28646_o;
  assign n28648_o = n28408_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28649_o = n28625_o ? n28407_o : n28648_o;
  assign n28650_o = n28408_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28651_o = n28626_o ? n28407_o : n28650_o;
  assign n28652_o = n28408_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28653_o = n28627_o ? n28407_o : n28652_o;
  assign n28654_o = n28408_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28655_o = n28628_o ? n28407_o : n28654_o;
  assign n28656_o = n28408_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28657_o = n28629_o ? n28407_o : n28656_o;
  assign n28658_o = n28408_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28659_o = n28630_o ? n28407_o : n28658_o;
  assign n28660_o = n28408_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28661_o = n28631_o ? n28407_o : n28660_o;
  assign n28662_o = n28408_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28663_o = n28632_o ? n28407_o : n28662_o;
  assign n28664_o = n28408_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28665_o = n28633_o ? n28407_o : n28664_o;
  assign n28666_o = {n28665_o, n28663_o, n28661_o, n28659_o, n28657_o, n28655_o, n28653_o, n28651_o, n28649_o, n28647_o, n28645_o, n28643_o, n28641_o, n28639_o, n28637_o, n28635_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:21  */
  assign n28667_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:57:11  */
  assign n28668_o = vec_reg_n2_reg_r[63:32];
  assign n28669_o = vec_reg_n2_reg_r[95:64];
  assign n28670_o = vec_reg_n2_reg_r[127:96];
  assign n28671_o = vec_reg_n2_reg_r[159:128];
  assign n28672_o = vec_reg_n2_reg_r[191:160];
  assign n28673_o = vec_reg_n2_reg_r[223:192];
  assign n28674_o = vec_reg_n2_reg_r[255:224];
  assign n28675_o = vec_reg_n2_reg_r[287:256];
  assign n28676_o = vec_reg_n2_reg_r[319:288];
  assign n28677_o = vec_reg_n2_reg_r[351:320];
  assign n28678_o = vec_reg_n2_reg_r[383:352];
  assign n28679_o = vec_reg_n2_reg_r[415:384];
  assign n28680_o = vec_reg_n2_reg_r[447:416];
  assign n28681_o = vec_reg_n2_reg_r[479:448];
  assign n28682_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28683_o = n28416_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28683_o)
      2'b00: n28684_o = n28667_o;
      2'b01: n28684_o = n28668_o;
      2'b10: n28684_o = n28669_o;
      2'b11: n28684_o = n28670_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28685_o = n28416_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28685_o)
      2'b00: n28686_o = n28671_o;
      2'b01: n28686_o = n28672_o;
      2'b10: n28686_o = n28673_o;
      2'b11: n28686_o = n28674_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28687_o = n28416_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28687_o)
      2'b00: n28688_o = n28675_o;
      2'b01: n28688_o = n28676_o;
      2'b10: n28688_o = n28677_o;
      2'b11: n28688_o = n28678_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28689_o = n28416_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28689_o)
      2'b00: n28690_o = n28679_o;
      2'b01: n28690_o = n28680_o;
      2'b10: n28690_o = n28681_o;
      2'b11: n28690_o = n28682_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28691_o = n28416_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  always @*
    case (n28691_o)
      2'b00: n28692_o = n28684_o;
      2'b01: n28692_o = n28686_o;
      2'b10: n28692_o = n28688_o;
      2'b11: n28692_o = n28690_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:30  */
  assign n28693_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:60:29  */
  assign n28694_o = vec_reg_n2_reg_r[63:32];
  assign n28695_o = vec_reg_n2_reg_r[95:64];
  assign n28696_o = vec_reg_n2_reg_r[127:96];
  assign n28697_o = vec_reg_n2_reg_r[159:128];
  assign n28698_o = vec_reg_n2_reg_r[191:160];
  assign n28699_o = vec_reg_n2_reg_r[223:192];
  assign n28700_o = vec_reg_n2_reg_r[255:224];
  assign n28701_o = vec_reg_n2_reg_r[287:256];
  assign n28702_o = vec_reg_n2_reg_r[319:288];
  assign n28703_o = vec_reg_n2_reg_r[351:320];
  assign n28704_o = vec_reg_n2_reg_r[383:352];
  assign n28705_o = vec_reg_n2_reg_r[415:384];
  assign n28706_o = vec_reg_n2_reg_r[447:416];
  assign n28707_o = vec_reg_n2_reg_r[479:448];
  assign n28708_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28709_o = n28423_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28709_o)
      2'b00: n28710_o = n28693_o;
      2'b01: n28710_o = n28694_o;
      2'b10: n28710_o = n28695_o;
      2'b11: n28710_o = n28696_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28711_o = n28423_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28711_o)
      2'b00: n28712_o = n28697_o;
      2'b01: n28712_o = n28698_o;
      2'b10: n28712_o = n28699_o;
      2'b11: n28712_o = n28700_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28713_o = n28423_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28713_o)
      2'b00: n28714_o = n28701_o;
      2'b01: n28714_o = n28702_o;
      2'b10: n28714_o = n28703_o;
      2'b11: n28714_o = n28704_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28715_o = n28423_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28715_o)
      2'b00: n28716_o = n28705_o;
      2'b01: n28716_o = n28706_o;
      2'b10: n28716_o = n28707_o;
      2'b11: n28716_o = n28708_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28717_o = n28423_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  always @*
    case (n28717_o)
      2'b00: n28718_o = n28710_o;
      2'b01: n28718_o = n28712_o;
      2'b10: n28718_o = n28714_o;
      2'b11: n28718_o = n28716_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:30  */
  assign n28719_o = vec_reg_n2_reg_r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:61:29  */
  assign n28720_o = vec_reg_n2_reg_r[63:32];
  assign n28721_o = vec_reg_n2_reg_r[95:64];
  assign n28722_o = vec_reg_n2_reg_r[127:96];
  assign n28723_o = vec_reg_n2_reg_r[159:128];
  assign n28724_o = vec_reg_n2_reg_r[191:160];
  assign n28725_o = vec_reg_n2_reg_r[223:192];
  assign n28726_o = vec_reg_n2_reg_r[255:224];
  assign n28727_o = vec_reg_n2_reg_r[287:256];
  assign n28728_o = vec_reg_n2_reg_r[319:288];
  assign n28729_o = vec_reg_n2_reg_r[351:320];
  assign n28730_o = vec_reg_n2_reg_r[383:352];
  assign n28731_o = vec_reg_n2_reg_r[415:384];
  assign n28732_o = vec_reg_n2_reg_r[447:416];
  assign n28733_o = vec_reg_n2_reg_r[479:448];
  assign n28734_o = vec_reg_n2_reg_r[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28735_o = n28430_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28735_o)
      2'b00: n28736_o = n28719_o;
      2'b01: n28736_o = n28720_o;
      2'b10: n28736_o = n28721_o;
      2'b11: n28736_o = n28722_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28737_o = n28430_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28737_o)
      2'b00: n28738_o = n28723_o;
      2'b01: n28738_o = n28724_o;
      2'b10: n28738_o = n28725_o;
      2'b11: n28738_o = n28726_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28739_o = n28430_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28739_o)
      2'b00: n28740_o = n28727_o;
      2'b01: n28740_o = n28728_o;
      2'b10: n28740_o = n28729_o;
      2'b11: n28740_o = n28730_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28741_o = n28430_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28741_o)
      2'b00: n28742_o = n28731_o;
      2'b01: n28742_o = n28732_o;
      2'b10: n28742_o = n28733_o;
      2'b11: n28742_o = n28734_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  assign n28743_o = n28430_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/vecrf_register.vhd:62:29  */
  always @*
    case (n28743_o)
      2'b00: n28744_o = n28736_o;
      2'b01: n28744_o = n28738_o;
      2'b10: n28744_o = n28740_o;
      2'b11: n28744_o = n28742_o;
    endcase
endmodule

module gprf_register_32_5
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gprf_i_adr_a,
   input  [4:0] gprf_i_adr_b,
   input  [4:0] gprf_i_adr_d,
   input  [31:0] gprf_i_dat_w,
   input  [4:0] gprf_i_adr_w,
   input  gprf_i_wre,
   input  gprf_i_ena,
   output [31:0] gprf_o_dat_a,
   output [31:0] gprf_o_dat_b,
   output [31:0] gprf_o_dat_d);
  wire [53:0] n27989_o;
  wire [31:0] n27991_o;
  wire [31:0] n27992_o;
  wire [31:0] n27993_o;
  wire [1119:0] r;
  wire [1119:0] rin;
  wire n27996_o;
  wire [4:0] n27997_o;
  wire [4:0] n28000_o;
  wire [31:0] n28002_o;
  wire [1023:0] n28003_o;
  wire [1023:0] n28005_o;
  wire [1023:0] n28006_o;
  wire [4:0] n28008_o;
  wire [4:0] n28011_o;
  wire [4:0] n28015_o;
  wire [4:0] n28018_o;
  wire [4:0] n28022_o;
  wire [4:0] n28025_o;
  wire [31:0] n28028_o;
  wire [31:0] n28029_o;
  wire [31:0] n28030_o;
  wire [1119:0] n28031_o;
  wire n28035_o;
  wire n28037_o;
  wire [1119:0] n28043_o;
  reg [1119:0] n28044_q;
  wire [95:0] n28045_o;
  wire n28046_o;
  wire n28047_o;
  wire n28048_o;
  wire n28049_o;
  wire n28050_o;
  wire n28051_o;
  wire n28052_o;
  wire n28053_o;
  wire n28054_o;
  wire n28055_o;
  wire n28056_o;
  wire n28057_o;
  wire n28058_o;
  wire n28059_o;
  wire n28060_o;
  wire n28061_o;
  wire n28062_o;
  wire n28063_o;
  wire n28064_o;
  wire n28065_o;
  wire n28066_o;
  wire n28067_o;
  wire n28068_o;
  wire n28069_o;
  wire n28070_o;
  wire n28071_o;
  wire n28072_o;
  wire n28073_o;
  wire n28074_o;
  wire n28075_o;
  wire n28076_o;
  wire n28077_o;
  wire n28078_o;
  wire n28079_o;
  wire n28080_o;
  wire n28081_o;
  wire n28082_o;
  wire n28083_o;
  wire n28084_o;
  wire n28085_o;
  wire n28086_o;
  wire n28087_o;
  wire n28088_o;
  wire n28089_o;
  wire n28090_o;
  wire n28091_o;
  wire n28092_o;
  wire n28093_o;
  wire n28094_o;
  wire n28095_o;
  wire n28096_o;
  wire n28097_o;
  wire n28098_o;
  wire n28099_o;
  wire n28100_o;
  wire n28101_o;
  wire n28102_o;
  wire n28103_o;
  wire n28104_o;
  wire n28105_o;
  wire n28106_o;
  wire n28107_o;
  wire n28108_o;
  wire n28109_o;
  wire n28110_o;
  wire n28111_o;
  wire n28112_o;
  wire n28113_o;
  wire n28114_o;
  wire n28115_o;
  wire [31:0] n28116_o;
  wire [31:0] n28117_o;
  wire [31:0] n28118_o;
  wire [31:0] n28119_o;
  wire [31:0] n28120_o;
  wire [31:0] n28121_o;
  wire [31:0] n28122_o;
  wire [31:0] n28123_o;
  wire [31:0] n28124_o;
  wire [31:0] n28125_o;
  wire [31:0] n28126_o;
  wire [31:0] n28127_o;
  wire [31:0] n28128_o;
  wire [31:0] n28129_o;
  wire [31:0] n28130_o;
  wire [31:0] n28131_o;
  wire [31:0] n28132_o;
  wire [31:0] n28133_o;
  wire [31:0] n28134_o;
  wire [31:0] n28135_o;
  wire [31:0] n28136_o;
  wire [31:0] n28137_o;
  wire [31:0] n28138_o;
  wire [31:0] n28139_o;
  wire [31:0] n28140_o;
  wire [31:0] n28141_o;
  wire [31:0] n28142_o;
  wire [31:0] n28143_o;
  wire [31:0] n28144_o;
  wire [31:0] n28145_o;
  wire [31:0] n28146_o;
  wire [31:0] n28147_o;
  wire [31:0] n28148_o;
  wire [31:0] n28149_o;
  wire [31:0] n28150_o;
  wire [31:0] n28151_o;
  wire [31:0] n28152_o;
  wire [31:0] n28153_o;
  wire [31:0] n28154_o;
  wire [31:0] n28155_o;
  wire [31:0] n28156_o;
  wire [31:0] n28157_o;
  wire [31:0] n28158_o;
  wire [31:0] n28159_o;
  wire [31:0] n28160_o;
  wire [31:0] n28161_o;
  wire [31:0] n28162_o;
  wire [31:0] n28163_o;
  wire [31:0] n28164_o;
  wire [31:0] n28165_o;
  wire [31:0] n28166_o;
  wire [31:0] n28167_o;
  wire [31:0] n28168_o;
  wire [31:0] n28169_o;
  wire [31:0] n28170_o;
  wire [31:0] n28171_o;
  wire [31:0] n28172_o;
  wire [31:0] n28173_o;
  wire [31:0] n28174_o;
  wire [31:0] n28175_o;
  wire [31:0] n28176_o;
  wire [31:0] n28177_o;
  wire [31:0] n28178_o;
  wire [31:0] n28179_o;
  wire [1023:0] n28180_o;
  wire [31:0] n28181_o;
  wire [31:0] n28182_o;
  wire [31:0] n28183_o;
  wire [31:0] n28184_o;
  wire [31:0] n28185_o;
  wire [31:0] n28186_o;
  wire [31:0] n28187_o;
  wire [31:0] n28188_o;
  wire [31:0] n28189_o;
  wire [31:0] n28190_o;
  wire [31:0] n28191_o;
  wire [31:0] n28192_o;
  wire [31:0] n28193_o;
  wire [31:0] n28194_o;
  wire [31:0] n28195_o;
  wire [31:0] n28196_o;
  wire [31:0] n28197_o;
  wire [31:0] n28198_o;
  wire [31:0] n28199_o;
  wire [31:0] n28200_o;
  wire [31:0] n28201_o;
  wire [31:0] n28202_o;
  wire [31:0] n28203_o;
  wire [31:0] n28204_o;
  wire [31:0] n28205_o;
  wire [31:0] n28206_o;
  wire [31:0] n28207_o;
  wire [31:0] n28208_o;
  wire [31:0] n28209_o;
  wire [31:0] n28210_o;
  wire [31:0] n28211_o;
  wire [31:0] n28212_o;
  wire [1:0] n28213_o;
  reg [31:0] n28214_o;
  wire [1:0] n28215_o;
  reg [31:0] n28216_o;
  wire [1:0] n28217_o;
  reg [31:0] n28218_o;
  wire [1:0] n28219_o;
  reg [31:0] n28220_o;
  wire [1:0] n28221_o;
  reg [31:0] n28222_o;
  wire [1:0] n28223_o;
  reg [31:0] n28224_o;
  wire [1:0] n28225_o;
  reg [31:0] n28226_o;
  wire [1:0] n28227_o;
  reg [31:0] n28228_o;
  wire [1:0] n28229_o;
  reg [31:0] n28230_o;
  wire [1:0] n28231_o;
  reg [31:0] n28232_o;
  wire n28233_o;
  wire [31:0] n28234_o;
  wire [31:0] n28235_o;
  wire [31:0] n28236_o;
  wire [31:0] n28237_o;
  wire [31:0] n28238_o;
  wire [31:0] n28239_o;
  wire [31:0] n28240_o;
  wire [31:0] n28241_o;
  wire [31:0] n28242_o;
  wire [31:0] n28243_o;
  wire [31:0] n28244_o;
  wire [31:0] n28245_o;
  wire [31:0] n28246_o;
  wire [31:0] n28247_o;
  wire [31:0] n28248_o;
  wire [31:0] n28249_o;
  wire [31:0] n28250_o;
  wire [31:0] n28251_o;
  wire [31:0] n28252_o;
  wire [31:0] n28253_o;
  wire [31:0] n28254_o;
  wire [31:0] n28255_o;
  wire [31:0] n28256_o;
  wire [31:0] n28257_o;
  wire [31:0] n28258_o;
  wire [31:0] n28259_o;
  wire [31:0] n28260_o;
  wire [31:0] n28261_o;
  wire [31:0] n28262_o;
  wire [31:0] n28263_o;
  wire [31:0] n28264_o;
  wire [31:0] n28265_o;
  wire [31:0] n28266_o;
  wire [1:0] n28267_o;
  reg [31:0] n28268_o;
  wire [1:0] n28269_o;
  reg [31:0] n28270_o;
  wire [1:0] n28271_o;
  reg [31:0] n28272_o;
  wire [1:0] n28273_o;
  reg [31:0] n28274_o;
  wire [1:0] n28275_o;
  reg [31:0] n28276_o;
  wire [1:0] n28277_o;
  reg [31:0] n28278_o;
  wire [1:0] n28279_o;
  reg [31:0] n28280_o;
  wire [1:0] n28281_o;
  reg [31:0] n28282_o;
  wire [1:0] n28283_o;
  reg [31:0] n28284_o;
  wire [1:0] n28285_o;
  reg [31:0] n28286_o;
  wire n28287_o;
  wire [31:0] n28288_o;
  wire [31:0] n28289_o;
  wire [31:0] n28290_o;
  wire [31:0] n28291_o;
  wire [31:0] n28292_o;
  wire [31:0] n28293_o;
  wire [31:0] n28294_o;
  wire [31:0] n28295_o;
  wire [31:0] n28296_o;
  wire [31:0] n28297_o;
  wire [31:0] n28298_o;
  wire [31:0] n28299_o;
  wire [31:0] n28300_o;
  wire [31:0] n28301_o;
  wire [31:0] n28302_o;
  wire [31:0] n28303_o;
  wire [31:0] n28304_o;
  wire [31:0] n28305_o;
  wire [31:0] n28306_o;
  wire [31:0] n28307_o;
  wire [31:0] n28308_o;
  wire [31:0] n28309_o;
  wire [31:0] n28310_o;
  wire [31:0] n28311_o;
  wire [31:0] n28312_o;
  wire [31:0] n28313_o;
  wire [31:0] n28314_o;
  wire [31:0] n28315_o;
  wire [31:0] n28316_o;
  wire [31:0] n28317_o;
  wire [31:0] n28318_o;
  wire [31:0] n28319_o;
  wire [31:0] n28320_o;
  wire [1:0] n28321_o;
  reg [31:0] n28322_o;
  wire [1:0] n28323_o;
  reg [31:0] n28324_o;
  wire [1:0] n28325_o;
  reg [31:0] n28326_o;
  wire [1:0] n28327_o;
  reg [31:0] n28328_o;
  wire [1:0] n28329_o;
  reg [31:0] n28330_o;
  wire [1:0] n28331_o;
  reg [31:0] n28332_o;
  wire [1:0] n28333_o;
  reg [31:0] n28334_o;
  wire [1:0] n28335_o;
  reg [31:0] n28336_o;
  wire [1:0] n28337_o;
  reg [31:0] n28338_o;
  wire [1:0] n28339_o;
  reg [31:0] n28340_o;
  wire n28341_o;
  wire [31:0] n28342_o;
  assign gprf_o_dat_a = n27991_o;
  assign gprf_o_dat_b = n27992_o;
  assign gprf_o_dat_d = n27993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign n27989_o = {gprf_i_ena, gprf_i_wre, gprf_i_adr_w, gprf_i_dat_w, gprf_i_adr_d, gprf_i_adr_b, gprf_i_adr_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign n27991_o = n28045_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign n27992_o = n28045_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign n27993_o = n28045_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:40:10  */
  assign r = n28044_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:40:13  */
  assign rin = n28031_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:15  */
  assign n27996_o = n27989_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:44  */
  assign n27997_o = n27989_o[51:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:17  */
  assign n28000_o = 5'b11111 - n27997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:63  */
  assign n28002_o = n27989_o[46:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  assign n28003_o = r[1023:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  assign n28005_o = r[1023:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:51:5  */
  assign n28006_o = n27996_o ? n28180_o : n28005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:53  */
  assign n28008_o = n27989_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:26  */
  assign n28011_o = 5'b11111 - n28008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:53  */
  assign n28015_o = n27989_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:26  */
  assign n28018_o = 5'b11111 - n28015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:53  */
  assign n28022_o = n27989_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:26  */
  assign n28025_o = 5'b11111 - n28022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:59:23  */
  assign n28028_o = r[1055:1024];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:60:23  */
  assign n28029_o = r[1087:1056];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:61:23  */
  assign n28030_o = r[1119:1088];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:110:5  */
  assign n28031_o = {n28342_o, n28288_o, n28234_o, n28006_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:72:18  */
  assign n28035_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:75:17  */
  assign n28037_o = n27989_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:74:5  */
  assign n28043_o = n28037_o ? rin : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:74:5  */
  always @(posedge clk_i or posedge n28035_o)
    if (n28035_o)
      n28044_q <= 1120'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n28044_q <= n28043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:72:5  */
  assign n28045_o = {n28030_o, n28029_o, n28028_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28046_o = n28000_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28047_o = ~n28046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28048_o = n28000_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28049_o = ~n28048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28050_o = n28047_o & n28049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28051_o = n28047_o & n28048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28052_o = n28046_o & n28049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28053_o = n28046_o & n28048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28054_o = n28000_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28055_o = ~n28054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28056_o = n28050_o & n28055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28057_o = n28050_o & n28054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28058_o = n28051_o & n28055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28059_o = n28051_o & n28054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28060_o = n28052_o & n28055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28061_o = n28052_o & n28054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28062_o = n28053_o & n28055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28063_o = n28053_o & n28054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28064_o = n28000_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28065_o = ~n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28066_o = n28056_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28067_o = n28056_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28068_o = n28057_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28069_o = n28057_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28070_o = n28058_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28071_o = n28058_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28072_o = n28059_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28073_o = n28059_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28074_o = n28060_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28075_o = n28060_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28076_o = n28061_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28077_o = n28061_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28078_o = n28062_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28079_o = n28062_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28080_o = n28063_o & n28065_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28081_o = n28063_o & n28064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28082_o = n28000_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28083_o = ~n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28084_o = n28066_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28085_o = n28066_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28086_o = n28067_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28087_o = n28067_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28088_o = n28068_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28089_o = n28068_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28090_o = n28069_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28091_o = n28069_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28092_o = n28070_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28093_o = n28070_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28094_o = n28071_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28095_o = n28071_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28096_o = n28072_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28097_o = n28072_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28098_o = n28073_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28099_o = n28073_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28100_o = n28074_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28101_o = n28074_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28102_o = n28075_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28103_o = n28075_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28104_o = n28076_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28105_o = n28076_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28106_o = n28077_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28107_o = n28077_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28108_o = n28078_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28109_o = n28078_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28110_o = n28079_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28111_o = n28079_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28112_o = n28080_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28113_o = n28080_o & n28082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28114_o = n28081_o & n28083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28115_o = n28081_o & n28082_o;
  assign n28116_o = n28003_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28117_o = n28084_o ? n28002_o : n28116_o;
  assign n28118_o = n28003_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28119_o = n28085_o ? n28002_o : n28118_o;
  assign n28120_o = n28003_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28121_o = n28086_o ? n28002_o : n28120_o;
  assign n28122_o = n28003_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28123_o = n28087_o ? n28002_o : n28122_o;
  assign n28124_o = n28003_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28125_o = n28088_o ? n28002_o : n28124_o;
  assign n28126_o = n28003_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28127_o = n28089_o ? n28002_o : n28126_o;
  assign n28128_o = n28003_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28129_o = n28090_o ? n28002_o : n28128_o;
  assign n28130_o = n28003_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28131_o = n28091_o ? n28002_o : n28130_o;
  assign n28132_o = n28003_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28133_o = n28092_o ? n28002_o : n28132_o;
  assign n28134_o = n28003_o[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28135_o = n28093_o ? n28002_o : n28134_o;
  assign n28136_o = n28003_o[351:320];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28137_o = n28094_o ? n28002_o : n28136_o;
  assign n28138_o = n28003_o[383:352];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28139_o = n28095_o ? n28002_o : n28138_o;
  assign n28140_o = n28003_o[415:384];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28141_o = n28096_o ? n28002_o : n28140_o;
  assign n28142_o = n28003_o[447:416];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28143_o = n28097_o ? n28002_o : n28142_o;
  assign n28144_o = n28003_o[479:448];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28145_o = n28098_o ? n28002_o : n28144_o;
  assign n28146_o = n28003_o[511:480];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28147_o = n28099_o ? n28002_o : n28146_o;
  assign n28148_o = n28003_o[543:512];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28149_o = n28100_o ? n28002_o : n28148_o;
  assign n28150_o = n28003_o[575:544];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28151_o = n28101_o ? n28002_o : n28150_o;
  assign n28152_o = n28003_o[607:576];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28153_o = n28102_o ? n28002_o : n28152_o;
  assign n28154_o = n28003_o[639:608];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28155_o = n28103_o ? n28002_o : n28154_o;
  assign n28156_o = n28003_o[671:640];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28157_o = n28104_o ? n28002_o : n28156_o;
  assign n28158_o = n28003_o[703:672];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28159_o = n28105_o ? n28002_o : n28158_o;
  assign n28160_o = n28003_o[735:704];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28161_o = n28106_o ? n28002_o : n28160_o;
  assign n28162_o = n28003_o[767:736];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28163_o = n28107_o ? n28002_o : n28162_o;
  assign n28164_o = n28003_o[799:768];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28165_o = n28108_o ? n28002_o : n28164_o;
  assign n28166_o = n28003_o[831:800];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28167_o = n28109_o ? n28002_o : n28166_o;
  assign n28168_o = n28003_o[863:832];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28169_o = n28110_o ? n28002_o : n28168_o;
  assign n28170_o = n28003_o[895:864];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28171_o = n28111_o ? n28002_o : n28170_o;
  assign n28172_o = n28003_o[927:896];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28173_o = n28112_o ? n28002_o : n28172_o;
  assign n28174_o = n28003_o[959:928];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28175_o = n28113_o ? n28002_o : n28174_o;
  assign n28176_o = n28003_o[991:960];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28177_o = n28114_o ? n28002_o : n28176_o;
  assign n28178_o = n28003_o[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28179_o = n28115_o ? n28002_o : n28178_o;
  assign n28180_o = {n28179_o, n28177_o, n28175_o, n28173_o, n28171_o, n28169_o, n28167_o, n28165_o, n28163_o, n28161_o, n28159_o, n28157_o, n28155_o, n28153_o, n28151_o, n28149_o, n28147_o, n28145_o, n28143_o, n28141_o, n28139_o, n28137_o, n28135_o, n28133_o, n28131_o, n28129_o, n28127_o, n28125_o, n28123_o, n28121_o, n28119_o, n28117_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:17  */
  assign n28181_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:52:7  */
  assign n28182_o = r[63:32];
  assign n28183_o = r[95:64];
  assign n28184_o = r[127:96];
  assign n28185_o = r[159:128];
  assign n28186_o = r[191:160];
  assign n28187_o = r[223:192];
  assign n28188_o = r[255:224];
  assign n28189_o = r[287:256];
  assign n28190_o = r[319:288];
  assign n28191_o = r[351:320];
  assign n28192_o = r[383:352];
  assign n28193_o = r[415:384];
  assign n28194_o = r[447:416];
  assign n28195_o = r[479:448];
  assign n28196_o = r[511:480];
  assign n28197_o = r[543:512];
  assign n28198_o = r[575:544];
  assign n28199_o = r[607:576];
  assign n28200_o = r[639:608];
  assign n28201_o = r[671:640];
  assign n28202_o = r[703:672];
  assign n28203_o = r[735:704];
  assign n28204_o = r[767:736];
  assign n28205_o = r[799:768];
  assign n28206_o = r[831:800];
  assign n28207_o = r[863:832];
  assign n28208_o = r[895:864];
  assign n28209_o = r[927:896];
  assign n28210_o = r[959:928];
  assign n28211_o = r[991:960];
  assign n28212_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28213_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28213_o)
      2'b00: n28214_o = n28181_o;
      2'b01: n28214_o = n28182_o;
      2'b10: n28214_o = n28183_o;
      2'b11: n28214_o = n28184_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28215_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28215_o)
      2'b00: n28216_o = n28185_o;
      2'b01: n28216_o = n28186_o;
      2'b10: n28216_o = n28187_o;
      2'b11: n28216_o = n28188_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28217_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28217_o)
      2'b00: n28218_o = n28189_o;
      2'b01: n28218_o = n28190_o;
      2'b10: n28218_o = n28191_o;
      2'b11: n28218_o = n28192_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28219_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28219_o)
      2'b00: n28220_o = n28193_o;
      2'b01: n28220_o = n28194_o;
      2'b10: n28220_o = n28195_o;
      2'b11: n28220_o = n28196_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28221_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28221_o)
      2'b00: n28222_o = n28197_o;
      2'b01: n28222_o = n28198_o;
      2'b10: n28222_o = n28199_o;
      2'b11: n28222_o = n28200_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28223_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28223_o)
      2'b00: n28224_o = n28201_o;
      2'b01: n28224_o = n28202_o;
      2'b10: n28224_o = n28203_o;
      2'b11: n28224_o = n28204_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28225_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28225_o)
      2'b00: n28226_o = n28205_o;
      2'b01: n28226_o = n28206_o;
      2'b10: n28226_o = n28207_o;
      2'b11: n28226_o = n28208_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28227_o = n28011_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28227_o)
      2'b00: n28228_o = n28209_o;
      2'b01: n28228_o = n28210_o;
      2'b10: n28228_o = n28211_o;
      2'b11: n28228_o = n28212_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28229_o = n28011_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28229_o)
      2'b00: n28230_o = n28214_o;
      2'b01: n28230_o = n28216_o;
      2'b10: n28230_o = n28218_o;
      2'b11: n28230_o = n28220_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28231_o = n28011_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  always @*
    case (n28231_o)
      2'b00: n28232_o = n28222_o;
      2'b01: n28232_o = n28224_o;
      2'b10: n28232_o = n28226_o;
      2'b11: n28232_o = n28228_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28233_o = n28011_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28234_o = n28233_o ? n28232_o : n28230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:26  */
  assign n28235_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:55:25  */
  assign n28236_o = r[63:32];
  assign n28237_o = r[95:64];
  assign n28238_o = r[127:96];
  assign n28239_o = r[159:128];
  assign n28240_o = r[191:160];
  assign n28241_o = r[223:192];
  assign n28242_o = r[255:224];
  assign n28243_o = r[287:256];
  assign n28244_o = r[319:288];
  assign n28245_o = r[351:320];
  assign n28246_o = r[383:352];
  assign n28247_o = r[415:384];
  assign n28248_o = r[447:416];
  assign n28249_o = r[479:448];
  assign n28250_o = r[511:480];
  assign n28251_o = r[543:512];
  assign n28252_o = r[575:544];
  assign n28253_o = r[607:576];
  assign n28254_o = r[639:608];
  assign n28255_o = r[671:640];
  assign n28256_o = r[703:672];
  assign n28257_o = r[735:704];
  assign n28258_o = r[767:736];
  assign n28259_o = r[799:768];
  assign n28260_o = r[831:800];
  assign n28261_o = r[863:832];
  assign n28262_o = r[895:864];
  assign n28263_o = r[927:896];
  assign n28264_o = r[959:928];
  assign n28265_o = r[991:960];
  assign n28266_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28267_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28267_o)
      2'b00: n28268_o = n28235_o;
      2'b01: n28268_o = n28236_o;
      2'b10: n28268_o = n28237_o;
      2'b11: n28268_o = n28238_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28269_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28269_o)
      2'b00: n28270_o = n28239_o;
      2'b01: n28270_o = n28240_o;
      2'b10: n28270_o = n28241_o;
      2'b11: n28270_o = n28242_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28271_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28271_o)
      2'b00: n28272_o = n28243_o;
      2'b01: n28272_o = n28244_o;
      2'b10: n28272_o = n28245_o;
      2'b11: n28272_o = n28246_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28273_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28273_o)
      2'b00: n28274_o = n28247_o;
      2'b01: n28274_o = n28248_o;
      2'b10: n28274_o = n28249_o;
      2'b11: n28274_o = n28250_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28275_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28275_o)
      2'b00: n28276_o = n28251_o;
      2'b01: n28276_o = n28252_o;
      2'b10: n28276_o = n28253_o;
      2'b11: n28276_o = n28254_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28277_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28277_o)
      2'b00: n28278_o = n28255_o;
      2'b01: n28278_o = n28256_o;
      2'b10: n28278_o = n28257_o;
      2'b11: n28278_o = n28258_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28279_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28279_o)
      2'b00: n28280_o = n28259_o;
      2'b01: n28280_o = n28260_o;
      2'b10: n28280_o = n28261_o;
      2'b11: n28280_o = n28262_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28281_o = n28018_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28281_o)
      2'b00: n28282_o = n28263_o;
      2'b01: n28282_o = n28264_o;
      2'b10: n28282_o = n28265_o;
      2'b11: n28282_o = n28266_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28283_o = n28018_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28283_o)
      2'b00: n28284_o = n28268_o;
      2'b01: n28284_o = n28270_o;
      2'b10: n28284_o = n28272_o;
      2'b11: n28284_o = n28274_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28285_o = n28018_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  always @*
    case (n28285_o)
      2'b00: n28286_o = n28276_o;
      2'b01: n28286_o = n28278_o;
      2'b10: n28286_o = n28280_o;
      2'b11: n28286_o = n28282_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28287_o = n28018_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28288_o = n28287_o ? n28286_o : n28284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:26  */
  assign n28289_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:56:25  */
  assign n28290_o = r[63:32];
  assign n28291_o = r[95:64];
  assign n28292_o = r[127:96];
  assign n28293_o = r[159:128];
  assign n28294_o = r[191:160];
  assign n28295_o = r[223:192];
  assign n28296_o = r[255:224];
  assign n28297_o = r[287:256];
  assign n28298_o = r[319:288];
  assign n28299_o = r[351:320];
  assign n28300_o = r[383:352];
  assign n28301_o = r[415:384];
  assign n28302_o = r[447:416];
  assign n28303_o = r[479:448];
  assign n28304_o = r[511:480];
  assign n28305_o = r[543:512];
  assign n28306_o = r[575:544];
  assign n28307_o = r[607:576];
  assign n28308_o = r[639:608];
  assign n28309_o = r[671:640];
  assign n28310_o = r[703:672];
  assign n28311_o = r[735:704];
  assign n28312_o = r[767:736];
  assign n28313_o = r[799:768];
  assign n28314_o = r[831:800];
  assign n28315_o = r[863:832];
  assign n28316_o = r[895:864];
  assign n28317_o = r[927:896];
  assign n28318_o = r[959:928];
  assign n28319_o = r[991:960];
  assign n28320_o = r[1023:992];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28321_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28321_o)
      2'b00: n28322_o = n28289_o;
      2'b01: n28322_o = n28290_o;
      2'b10: n28322_o = n28291_o;
      2'b11: n28322_o = n28292_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28323_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28323_o)
      2'b00: n28324_o = n28293_o;
      2'b01: n28324_o = n28294_o;
      2'b10: n28324_o = n28295_o;
      2'b11: n28324_o = n28296_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28325_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28325_o)
      2'b00: n28326_o = n28297_o;
      2'b01: n28326_o = n28298_o;
      2'b10: n28326_o = n28299_o;
      2'b11: n28326_o = n28300_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28327_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28327_o)
      2'b00: n28328_o = n28301_o;
      2'b01: n28328_o = n28302_o;
      2'b10: n28328_o = n28303_o;
      2'b11: n28328_o = n28304_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28329_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28329_o)
      2'b00: n28330_o = n28305_o;
      2'b01: n28330_o = n28306_o;
      2'b10: n28330_o = n28307_o;
      2'b11: n28330_o = n28308_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28331_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28331_o)
      2'b00: n28332_o = n28309_o;
      2'b01: n28332_o = n28310_o;
      2'b10: n28332_o = n28311_o;
      2'b11: n28332_o = n28312_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28333_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28333_o)
      2'b00: n28334_o = n28313_o;
      2'b01: n28334_o = n28314_o;
      2'b10: n28334_o = n28315_o;
      2'b11: n28334_o = n28316_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28335_o = n28025_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28335_o)
      2'b00: n28336_o = n28317_o;
      2'b01: n28336_o = n28318_o;
      2'b10: n28336_o = n28319_o;
      2'b11: n28336_o = n28320_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28337_o = n28025_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28337_o)
      2'b00: n28338_o = n28322_o;
      2'b01: n28338_o = n28324_o;
      2'b10: n28338_o = n28326_o;
      2'b11: n28338_o = n28328_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28339_o = n28025_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  always @*
    case (n28339_o)
      2'b00: n28340_o = n28330_o;
      2'b01: n28340_o = n28332_o;
      2'b10: n28340_o = n28334_o;
      2'b11: n28340_o = n28336_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28341_o = n28025_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/gprf_register.vhd:57:25  */
  assign n28342_o = n28341_o ? n28340_o : n28338_o;
endmodule

module receiver_3_0_0_8192_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n27919_o;
  wire addr_decoder_1_n27920;
  wire addr_decoder_1_n27921;
  wire addr_decoder_1_n27922;
  wire addr_decoder_1_n27923;
  wire addr_decoder_1_n27924;
  wire addr_decoder_1_n27925;
  wire addr_decoder_1_n27926;
  wire addr_decoder_1_n27927;
  wire addr_decoder_1_n27928;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n27947;
  wire [31:0] rx_control_1_n27948;
  wire [4:0] rx_control_1_n27949;
  wire rx_control_1_n27950;
  wire rx_control_1_n27951;
  wire [31:0] rx_control_1_n27952;
  wire [4:0] rx_control_1_n27953;
  wire rx_control_1_n27954;
  wire rx_control_1_n27955;
  wire rx_control_1_n27956;
  wire rx_control_1_n27957;
  wire [4:0] rx_control_1_n27958;
  wire [31:0] rx_control_1_n27959;
  wire [15:0] rx_control_1_n27960;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n27950;
  assign data_0_out = rx_control_1_n27948;
  assign comm_0_out = rx_control_1_n27949;
  assign we_0_out = rx_control_1_n27951;
  assign av_1_out = rx_control_1_n27954;
  assign data_1_out = rx_control_1_n27952;
  assign comm_1_out = rx_control_1_n27953;
  assign we_1_out = rx_control_1_n27955;
  assign cfg_we_out = rx_control_1_n27956;
  assign cfg_re_out = rx_control_1_n27957;
  assign cfg_data_out = rx_control_1_n27959;
  assign cfg_addr_out = rx_control_1_n27958;
  assign cfg_ret_addr_out = rx_control_1_n27960;
  assign full_out = rx_control_1_n27947;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n27920; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n27921; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n27922; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n27923; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n27924; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n27925; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n27926; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n27927; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n27928; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n27919_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n27920 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n27921 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n27922 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n27923 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n27924 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n27925 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n27926 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n27927 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n27928 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_3_0_0_8192_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n27919_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n27947 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n27948 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n27949 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n27950 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n27951 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n27952 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n27953 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n27954 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n27955 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n27956 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n27957 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n27958 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n27959 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n27960 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module transmitter_3_8192_6_32_16_5_6_5_3_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n27877;
  wire [31:0] tx_c_n27878;
  wire [4:0] tx_c_n27879;
  wire tx_c_n27880;
  wire tx_c_n27881;
  wire tx_c_n27882;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n27877;
  assign data_out = tx_c_n27878;
  assign comm_out = tx_c_n27879;
  assign lock_out = tx_c_n27880;
  assign cfg_rd_rdy_out = tx_c_n27881;
  assign re_out = tx_c_n27882;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n27877 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n27878 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n27879 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n27880 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n27881 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n27882 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_3_32_6_5_0_8192_3_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module receiver_2_0_0_4096_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n27801_o;
  wire addr_decoder_1_n27802;
  wire addr_decoder_1_n27803;
  wire addr_decoder_1_n27804;
  wire addr_decoder_1_n27805;
  wire addr_decoder_1_n27806;
  wire addr_decoder_1_n27807;
  wire addr_decoder_1_n27808;
  wire addr_decoder_1_n27809;
  wire addr_decoder_1_n27810;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n27829;
  wire [31:0] rx_control_1_n27830;
  wire [4:0] rx_control_1_n27831;
  wire rx_control_1_n27832;
  wire rx_control_1_n27833;
  wire [31:0] rx_control_1_n27834;
  wire [4:0] rx_control_1_n27835;
  wire rx_control_1_n27836;
  wire rx_control_1_n27837;
  wire rx_control_1_n27838;
  wire rx_control_1_n27839;
  wire [4:0] rx_control_1_n27840;
  wire [31:0] rx_control_1_n27841;
  wire [15:0] rx_control_1_n27842;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n27832;
  assign data_0_out = rx_control_1_n27830;
  assign comm_0_out = rx_control_1_n27831;
  assign we_0_out = rx_control_1_n27833;
  assign av_1_out = rx_control_1_n27836;
  assign data_1_out = rx_control_1_n27834;
  assign comm_1_out = rx_control_1_n27835;
  assign we_1_out = rx_control_1_n27837;
  assign cfg_we_out = rx_control_1_n27838;
  assign cfg_re_out = rx_control_1_n27839;
  assign cfg_data_out = rx_control_1_n27841;
  assign cfg_addr_out = rx_control_1_n27840;
  assign cfg_ret_addr_out = rx_control_1_n27842;
  assign full_out = rx_control_1_n27829;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n27802; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n27803; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n27804; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n27805; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n27806; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n27807; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n27808; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n27809; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n27810; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n27801_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n27802 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n27803 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n27804 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n27805 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n27806 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n27807 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n27808 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n27809 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n27810 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_2_0_0_4096_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n27801_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n27829 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n27830 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n27831 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n27832 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n27833 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n27834 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n27835 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n27836 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n27837 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n27838 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n27839 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n27840 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n27841 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n27842 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module transmitter_2_4096_6_32_16_5_6_5_2_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n27759;
  wire [31:0] tx_c_n27760;
  wire [4:0] tx_c_n27761;
  wire tx_c_n27762;
  wire tx_c_n27763;
  wire tx_c_n27764;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n27759;
  assign data_out = tx_c_n27760;
  assign comm_out = tx_c_n27761;
  assign lock_out = tx_c_n27762;
  assign cfg_rd_rdy_out = tx_c_n27763;
  assign re_out = tx_c_n27764;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n27759 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n27760 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n27761 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n27762 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n27763 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n27764 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_2_32_6_5_0_4096_2_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module double_fifo_demux_wr_0_1_1_8_8_32_0_5
  (input  clk_re,
   input  clk_we,
   input  clk_re_pls,
   input  clk_we_pls,
   input  rst_n,
   input  av_0_in,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  we_0_in,
   input  av_1_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  we_1_in,
   input  re_0_in,
   input  re_1_in,
   output one_p_0_out,
   output full_0_out,
   output one_p_1_out,
   output full_1_out,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output empty_0_out,
   output one_d_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output empty_1_out,
   output debug_out,
   output one_d_1_out);
  wire [37:0] data_0;
  wire [37:0] data_1;
  wire [37:0] data_0_i;
  wire [37:0] data_1_i;
  wire n27706_o;
  wire [4:0] n27707_o;
  wire [31:0] n27708_o;
  wire n27709_o;
  wire [4:0] n27710_o;
  wire [31:0] n27711_o;
  wire [5:0] n27712_o;
  wire [37:0] n27713_o;
  wire [5:0] n27714_o;
  wire [37:0] n27715_o;
  wire multi_map_fifo_0_multiclk_fifo_0_n27716;
  wire multi_map_fifo_0_multiclk_fifo_0_n27717;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_n27718;
  wire multi_map_fifo_0_multiclk_fifo_0_n27719;
  wire multi_map_fifo_0_multiclk_fifo_0_n27720;
  wire multi_map_fifo_0_multiclk_fifo_0_full_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_p_out;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_data_out;
  wire multi_map_fifo_0_multiclk_fifo_0_empty_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_d_out;
  wire multi_map_fifo_1_multiclk_fifo_1_n27731;
  wire multi_map_fifo_1_multiclk_fifo_1_n27732;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_n27733;
  wire multi_map_fifo_1_multiclk_fifo_1_n27734;
  wire multi_map_fifo_1_multiclk_fifo_1_n27735;
  wire multi_map_fifo_1_multiclk_fifo_1_full_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_p_out;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_data_out;
  wire multi_map_fifo_1_multiclk_fifo_1_empty_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_d_out;
  localparam n27752_o = 1'bZ;
  assign one_p_0_out = multi_map_fifo_0_multiclk_fifo_0_n27717;
  assign full_0_out = multi_map_fifo_0_multiclk_fifo_0_n27716;
  assign one_p_1_out = multi_map_fifo_1_multiclk_fifo_1_n27732;
  assign full_1_out = multi_map_fifo_1_multiclk_fifo_1_n27731;
  assign av_0_out = n27706_o;
  assign data_0_out = n27708_o;
  assign comm_0_out = n27707_o;
  assign empty_0_out = multi_map_fifo_0_multiclk_fifo_0_n27719;
  assign one_d_0_out = multi_map_fifo_0_multiclk_fifo_0_n27720;
  assign av_1_out = n27709_o;
  assign data_1_out = n27711_o;
  assign comm_1_out = n27710_o;
  assign empty_1_out = multi_map_fifo_1_multiclk_fifo_1_n27734;
  assign debug_out = n27752_o;
  assign one_d_1_out = multi_map_fifo_1_multiclk_fifo_1_n27735;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:245:10  */
  assign data_0 = multi_map_fifo_0_multiclk_fifo_0_n27718; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:246:10  */
  assign data_1 = multi_map_fifo_1_multiclk_fifo_1_n27733; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:248:10  */
  assign data_0_i = n27713_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:249:10  */
  assign data_1_i = n27715_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:274:23  */
  assign n27706_o = data_0[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:275:23  */
  assign n27707_o = data_0[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:276:23  */
  assign n27708_o = data_0[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:278:23  */
  assign n27709_o = data_1[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:279:23  */
  assign n27710_o = data_1[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:280:23  */
  assign n27711_o = data_1[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:282:23  */
  assign n27712_o = {av_0_in, comm_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:282:35  */
  assign n27713_o = {n27712_o, data_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:283:23  */
  assign n27714_o = {av_1_in, comm_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:283:35  */
  assign n27715_o = {n27714_o, data_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:302:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27716 = multi_map_fifo_0_multiclk_fifo_0_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:303:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27717 = multi_map_fifo_0_multiclk_fifo_0_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:306:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27718 = multi_map_fifo_0_multiclk_fifo_0_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:307:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27719 = multi_map_fifo_0_multiclk_fifo_0_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:308:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27720 = multi_map_fifo_0_multiclk_fifo_0_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:289:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_0_multiclk_fifo_0 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(data_0_i),
    .we_in(we_0_in),
    .re_in(re_0_in),
    .full_out(multi_map_fifo_0_multiclk_fifo_0_full_out),
    .one_p_out(multi_map_fifo_0_multiclk_fifo_0_one_p_out),
    .data_out(multi_map_fifo_0_multiclk_fifo_0_data_out),
    .empty_out(multi_map_fifo_0_multiclk_fifo_0_empty_out),
    .one_d_out(multi_map_fifo_0_multiclk_fifo_0_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:328:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27731 = multi_map_fifo_1_multiclk_fifo_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:327:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27732 = multi_map_fifo_1_multiclk_fifo_1_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:331:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27733 = multi_map_fifo_1_multiclk_fifo_1_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:332:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27734 = multi_map_fifo_1_multiclk_fifo_1_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:333:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27735 = multi_map_fifo_1_multiclk_fifo_1_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_demux_wr.vhd:313:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_1_multiclk_fifo_1 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(data_1_i),
    .we_in(we_1_in),
    .re_in(re_1_in),
    .full_out(multi_map_fifo_1_multiclk_fifo_1_full_out),
    .one_p_out(multi_map_fifo_1_multiclk_fifo_1_one_p_out),
    .data_out(multi_map_fifo_1_multiclk_fifo_1_data_out),
    .empty_out(multi_map_fifo_1_multiclk_fifo_1_empty_out),
    .one_d_out(multi_map_fifo_1_multiclk_fifo_1_one_d_out));
endmodule

module receiver_1_0_0_0_0_6_32_16_5_0_0_0_0
  (input  clk,
   input  rst_n,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  cfg_rd_rdy_in,
   input  full_0_in,
   input  one_p_0_in,
   input  full_1_in,
   input  one_p_1_in,
   input  bus_full_in,
   output av_0_out,
   output [31:0] data_0_out,
   output [4:0] comm_0_out,
   output we_0_out,
   output av_1_out,
   output [31:0] data_1_out,
   output [4:0] comm_1_out,
   output we_1_out,
   output cfg_we_out,
   output cfg_re_out,
   output [31:0] cfg_data_out,
   output [4:0] cfg_addr_out,
   output [15:0] cfg_ret_addr_out,
   output full_out);
  wire addr_match_dc_rx;
  wire id_match_dc_rx;
  wire norm_cmd_dc_rx;
  wire msg_cmd_dc_rx;
  wire conf_re_cmd_dc_rx;
  wire conf_we_cmd_dc_rx;
  wire excl_lock_cmd_dc_rx;
  wire excl_data_cmd_dc_rx;
  wire excl_release_cmd_dc_rx;
  wire [15:0] n27621_o;
  wire addr_decoder_1_n27622;
  wire addr_decoder_1_n27623;
  wire addr_decoder_1_n27624;
  wire addr_decoder_1_n27625;
  wire addr_decoder_1_n27626;
  wire addr_decoder_1_n27627;
  wire addr_decoder_1_n27628;
  wire addr_decoder_1_n27629;
  wire addr_decoder_1_n27630;
  wire addr_decoder_1_addr_match_out;
  wire addr_decoder_1_id_match_out;
  wire addr_decoder_1_norm_cmd_out;
  wire addr_decoder_1_msg_cmd_out;
  wire addr_decoder_1_conf_re_cmd_out;
  wire addr_decoder_1_conf_we_cmd_out;
  wire addr_decoder_1_excl_lock_cmd_out;
  wire addr_decoder_1_excl_data_cmd_out;
  wire addr_decoder_1_excl_release_cmd_out;
  wire rx_control_1_n27649;
  wire [31:0] rx_control_1_n27650;
  wire [4:0] rx_control_1_n27651;
  wire rx_control_1_n27652;
  wire rx_control_1_n27653;
  wire [31:0] rx_control_1_n27654;
  wire [4:0] rx_control_1_n27655;
  wire rx_control_1_n27656;
  wire rx_control_1_n27657;
  wire rx_control_1_n27658;
  wire rx_control_1_n27659;
  wire [4:0] rx_control_1_n27660;
  wire [31:0] rx_control_1_n27661;
  wire [15:0] rx_control_1_n27662;
  wire rx_control_1_full_out;
  wire [31:0] rx_control_1_data_0_out;
  wire [4:0] rx_control_1_comm_0_out;
  wire rx_control_1_av_0_out;
  wire rx_control_1_we_0_out;
  wire [31:0] rx_control_1_data_1_out;
  wire [4:0] rx_control_1_comm_1_out;
  wire rx_control_1_av_1_out;
  wire rx_control_1_we_1_out;
  wire rx_control_1_cfg_we_out;
  wire rx_control_1_cfg_re_out;
  wire [4:0] rx_control_1_cfg_addr_out;
  wire [31:0] rx_control_1_cfg_data_out;
  wire [15:0] rx_control_1_cfg_ret_addr_out;
  assign av_0_out = rx_control_1_n27652;
  assign data_0_out = rx_control_1_n27650;
  assign comm_0_out = rx_control_1_n27651;
  assign we_0_out = rx_control_1_n27653;
  assign av_1_out = rx_control_1_n27656;
  assign data_1_out = rx_control_1_n27654;
  assign comm_1_out = rx_control_1_n27655;
  assign we_1_out = rx_control_1_n27657;
  assign cfg_we_out = rx_control_1_n27658;
  assign cfg_re_out = rx_control_1_n27659;
  assign cfg_data_out = rx_control_1_n27661;
  assign cfg_addr_out = rx_control_1_n27660;
  assign cfg_ret_addr_out = rx_control_1_n27662;
  assign full_out = rx_control_1_n27649;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:212:10  */
  assign addr_match_dc_rx = addr_decoder_1_n27622; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:213:10  */
  assign id_match_dc_rx = addr_decoder_1_n27623; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:214:10  */
  assign norm_cmd_dc_rx = addr_decoder_1_n27624; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:215:10  */
  assign msg_cmd_dc_rx = addr_decoder_1_n27625; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:216:10  */
  assign conf_re_cmd_dc_rx = addr_decoder_1_n27626; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:217:10  */
  assign conf_we_cmd_dc_rx = addr_decoder_1_n27627; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:218:10  */
  assign excl_lock_cmd_dc_rx = addr_decoder_1_n27628; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:219:10  */
  assign excl_data_cmd_dc_rx = addr_decoder_1_n27629; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:220:10  */
  assign excl_release_cmd_dc_rx = addr_decoder_1_n27630; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:245:7  */
  assign n27621_o = data_in[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:249:31  */
  assign addr_decoder_1_n27622 = addr_decoder_1_addr_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:250:31  */
  assign addr_decoder_1_n27623 = addr_decoder_1_id_match_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:251:31  */
  assign addr_decoder_1_n27624 = addr_decoder_1_norm_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:252:31  */
  assign addr_decoder_1_n27625 = addr_decoder_1_msg_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:253:31  */
  assign addr_decoder_1_n27626 = addr_decoder_1_conf_re_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:254:31  */
  assign addr_decoder_1_n27627 = addr_decoder_1_conf_we_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:255:31  */
  assign addr_decoder_1_n27628 = addr_decoder_1_excl_lock_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:256:31  */
  assign addr_decoder_1_n27629 = addr_decoder_1_excl_data_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:257:31  */
  assign addr_decoder_1_n27630 = addr_decoder_1_excl_release_cmd_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:226:3  */
  addr_decoder_32_16_6_1_0_0_0_0_0_0_0_0 addr_decoder_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .addr_in(n27621_o),
    .comm_in(comm_in),
    .bus_full_in(bus_full_in),
    .addr_match_out(addr_decoder_1_addr_match_out),
    .id_match_out(addr_decoder_1_id_match_out),
    .norm_cmd_out(addr_decoder_1_norm_cmd_out),
    .msg_cmd_out(addr_decoder_1_msg_cmd_out),
    .conf_re_cmd_out(addr_decoder_1_conf_re_cmd_out),
    .conf_we_cmd_out(addr_decoder_1_conf_we_cmd_out),
    .excl_lock_cmd_out(addr_decoder_1_excl_lock_cmd_out),
    .excl_data_cmd_out(addr_decoder_1_excl_data_cmd_out),
    .excl_release_cmd_out(addr_decoder_1_excl_release_cmd_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:276:19  */
  assign rx_control_1_n27649 = rx_control_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:278:21  */
  assign rx_control_1_n27650 = rx_control_1_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:279:21  */
  assign rx_control_1_n27651 = rx_control_1_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:280:21  */
  assign rx_control_1_n27652 = rx_control_1_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:281:21  */
  assign rx_control_1_n27653 = rx_control_1_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:285:21  */
  assign rx_control_1_n27654 = rx_control_1_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:286:21  */
  assign rx_control_1_n27655 = rx_control_1_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:287:21  */
  assign rx_control_1_n27656 = rx_control_1_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:288:21  */
  assign rx_control_1_n27657 = rx_control_1_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:302:30  */
  assign rx_control_1_n27658 = rx_control_1_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:303:30  */
  assign rx_control_1_n27659 = rx_control_1_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:304:30  */
  assign rx_control_1_n27660 = rx_control_1_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:305:30  */
  assign rx_control_1_n27661 = rx_control_1_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:306:30  */
  assign rx_control_1_n27662 = rx_control_1_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/receiver.vhd:260:3  */
  rx_control_32_16_6_5_0_0_0_0 rx_control_1 (
    .clk(clk),
    .rst_n(rst_n),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .full_0_in(full_0_in),
    .one_p_0_in(one_p_0_in),
    .full_1_in(full_1_in),
    .one_p_1_in(one_p_1_in),
    .addr_match_in(addr_match_dc_rx),
    .id_match_in(id_match_dc_rx),
    .norm_cmd_in(norm_cmd_dc_rx),
    .msg_cmd_in(msg_cmd_dc_rx),
    .conf_re_cmd_in(conf_re_cmd_dc_rx),
    .conf_we_cmd_in(conf_we_cmd_dc_rx),
    .excl_lock_cmd_in(excl_lock_cmd_dc_rx),
    .excl_data_cmd_in(excl_data_cmd_dc_rx),
    .excl_release_cmd_in(excl_release_cmd_dc_rx),
    .cfg_rd_rdy_in(cfg_rd_rdy_in),
    .full_out(rx_control_1_full_out),
    .data_0_out(rx_control_1_data_0_out),
    .comm_0_out(rx_control_1_comm_0_out),
    .av_0_out(rx_control_1_av_0_out),
    .we_0_out(rx_control_1_we_0_out),
    .data_1_out(rx_control_1_data_1_out),
    .comm_1_out(rx_control_1_comm_1_out),
    .av_1_out(rx_control_1_av_1_out),
    .we_1_out(rx_control_1_we_1_out),
    .cfg_we_out(rx_control_1_cfg_we_out),
    .cfg_re_out(rx_control_1_cfg_re_out),
    .cfg_addr_out(rx_control_1_cfg_addr_out),
    .cfg_data_out(rx_control_1_cfg_data_out),
    .cfg_ret_addr_out(rx_control_1_cfg_ret_addr_out));
endmodule

module double_fifo_mux_rd_0_1_1_8_8_32_0_5_0
  (input  clk_re,
   input  clk_we,
   input  clk_re_pls,
   input  clk_we_pls,
   input  rst_n,
   input  av_0_in,
   input  [31:0] data_0_in,
   input  [4:0] comm_0_in,
   input  we_0_in,
   input  av_1_in,
   input  [31:0] data_1_in,
   input  [4:0] comm_1_in,
   input  we_1_in,
   input  re_in,
   output full_0_out,
   output one_p_0_out,
   output full_1_out,
   output one_p_1_out,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output empty_out,
   output one_d_out,
   output debug_out);
  wire [37:0] a_c_d_input_f0;
  wire [37:0] a_c_d_input_f1;
  wire [37:0] a_c_d_f0_mux;
  wire av_f0_mux;
  wire [31:0] data_f0_mux;
  wire [4:0] comm_f0_mux;
  wire empty_f0_mux;
  wire one_d_f0_mux;
  wire [37:0] a_c_d_f1_mux;
  wire av_f1_mux;
  wire [31:0] data_f1_mux;
  wire [4:0] comm_f1_mux;
  wire empty_f1_mux;
  wire one_d_f1_mux;
  wire re_mux_f0;
  wire re_mux_f1;
  wire [5:0] n27533_o;
  wire [37:0] n27534_o;
  wire [5:0] n27535_o;
  wire [37:0] n27536_o;
  wire n27537_o;
  wire [4:0] n27538_o;
  wire [31:0] n27539_o;
  wire n27540_o;
  wire [4:0] n27541_o;
  wire [31:0] n27542_o;
  wire multi_map_fifo_0_multiclk_fifo_0_n27543;
  wire multi_map_fifo_0_multiclk_fifo_0_n27544;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_n27545;
  wire multi_map_fifo_0_multiclk_fifo_0_n27546;
  wire multi_map_fifo_0_multiclk_fifo_0_n27547;
  wire multi_map_fifo_0_multiclk_fifo_0_full_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_p_out;
  wire [37:0] multi_map_fifo_0_multiclk_fifo_0_data_out;
  wire multi_map_fifo_0_multiclk_fifo_0_empty_out;
  wire multi_map_fifo_0_multiclk_fifo_0_one_d_out;
  wire multi_map_fifo_1_multiclk_fifo_1_n27558;
  wire multi_map_fifo_1_multiclk_fifo_1_n27559;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_n27560;
  wire multi_map_fifo_1_multiclk_fifo_1_n27561;
  wire multi_map_fifo_1_multiclk_fifo_1_n27562;
  wire multi_map_fifo_1_multiclk_fifo_1_full_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_p_out;
  wire [37:0] multi_map_fifo_1_multiclk_fifo_1_data_out;
  wire multi_map_fifo_1_multiclk_fifo_1_empty_out;
  wire multi_map_fifo_1_multiclk_fifo_1_one_d_out;
  wire map_mux_mux_01_n27573;
  wire map_mux_mux_01_n27574;
  wire map_mux_mux_01_n27575;
  wire [31:0] map_mux_mux_01_n27576;
  wire [4:0] map_mux_mux_01_n27577;
  wire map_mux_mux_01_n27578;
  wire map_mux_mux_01_n27579;
  wire map_mux_mux_01_re_0_out;
  wire map_mux_mux_01_re_1_out;
  wire [31:0] map_mux_mux_01_data_out;
  wire [4:0] map_mux_mux_01_comm_out;
  wire map_mux_mux_01_av_out;
  wire map_mux_mux_01_one_d_out;
  wire map_mux_mux_01_empty_out;
  localparam n27606_o = 1'bZ;
  assign full_0_out = multi_map_fifo_0_multiclk_fifo_0_n27543;
  assign one_p_0_out = multi_map_fifo_0_multiclk_fifo_0_n27544;
  assign full_1_out = multi_map_fifo_1_multiclk_fifo_1_n27558;
  assign one_p_1_out = multi_map_fifo_1_multiclk_fifo_1_n27559;
  assign av_out = map_mux_mux_01_n27575;
  assign data_out = map_mux_mux_01_n27576;
  assign comm_out = map_mux_mux_01_n27577;
  assign empty_out = map_mux_mux_01_n27578;
  assign one_d_out = map_mux_mux_01_n27579;
  assign debug_out = n27606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:235:10  */
  assign a_c_d_input_f0 = n27534_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:236:10  */
  assign a_c_d_input_f1 = n27536_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:239:10  */
  assign a_c_d_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n27545; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:240:10  */
  assign av_f0_mux = n27537_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:241:10  */
  assign data_f0_mux = n27539_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:242:10  */
  assign comm_f0_mux = n27538_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:243:10  */
  assign empty_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n27546; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:244:10  */
  assign one_d_f0_mux = multi_map_fifo_0_multiclk_fifo_0_n27547; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:247:10  */
  assign a_c_d_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n27560; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:248:10  */
  assign av_f1_mux = n27540_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:249:10  */
  assign data_f1_mux = n27542_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:250:10  */
  assign comm_f1_mux = n27541_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:251:10  */
  assign empty_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n27561; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:252:10  */
  assign one_d_f1_mux = multi_map_fifo_1_multiclk_fifo_1_n27562; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:256:10  */
  assign re_mux_f0 = map_mux_mux_01_n27573; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:257:10  */
  assign re_mux_f1 = map_mux_mux_01_n27574; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:309:29  */
  assign n27533_o = {av_0_in, comm_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:309:41  */
  assign n27534_o = {n27533_o, data_0_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:310:29  */
  assign n27535_o = {av_1_in, comm_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:310:41  */
  assign n27536_o = {n27535_o, data_1_in};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:313:31  */
  assign n27537_o = a_c_d_f0_mux[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:314:31  */
  assign n27538_o = a_c_d_f0_mux[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:315:31  */
  assign n27539_o = a_c_d_f0_mux[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:316:31  */
  assign n27540_o = a_c_d_f1_mux[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:317:31  */
  assign n27541_o = a_c_d_f1_mux[36:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:318:31  */
  assign n27542_o = a_c_d_f1_mux[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:344:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27543 = multi_map_fifo_0_multiclk_fifo_0_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:345:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27544 = multi_map_fifo_0_multiclk_fifo_0_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:348:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27545 = multi_map_fifo_0_multiclk_fifo_0_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:350:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27546 = multi_map_fifo_0_multiclk_fifo_0_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:349:24  */
  assign multi_map_fifo_0_multiclk_fifo_0_n27547 = multi_map_fifo_0_multiclk_fifo_0_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:330:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_0_multiclk_fifo_0 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(a_c_d_input_f0),
    .we_in(we_0_in),
    .re_in(re_mux_f0),
    .full_out(multi_map_fifo_0_multiclk_fifo_0_full_out),
    .one_p_out(multi_map_fifo_0_multiclk_fifo_0_one_p_out),
    .data_out(multi_map_fifo_0_multiclk_fifo_0_data_out),
    .empty_out(multi_map_fifo_0_multiclk_fifo_0_empty_out),
    .one_d_out(multi_map_fifo_0_multiclk_fifo_0_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:370:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27558 = multi_map_fifo_1_multiclk_fifo_1_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:371:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27559 = multi_map_fifo_1_multiclk_fifo_1_one_p_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:374:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27560 = multi_map_fifo_1_multiclk_fifo_1_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:376:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27561 = multi_map_fifo_1_multiclk_fifo_1_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:375:24  */
  assign multi_map_fifo_1_multiclk_fifo_1_n27562 = multi_map_fifo_1_multiclk_fifo_1_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:356:7  */
  multiclk_fifo_1_1_8_38 multi_map_fifo_1_multiclk_fifo_1 (
    .clk_re(clk_re),
    .clk_we(clk_we),
    .rst_n(rst_n),
    .data_in(a_c_d_input_f1),
    .we_in(we_1_in),
    .re_in(re_mux_f1),
    .full_out(multi_map_fifo_1_multiclk_fifo_1_full_out),
    .one_p_out(multi_map_fifo_1_multiclk_fifo_1_one_p_out),
    .data_out(multi_map_fifo_1_multiclk_fifo_1_data_out),
    .empty_out(multi_map_fifo_1_multiclk_fifo_1_empty_out),
    .one_d_out(multi_map_fifo_1_multiclk_fifo_1_one_d_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:670:23  */
  assign map_mux_mux_01_n27573 = map_mux_mux_01_re_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:677:23  */
  assign map_mux_mux_01_n27574 = map_mux_mux_01_re_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:680:22  */
  assign map_mux_mux_01_n27575 = map_mux_mux_01_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:681:22  */
  assign map_mux_mux_01_n27576 = map_mux_mux_01_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:682:22  */
  assign map_mux_mux_01_n27577 = map_mux_mux_01_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:683:22  */
  assign map_mux_mux_01_n27578 = map_mux_mux_01_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:684:22  */
  assign map_mux_mux_01_n27579 = map_mux_mux_01_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/double_fifo_mux_rd.vhd:655:5  */
  fifo_mux_rd_32_5_0_0 map_mux_mux_01 (
    .clk(clk_re),
    .rst_n(rst_n),
    .data_0_in(data_f0_mux),
    .comm_0_in(comm_f0_mux),
    .av_0_in(av_f0_mux),
    .one_d_0_in(one_d_f0_mux),
    .empty_0_in(empty_f0_mux),
    .data_1_in(data_f1_mux),
    .comm_1_in(comm_f1_mux),
    .av_1_in(av_f1_mux),
    .one_d_1_in(one_d_f1_mux),
    .empty_1_in(empty_f1_mux),
    .re_in(re_in),
    .re_0_out(map_mux_mux_01_re_0_out),
    .re_1_out(map_mux_mux_01_re_1_out),
    .data_out(map_mux_mux_01_data_out),
    .comm_out(map_mux_mux_01_comm_out),
    .av_out(map_mux_mux_01_av_out),
    .one_d_out(map_mux_mux_01_one_d_out),
    .empty_out(map_mux_mux_01_empty_out));
endmodule

module transmitter_1_0_6_32_16_5_6_5_1_0_40_0_3_1_0_0_1_0_0_0_0
  (input  clk,
   input  rst_n,
   input  lock_in,
   input  full_in,
   input  [31:0] cfg_data_in,
   input  [4:0] cfg_addr_in,
   input  [15:0] cfg_ret_addr_in,
   input  cfg_re_in,
   input  cfg_we_in,
   input  av_in,
   input  [31:0] data_in,
   input  [4:0] comm_in,
   input  empty_in,
   input  one_d_in,
   output av_out,
   output [31:0] data_out,
   output [4:0] comm_out,
   output lock_out,
   output cfg_rd_rdy_out,
   output re_out);
  wire curr_slot_ends_cm_tx;
  wire curr_slot_own_cm_tx;
  wire next_slot_starts_cm_tx;
  wire next_slot_own_cm_tx;
  wire [5:0] n_agents_cm_tx;
  wire [5:0] max_send_cm_tx;
  wire [5:0] prior_cm_tx;
  wire [31:0] data_cm_tx;
  wire [1:0] arb_type_cm_tx;
  wire tx_c_n27493;
  wire [31:0] tx_c_n27494;
  wire [4:0] tx_c_n27495;
  wire tx_c_n27496;
  wire tx_c_n27497;
  wire tx_c_n27498;
  wire tx_c_av_out;
  wire [31:0] tx_c_data_out;
  wire [4:0] tx_c_comm_out;
  wire tx_c_lock_out;
  wire tx_c_cfg_rd_rdy_out;
  wire tx_c_re_out;
  wire cm_curr_slot_ends_out;
  wire cm_curr_slot_own_out;
  wire cm_next_slot_starts_out;
  wire cm_next_slot_own_out;
  wire [6:0] cm_dbg_out;
  wire [31:0] cm_data_out;
  wire [1:0] cm_arb_type_out;
  wire [5:0] cm_n_agents_out;
  wire [5:0] cm_max_send_out;
  wire [5:0] cm_prior_out;
  wire [1:0] cm_pwr_mode_out;
  assign av_out = tx_c_n27493;
  assign data_out = tx_c_n27494;
  assign comm_out = tx_c_n27495;
  assign lock_out = tx_c_n27496;
  assign cfg_rd_rdy_out = tx_c_n27497;
  assign re_out = tx_c_n27498;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:146:10  */
  assign curr_slot_ends_cm_tx = cm_curr_slot_ends_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:147:10  */
  assign curr_slot_own_cm_tx = cm_curr_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:148:10  */
  assign next_slot_starts_cm_tx = cm_next_slot_starts_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:149:10  */
  assign next_slot_own_cm_tx = cm_next_slot_own_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:151:10  */
  assign n_agents_cm_tx = cm_n_agents_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:152:10  */
  assign max_send_cm_tx = cm_max_send_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:153:10  */
  assign prior_cm_tx = cm_prior_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:154:10  */
  assign data_cm_tx = cm_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:159:10  */
  assign arb_type_cm_tx = cm_arb_type_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:293:25  */
  assign tx_c_n27493 = tx_c_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:291:25  */
  assign tx_c_n27494 = tx_c_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:292:25  */
  assign tx_c_n27495 = tx_c_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:294:25  */
  assign tx_c_n27496 = tx_c_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:295:25  */
  assign tx_c_n27497 = tx_c_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:297:17  */
  assign tx_c_n27498 = tx_c_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:253:3  */
  tx_control_6_6_32_16_5_3_0_0_0 tx_c (
    .clk(clk),
    .rst_n(rst_n),
    .lock_in(lock_in),
    .full_in(full_in),
    .cfg_ret_addr_in(cfg_ret_addr_in),
    .cfg_data_in(data_cm_tx),
    .cfg_re_in(cfg_re_in),
    .curr_slot_own_in(curr_slot_own_cm_tx),
    .curr_slot_ends_in(curr_slot_ends_cm_tx),
    .next_slot_own_in(next_slot_own_cm_tx),
    .next_slot_starts_in(next_slot_starts_cm_tx),
    .max_send_in(max_send_cm_tx),
    .n_agents_in(n_agents_cm_tx),
    .prior_in(prior_cm_tx),
    .arb_type_in(arb_type_cm_tx),
    .av_in(av_in),
    .data_in(data_in),
    .comm_in(comm_in),
    .one_d_in(one_d_in),
    .empty_in(empty_in),
    .av_out(tx_c_av_out),
    .data_out(tx_c_data_out),
    .comm_out(tx_c_comm_out),
    .lock_out(tx_c_lock_out),
    .cfg_rd_rdy_out(tx_c_cfg_rd_rdy_out),
    .re_out(tx_c_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/transmitter.vhd:303:3  */
  cfg_mem_static_6_1_32_6_5_0_0_1_40_0_3_1_0_0_0 cm (
    .clk(clk),
    .rst_n(rst_n),
    .addr_in(cfg_addr_in),
    .data_in(cfg_data_in),
    .re_in(cfg_re_in),
    .we_in(cfg_we_in),
    .curr_slot_ends_out(cm_curr_slot_ends_out),
    .curr_slot_own_out(cm_curr_slot_own_out),
    .next_slot_starts_out(cm_next_slot_starts_out),
    .next_slot_own_out(cm_next_slot_own_out),
    .dbg_out(),
    .data_out(cm_data_out),
    .arb_type_out(cm_arb_type_out),
    .n_agents_out(cm_n_agents_out),
    .max_send_out(cm_max_send_out),
    .prior_out(cm_prior_out),
    .pwr_mode_out());
endmodule

module hibi_mem_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [4:0] n27332_o;
  wire [21:0] n27333_o;
  wire n27334_o;
  wire n27335_o;
  wire [22:0] n27336_o;
  wire n27338_o;
  wire [31:0] n27339_o;
  wire [4:0] n27340_o;
  wire n27341_o;
  wire [1:0] n27342_o;
  wire n27344_o;
  wire [39:0] n27345_o;
  wire [71:0] r;
  wire [71:0] rin;
  wire [2:0] n27357_o;
  wire n27358_o;
  wire n27359_o;
  wire [2:0] n27362_o;
  wire [2:0] n27363_o;
  wire n27364_o;
  wire n27366_o;
  wire n27367_o;
  wire n27368_o;
  wire n27369_o;
  wire n27370_o;
  wire n27371_o;
  wire n27372_o;
  wire n27375_o;
  wire [4:0] n27376_o;
  wire [4:0] n27377_o;
  wire n27379_o;
  wire [4:0] n27381_o;
  wire n27383_o;
  wire [2:0] n27386_o;
  wire [2:0] n27387_o;
  wire n27388_o;
  wire [2:0] n27389_o;
  wire n27390_o;
  wire [7:0] n27391_o;
  wire [7:0] n27392_o;
  wire [7:0] n27393_o;
  wire n27394_o;
  wire [1:0] n27395_o;
  wire [7:0] n27396_o;
  wire [7:0] n27397_o;
  wire n27398_o;
  wire n27399_o;
  wire n27400_o;
  wire n27401_o;
  wire n27403_o;
  wire [21:0] n27405_o;
  wire n27409_o;
  wire [31:0] n27410_o;
  wire n27412_o;
  wire n27413_o;
  wire [5:0] n27417_o;
  wire n27418_o;
  wire n27419_o;
  wire [4:0] n27420_o;
  wire [5:0] n27421_o;
  wire [5:0] n27422_o;
  wire n27424_o;
  wire n27426_o;
  wire [38:0] n27427_o;
  wire n27428_o;
  wire n27429_o;
  wire n27430_o;
  wire n27431_o;
  wire [21:0] n27434_o;
  wire [31:0] n27435_o;
  wire [2:0] n27437_o;
  wire [2:0] n27438_o;
  wire [31:0] n27439_o;
  wire [31:0] n27440_o;
  wire n27441_o;
  wire n27443_o;
  wire [4:0] n27444_o;
  wire [2:0] n27445_o;
  wire [2:0] n27446_o;
  reg [2:0] n27447_o;
  wire [4:0] n27448_o;
  wire [4:0] n27449_o;
  reg [4:0] n27450_o;
  wire [21:0] n27451_o;
  reg [21:0] n27452_o;
  reg n27453_o;
  reg n27454_o;
  reg n27455_o;
  wire n27456_o;
  reg n27457_o;
  wire [31:0] n27458_o;
  reg [31:0] n27459_o;
  wire [4:0] n27460_o;
  wire [4:0] n27461_o;
  reg [4:0] n27462_o;
  wire n27463_o;
  reg n27464_o;
  wire [38:0] n27469_o;
  wire n27470_o;
  wire [28:0] n27471_o;
  wire [71:0] n27472_o;
  wire n27476_o;
  wire [71:0] n27479_o;
  wire [71:0] n27485_o;
  reg [71:0] n27486_q;
  assign gif_req_o_addr = n27332_o;
  assign gif_req_o_wdata = n27333_o;
  assign gif_req_o_wr = n27334_o;
  assign gif_req_o_rd = n27335_o;
  assign agent_msg_txreq_o_av = n27338_o;
  assign agent_msg_txreq_o_data = n27339_o;
  assign agent_msg_txreq_o_comm = n27340_o;
  assign agent_msg_txreq_o_we = n27341_o;
  assign agent_msg_rxreq_o_re = n27344_o;
  assign n27332_o = n27471_o[4:0];
  assign n27333_o = n27471_o[26:5];
  assign n27334_o = n27471_o[27];
  assign n27335_o = n27471_o[28];
  assign n27336_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n27338_o = n27469_o[0];
  assign n27339_o = n27469_o[32:1];
  assign n27340_o = n27469_o[37:33];
  assign n27341_o = n27469_o[38];
  assign n27342_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n27344_o = n27470_o;
  assign n27345_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:66:10  */
  assign r = n27486_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:66:13  */
  assign rin = n27472_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:12  */
  assign n27357_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:44  */
  assign n27358_o = n27345_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:50  */
  assign n27359_o = ~n27358_o;
  assign n27362_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:23  */
  assign n27363_o = n27359_o ? 3'b001 : n27362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:23  */
  assign n27364_o = n27359_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:86:7  */
  assign n27366_o = n27357_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:44  */
  assign n27367_o = n27345_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:62  */
  assign n27368_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:73  */
  assign n27369_o = n27368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:104  */
  assign n27370_o = n27345_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:82  */
  assign n27371_o = n27369_o & n27370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:56  */
  assign n27372_o = n27367_o | n27371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:46  */
  assign n27375_o = n27345_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:96:70  */
  assign n27376_o = n27345_o[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:48  */
  assign n27377_o = n27345_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:53  */
  assign n27379_o = n27377_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:51  */
  assign n27381_o = n27345_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:56  */
  assign n27383_o = n27381_o == 5'b00101;
  assign n27386_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:27  */
  assign n27387_o = n27383_o ? 3'b011 : n27386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:99:27  */
  assign n27388_o = n27383_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:27  */
  assign n27389_o = n27379_o ? 3'b010 : n27387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:97:27  */
  assign n27390_o = n27379_o ? 1'b0 : n27388_o;
  assign n27391_o = {n27376_o, n27389_o};
  assign n27392_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:25  */
  assign n27393_o = n27375_o ? n27391_o : n27392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:95:25  */
  assign n27394_o = n27375_o ? n27390_o : 1'b0;
  assign n27395_o = {1'b1, n27394_o};
  assign n27396_o = r[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n27397_o = n27372_o ? n27396_o : n27393_o;
  assign n27398_o = n27395_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n27399_o = n27372_o ? 1'b0 : n27398_o;
  assign n27400_o = n27395_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:23  */
  assign n27401_o = n27372_o ? 1'b0 : n27400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:91:7  */
  assign n27403_o = n27357_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:107:70  */
  assign n27405_o = n27345_o[22:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:106:7  */
  assign n27409_o = n27357_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:111:66  */
  assign n27410_o = n27345_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:44  */
  assign n27412_o = n27342_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:49  */
  assign n27413_o = ~n27412_o;
  assign n27417_o = {1'b1, 5'b00010};
  assign n27418_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:23  */
  assign n27419_o = n27413_o ? 1'b1 : n27418_o;
  assign n27420_o = r[70:66];
  assign n27421_o = {1'b0, n27420_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:115:23  */
  assign n27422_o = n27413_o ? n27417_o : n27421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:111:7  */
  assign n27424_o = n27357_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:44  */
  assign n27426_o = n27342_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:61  */
  assign n27427_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:72  */
  assign n27428_o = n27427_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:103  */
  assign n27429_o = n27342_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:81  */
  assign n27430_o = n27428_o & n27429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:55  */
  assign n27431_o = n27426_o | n27430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:126:92  */
  assign n27434_o = n27336_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:126:66  */
  assign n27435_o = {10'b0, n27434_o};  //  uext
  assign n27437_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n27438_o = n27431_o ? n27437_o : 3'b000;
  assign n27439_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n27440_o = n27431_o ? n27439_o : n27435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:122:23  */
  assign n27441_o = n27431_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:121:7  */
  assign n27443_o = n27357_o == 3'b101;
  assign n27444_o = {n27443_o, n27424_o, n27409_o, n27403_o, n27366_o};
  assign n27445_o = n27397_o[2:0];
  assign n27446_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27447_o = n27438_o;
      5'b01000: n27447_o = 3'b101;
      5'b00100: n27447_o = 3'b000;
      5'b00010: n27447_o = n27445_o;
      5'b00001: n27447_o = n27363_o;
      default: n27447_o = n27446_o;
    endcase
  assign n27448_o = n27397_o[7:3];
  assign n27449_o = r[7:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27450_o = n27449_o;
      5'b01000: n27450_o = n27449_o;
      5'b00100: n27450_o = n27449_o;
      5'b00010: n27450_o = n27448_o;
      5'b00001: n27450_o = n27449_o;
      default: n27450_o = n27449_o;
    endcase
  assign n27451_o = r[29:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27452_o = n27451_o;
      5'b01000: n27452_o = n27451_o;
      5'b00100: n27452_o = n27405_o;
      5'b00010: n27452_o = n27451_o;
      5'b00001: n27452_o = n27451_o;
      default: n27452_o = n27451_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27453_o = 1'b0;
      5'b01000: n27453_o = 1'b0;
      5'b00100: n27453_o = 1'b1;
      5'b00010: n27453_o = 1'b0;
      5'b00001: n27453_o = 1'b0;
      default: n27453_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27454_o = 1'b0;
      5'b01000: n27454_o = 1'b0;
      5'b00100: n27454_o = 1'b0;
      5'b00010: n27454_o = n27399_o;
      5'b00001: n27454_o = 1'b0;
      default: n27454_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27455_o = 1'b0;
      5'b01000: n27455_o = 1'b0;
      5'b00100: n27455_o = 1'b0;
      5'b00010: n27455_o = n27401_o;
      5'b00001: n27455_o = n27364_o;
      default: n27455_o = 1'b0;
    endcase
  assign n27456_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27457_o = 1'b0;
      5'b01000: n27457_o = n27419_o;
      5'b00100: n27457_o = n27456_o;
      5'b00010: n27457_o = n27456_o;
      5'b00001: n27457_o = n27456_o;
      default: n27457_o = n27456_o;
    endcase
  assign n27458_o = r[65:34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27459_o = n27440_o;
      5'b01000: n27459_o = n27410_o;
      5'b00100: n27459_o = n27458_o;
      5'b00010: n27459_o = n27458_o;
      5'b00001: n27459_o = n27458_o;
      default: n27459_o = n27458_o;
    endcase
  assign n27460_o = n27422_o[4:0];
  assign n27461_o = r[70:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27462_o = n27461_o;
      5'b01000: n27462_o = n27460_o;
      5'b00100: n27462_o = n27461_o;
      5'b00010: n27462_o = n27461_o;
      5'b00001: n27462_o = n27461_o;
      default: n27462_o = n27461_o;
    endcase
  assign n27463_o = n27422_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:85:5  */
  always @*
    case (n27444_o)
      5'b10000: n27464_o = n27441_o;
      5'b01000: n27464_o = n27463_o;
      5'b00100: n27464_o = 1'b0;
      5'b00010: n27464_o = 1'b0;
      5'b00001: n27464_o = 1'b0;
      default: n27464_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:136:28  */
  assign n27469_o = r[71:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:137:28  */
  assign n27470_o = r[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:138:28  */
  assign n27471_o = r[31:3];
  assign n27472_o = {n27464_o, n27462_o, n27459_o, n27457_o, n27455_o, n27454_o, n27453_o, n27452_o, n27450_o, n27447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:148:18  */
  assign n27476_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:152:9  */
  assign n27479_o = init_i ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:150:5  */
  assign n27485_o = en_i ? n27479_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n27476_o)
    if (n27476_o)
      n27486_q <= 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n27486_q <= n27485_o;
endmodule

module hibi_mem_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [3:0] ctrl_i,
   input  [167:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [3:0] status_o,
   output [8:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [8:0] n25203_o;
  wire n25204_o;
  wire n25205_o;
  wire [31:0] n25206_o;
  wire n25208_o;
  wire [31:0] n25209_o;
  wire [4:0] n25210_o;
  wire n25211_o;
  wire [1:0] n25212_o;
  wire n25214_o;
  wire [39:0] n25215_o;
  wire [3:0] tx_arbi0_grant;
  wire [3:0] tx_arb_req;
  wire tx_arb_ack;
  wire [1342:0] r;
  wire [1342:0] rin;
  wire [3:0] tx_arbi0_grant_comb_o;
  wire [3:0] tx_arbi0_grant_o;
  wire n25231_o;
  wire n25235_o;
  wire n25239_o;
  wire [31:0] n25241_o;
  wire n25242_o;
  wire n25245_o;
  wire n25247_o;
  wire [31:0] n25248_o;
  wire n25249_o;
  wire n25250_o;
  wire n25251_o;
  wire n25252_o;
  wire n25253_o;
  wire n25254_o;
  wire n25255_o;
  wire n25258_o;
  wire n25260_o;
  wire [31:0] n25261_o;
  wire n25262_o;
  wire n25263_o;
  wire n25264_o;
  wire n25265_o;
  wire n25266_o;
  wire n25267_o;
  wire n25268_o;
  wire n25273_o;
  wire [31:0] n25274_o;
  wire n25276_o;
  wire n25277_o;
  wire n25279_o;
  wire n25280_o;
  wire [31:0] n25286_o;
  wire [1:0] n25287_o;
  wire [44:0] n25288_o;
  wire [1:0] n25289_o;
  wire n25291_o;
  wire [81:0] n25292_o;
  wire [37:0] n25293_o;
  wire [10:0] n25294_o;
  wire n25295_o;
  wire [81:0] n25296_o;
  wire n25297_o;
  wire [1:0] n25299_o;
  wire [81:0] n25301_o;
  wire [37:0] n25302_o;
  wire [2:0] n25303_o;
  wire [2:0] n25306_o;
  wire [31:0] n25309_o;
  wire [1183:0] n25310_o;
  wire [81:0] n25312_o;
  wire [37:0] n25313_o;
  wire [2:0] n25314_o;
  wire [2:0] n25316_o;
  wire [81:0] n25317_o;
  wire [37:0] n25318_o;
  wire [9:0] n25319_o;
  wire [9:0] n25321_o;
  wire [81:0] n25322_o;
  wire [37:0] n25323_o;
  wire [3:0] n25324_o;
  wire [3:0] n25326_o;
  wire [6:0] n25327_o;
  wire [9:0] n25328_o;
  wire [9:0] n25329_o;
  wire [6:0] n25330_o;
  wire [6:0] n25331_o;
  wire [1183:0] n25332_o;
  wire [1183:0] n25333_o;
  wire n25335_o;
  wire n25337_o;
  wire n25338_o;
  wire n25339_o;
  wire n25341_o;
  wire [2:0] n25343_o;
  wire [9:0] n25345_o;
  wire [50:0] n25347_o;
  wire [31:0] n25348_o;
  wire [44:0] n25350_o;
  wire n25351_o;
  wire n25352_o;
  wire n25353_o;
  wire n25354_o;
  wire n25355_o;
  wire [1:0] n25357_o;
  wire [44:0] n25359_o;
  wire [37:0] n25360_o;
  wire [2:0] n25361_o;
  wire [2:0] n25364_o;
  wire [31:0] n25367_o;
  wire [44:0] n25369_o;
  wire [37:0] n25370_o;
  wire [2:0] n25371_o;
  wire [2:0] n25373_o;
  wire [44:0] n25374_o;
  wire [37:0] n25375_o;
  wire [9:0] n25376_o;
  wire [9:0] n25378_o;
  wire [44:0] n25379_o;
  wire [37:0] n25380_o;
  wire [3:0] n25381_o;
  wire [3:0] n25383_o;
  wire [6:0] n25384_o;
  wire [9:0] n25385_o;
  wire [9:0] n25386_o;
  wire [6:0] n25387_o;
  wire [6:0] n25388_o;
  wire [2:0] n25391_o;
  wire [14:0] n25392_o;
  wire [9:0] n25393_o;
  wire [81:0] n25394_o;
  wire [38:0] n25395_o;
  wire n25396_o;
  wire [81:0] n25397_o;
  wire [38:0] n25398_o;
  wire n25399_o;
  wire n25400_o;
  wire n25401_o;
  wire [81:0] n25402_o;
  wire [37:0] n25403_o;
  wire [2:0] n25404_o;
  wire [2:0] n25406_o;
  wire [81:0] n25407_o;
  wire [37:0] n25408_o;
  wire [9:0] n25409_o;
  wire [9:0] n25411_o;
  wire [81:0] n25412_o;
  wire [37:0] n25413_o;
  wire [3:0] n25414_o;
  wire [3:0] n25416_o;
  wire [16:0] n25417_o;
  wire [16:0] n25418_o;
  wire [16:0] n25419_o;
  wire n25420_o;
  wire [44:0] n25421_o;
  wire [37:0] n25422_o;
  wire [10:0] n25423_o;
  wire n25424_o;
  wire [44:0] n25425_o;
  wire [37:0] n25426_o;
  wire [2:0] n25427_o;
  wire [2:0] n25429_o;
  wire [44:0] n25430_o;
  wire [37:0] n25431_o;
  wire [9:0] n25432_o;
  wire [9:0] n25434_o;
  wire [44:0] n25435_o;
  wire [37:0] n25436_o;
  wire [3:0] n25437_o;
  wire [3:0] n25439_o;
  wire [16:0] n25440_o;
  wire [16:0] n25441_o;
  wire [16:0] n25442_o;
  wire [16:0] n25443_o;
  wire [16:0] n25444_o;
  wire n25445_o;
  wire n25446_o;
  wire [41:0] n25447_o;
  wire [9:0] n25448_o;
  wire n25450_o;
  wire n25451_o;
  wire [41:0] n25454_o;
  wire [9:0] n25455_o;
  wire [41:0] n25456_o;
  wire [9:0] n25457_o;
  wire [41:0] n25458_o;
  wire [8:0] n25459_o;
  wire [41:0] n25460_o;
  wire n25461_o;
  wire n25462_o;
  wire [41:0] n25464_o;
  wire [9:0] n25465_o;
  wire n25467_o;
  wire [3:0] n25468_o;
  wire [3:0] n25469_o;
  wire [23:0] n25470_o;
  wire [9:0] n25471_o;
  wire [1:0] n25472_o;
  wire [23:0] n25473_o;
  wire [23:0] n25474_o;
  wire [23:0] n25475_o;
  wire [23:0] n25476_o;
  wire [23:0] n25477_o;
  wire [23:0] n25478_o;
  wire [9:0] n25479_o;
  wire [9:0] n25480_o;
  wire [9:0] n25481_o;
  wire [9:0] n25482_o;
  wire [9:0] n25483_o;
  wire [9:0] n25484_o;
  wire [1:0] n25485_o;
  wire [1:0] n25486_o;
  wire [1:0] n25487_o;
  wire [1:0] n25488_o;
  wire [1:0] n25489_o;
  wire [1:0] n25490_o;
  wire [2:0] n25506_o;
  wire [2:0] n25507_o;
  wire [2:0] n25508_o;
  wire [2:0] n25509_o;
  wire [2:0] n25510_o;
  wire n25511_o;
  wire n25512_o;
  wire n25513_o;
  wire n25514_o;
  wire n25515_o;
  wire n25516_o;
  wire n25517_o;
  wire [41:0] n25518_o;
  wire [9:0] n25519_o;
  wire n25521_o;
  wire n25522_o;
  wire [41:0] n25525_o;
  wire [9:0] n25526_o;
  wire [41:0] n25527_o;
  wire [9:0] n25528_o;
  wire [41:0] n25529_o;
  wire [8:0] n25530_o;
  wire [41:0] n25531_o;
  wire n25532_o;
  wire n25533_o;
  wire [41:0] n25535_o;
  wire [9:0] n25536_o;
  wire n25538_o;
  wire [3:0] n25539_o;
  wire [3:0] n25540_o;
  wire [23:0] n25541_o;
  wire [9:0] n25542_o;
  wire [1:0] n25543_o;
  wire [23:0] n25544_o;
  wire [23:0] n25545_o;
  wire [23:0] n25546_o;
  wire [23:0] n25547_o;
  wire [23:0] n25548_o;
  wire [23:0] n25549_o;
  wire [9:0] n25550_o;
  wire [9:0] n25551_o;
  wire [9:0] n25552_o;
  wire [9:0] n25553_o;
  wire [9:0] n25554_o;
  wire [9:0] n25555_o;
  wire [1:0] n25556_o;
  wire [1:0] n25557_o;
  wire [1:0] n25558_o;
  wire [1:0] n25559_o;
  wire [1:0] n25560_o;
  wire [1:0] n25561_o;
  wire [2:0] n25577_o;
  wire [2:0] n25578_o;
  wire [2:0] n25579_o;
  wire [2:0] n25580_o;
  wire [2:0] n25581_o;
  wire [255:0] n25582_o;
  wire [255:0] n25583_o;
  wire [255:0] n25584_o;
  wire [255:0] n25585_o;
  wire [255:0] n25586_o;
  wire n25587_o;
  wire n25588_o;
  wire n25589_o;
  wire n25590_o;
  wire n25591_o;
  wire n25592_o;
  wire n25593_o;
  wire [41:0] n25594_o;
  wire [9:0] n25595_o;
  wire n25597_o;
  wire n25598_o;
  wire [41:0] n25601_o;
  wire [9:0] n25602_o;
  wire [41:0] n25603_o;
  wire [9:0] n25604_o;
  wire [41:0] n25605_o;
  wire [8:0] n25606_o;
  wire [41:0] n25607_o;
  wire n25608_o;
  wire n25609_o;
  wire [41:0] n25611_o;
  wire [9:0] n25612_o;
  wire n25614_o;
  wire [3:0] n25615_o;
  wire [3:0] n25616_o;
  wire [23:0] n25617_o;
  wire [9:0] n25618_o;
  wire [1:0] n25619_o;
  wire [23:0] n25620_o;
  wire [23:0] n25621_o;
  wire [23:0] n25622_o;
  wire [23:0] n25623_o;
  wire [23:0] n25624_o;
  wire [23:0] n25625_o;
  wire [9:0] n25626_o;
  wire [9:0] n25627_o;
  wire [9:0] n25628_o;
  wire [9:0] n25629_o;
  wire [9:0] n25630_o;
  wire [9:0] n25631_o;
  wire [1:0] n25632_o;
  wire [1:0] n25633_o;
  wire [1:0] n25634_o;
  wire [1:0] n25635_o;
  wire [1:0] n25636_o;
  wire [1:0] n25637_o;
  wire [2:0] n25653_o;
  wire [2:0] n25654_o;
  wire [2:0] n25655_o;
  wire [2:0] n25656_o;
  wire [2:0] n25657_o;
  wire [255:0] n25658_o;
  wire [255:0] n25659_o;
  wire [255:0] n25660_o;
  wire [255:0] n25661_o;
  wire [255:0] n25662_o;
  wire n25663_o;
  wire n25664_o;
  wire n25665_o;
  wire n25666_o;
  wire n25667_o;
  wire n25668_o;
  wire n25669_o;
  wire [41:0] n25670_o;
  wire [9:0] n25671_o;
  wire n25673_o;
  wire n25674_o;
  wire [41:0] n25677_o;
  wire [9:0] n25678_o;
  wire [41:0] n25679_o;
  wire [9:0] n25680_o;
  wire [41:0] n25681_o;
  wire [8:0] n25682_o;
  wire [41:0] n25683_o;
  wire n25684_o;
  wire n25685_o;
  wire [41:0] n25687_o;
  wire [9:0] n25688_o;
  wire n25690_o;
  wire [3:0] n25691_o;
  wire [3:0] n25692_o;
  wire [23:0] n25693_o;
  wire [9:0] n25694_o;
  wire [1:0] n25695_o;
  wire [23:0] n25696_o;
  wire [23:0] n25697_o;
  wire [23:0] n25698_o;
  wire [23:0] n25699_o;
  wire [23:0] n25700_o;
  wire [23:0] n25701_o;
  wire [9:0] n25702_o;
  wire [9:0] n25703_o;
  wire [9:0] n25704_o;
  wire [9:0] n25705_o;
  wire [9:0] n25706_o;
  wire [9:0] n25707_o;
  wire [1:0] n25708_o;
  wire [1:0] n25709_o;
  wire [1:0] n25710_o;
  wire [1:0] n25711_o;
  wire [1:0] n25712_o;
  wire [1:0] n25713_o;
  wire [255:0] n25719_o;
  wire [255:0] n25720_o;
  wire [255:0] n25721_o;
  wire [255:0] n25722_o;
  wire [255:0] n25723_o;
  wire [2:0] n25729_o;
  wire [2:0] n25730_o;
  wire [2:0] n25731_o;
  wire [2:0] n25732_o;
  wire [2:0] n25733_o;
  wire [255:0] n25734_o;
  wire [255:0] n25735_o;
  wire [255:0] n25736_o;
  wire [255:0] n25737_o;
  wire [255:0] n25738_o;
  wire n25739_o;
  wire n25740_o;
  wire n25741_o;
  wire n25742_o;
  wire n25743_o;
  wire [1183:0] n25745_o;
  wire [295:0] n25751_o;
  wire n25752_o;
  wire [295:0] n25753_o;
  wire [37:0] n25754_o;
  wire [10:0] n25755_o;
  wire n25756_o;
  wire n25757_o;
  wire n25758_o;
  wire [295:0] n25761_o;
  wire n25762_o;
  wire [295:0] n25763_o;
  wire [37:0] n25764_o;
  wire [10:0] n25765_o;
  wire n25766_o;
  wire n25767_o;
  wire n25768_o;
  wire [295:0] n25770_o;
  wire n25771_o;
  wire [295:0] n25772_o;
  wire [37:0] n25773_o;
  wire [10:0] n25774_o;
  wire n25775_o;
  wire n25776_o;
  wire n25777_o;
  wire [295:0] n25779_o;
  wire n25780_o;
  wire [295:0] n25781_o;
  wire [37:0] n25782_o;
  wire [10:0] n25783_o;
  wire n25784_o;
  wire n25785_o;
  wire n25786_o;
  wire [3:0] n25787_o;
  wire [1342:0] n25788_o;
  wire [81:0] n25789_o;
  wire [2:0] n25790_o;
  wire n25792_o;
  wire [2:0] n25794_o;
  wire n25796_o;
  wire [1:0] n25798_o;
  wire [1342:0] n25800_o;
  wire [13:0] n25804_o;
  wire [19:0] n25805_o;
  wire [39:0] n25806_o;
  wire [1342:0] n25807_o;
  wire [81:0] n25808_o;
  wire [37:0] n25809_o;
  wire [9:0] n25810_o;
  wire n25812_o;
  wire [39:0] n25813_o;
  wire [1342:0] n25814_o;
  wire [3:0] n25815_o;
  wire [3:0] n25816_o;
  wire [12:0] n25819_o;
  wire [44:0] n25821_o;
  wire n25822_o;
  wire n25823_o;
  wire [2:0] n25827_o;
  wire n25828_o;
  wire n25829_o;
  wire n25831_o;
  wire n25832_o;
  wire [44:0] n25833_o;
  wire n25834_o;
  wire n25835_o;
  wire n25836_o;
  wire [2:0] n25840_o;
  wire n25841_o;
  wire n25842_o;
  wire n25843_o;
  wire n25844_o;
  wire n25846_o;
  wire n25847_o;
  wire [1:0] n25849_o;
  wire n25852_o;
  wire n25853_o;
  wire [81:0] n25854_o;
  wire [37:0] n25855_o;
  wire [10:0] n25856_o;
  wire [8:0] n25857_o;
  wire [8:0] n25859_o;
  wire [8:0] n25860_o;
  wire [8:0] n25861_o;
  wire [41:0] n25862_o;
  wire [1342:0] n25863_o;
  wire [81:0] n25864_o;
  wire [37:0] n25865_o;
  wire [3:0] n25866_o;
  wire n25868_o;
  wire [2:0] n25872_o;
  wire n25873_o;
  wire n25874_o;
  wire n25875_o;
  wire n25876_o;
  wire n25877_o;
  wire [8:0] n25878_o;
  wire [8:0] n25879_o;
  wire n25881_o;
  wire n25883_o;
  wire n25885_o;
  wire n25886_o;
  wire [1:0] n25890_o;
  wire [4:0] n25893_o;
  wire [9:0] n25897_o;
  wire [9:0] n25898_o;
  wire [9:0] n25899_o;
  wire [10:0] n25900_o;
  wire [31:0] n25901_o;
  wire n25902_o;
  wire [1342:0] n25903_o;
  wire [81:0] n25904_o;
  wire [37:0] n25905_o;
  wire [9:0] n25906_o;
  wire n25908_o;
  wire [9:0] n25909_o;
  wire [9:0] n25910_o;
  wire [9:0] n25911_o;
  wire [10:0] n25912_o;
  wire [31:0] n25913_o;
  wire n25914_o;
  wire [1342:0] n25915_o;
  wire [3:0] n25916_o;
  wire [3:0] n25917_o;
  wire n25918_o;
  wire [2:0] n25921_o;
  wire n25922_o;
  wire [6:0] n25923_o;
  wire [5:0] n25924_o;
  wire [2:0] n25925_o;
  wire [6:0] n25926_o;
  wire [6:0] n25927_o;
  wire [6:0] n25928_o;
  wire [6:0] n25929_o;
  wire n25930_o;
  wire n25931_o;
  wire [5:0] n25932_o;
  wire [5:0] n25933_o;
  wire n25935_o;
  wire n25936_o;
  wire n25937_o;
  wire [2:0] n25940_o;
  wire n25941_o;
  wire n25942_o;
  wire n25944_o;
  wire n25946_o;
  wire [81:0] n25947_o;
  wire [38:0] n25948_o;
  wire n25949_o;
  wire n25950_o;
  wire n25951_o;
  wire n25952_o;
  wire n25955_o;
  wire [10:0] n25956_o;
  wire [36:0] n25957_o;
  wire n25958_o;
  wire [1342:0] n25959_o;
  wire [81:0] n25960_o;
  wire [37:0] n25961_o;
  wire [3:0] n25962_o;
  wire n25964_o;
  wire [10:0] n25965_o;
  wire [36:0] n25966_o;
  wire n25967_o;
  wire [1342:0] n25968_o;
  wire [81:0] n25969_o;
  wire [37:0] n25970_o;
  wire [9:0] n25971_o;
  wire n25973_o;
  wire n25974_o;
  wire [1:0] n25976_o;
  wire [1183:0] n25978_o;
  wire [1183:0] n25981_o;
  wire [1183:0] n25982_o;
  wire [10:0] n25983_o;
  wire [36:0] n25984_o;
  wire n25985_o;
  wire [1342:0] n25986_o;
  wire [81:0] n25987_o;
  wire [37:0] n25988_o;
  wire [3:0] n25989_o;
  wire n25991_o;
  wire [1:0] n25994_o;
  wire [13:0] n25996_o;
  wire [13:0] n25997_o;
  wire [13:0] n25998_o;
  wire [10:0] n25999_o;
  wire [36:0] n26000_o;
  wire n26001_o;
  wire [1342:0] n26002_o;
  wire [81:0] n26003_o;
  wire [37:0] n26004_o;
  wire [13:0] n26008_o;
  wire [13:0] n26009_o;
  wire [13:0] n26010_o;
  wire [10:0] n26011_o;
  wire [36:0] n26012_o;
  wire n26013_o;
  wire [1342:0] n26014_o;
  wire [81:0] n26015_o;
  wire [37:0] n26016_o;
  wire [9:0] n26017_o;
  wire n26019_o;
  wire [1:0] n26021_o;
  wire [1:0] n26026_o;
  wire [2:0] n26031_o;
  wire [1183:0] n26032_o;
  wire [2:0] n26033_o;
  wire [2:0] n26034_o;
  wire [2:0] n26035_o;
  wire [2:0] n26036_o;
  wire [2:0] n26037_o;
  wire n26038_o;
  wire [1183:0] n26039_o;
  wire n26042_o;
  wire n26044_o;
  wire [6:0] n26045_o;
  reg [2:0] n26046_o;
  wire [9:0] n26047_o;
  wire [9:0] n26048_o;
  wire [9:0] n26049_o;
  wire [19:0] n26050_o;
  reg [19:0] n26051_o;
  wire [3:0] n26052_o;
  wire [3:0] n26053_o;
  wire [3:0] n26054_o;
  wire [3:0] n26055_o;
  reg [3:0] n26056_o;
  wire [2:0] n26057_o;
  wire [2:0] n26058_o;
  wire [2:0] n26059_o;
  wire [2:0] n26060_o;
  wire [2:0] n26061_o;
  reg [2:0] n26062_o;
  wire [8:0] n26063_o;
  wire [8:0] n26064_o;
  reg [8:0] n26065_o;
  wire n26066_o;
  wire n26067_o;
  reg n26068_o;
  wire n26069_o;
  reg n26070_o;
  wire n26071_o;
  reg n26072_o;
  wire [4:0] n26073_o;
  wire [4:0] n26074_o;
  reg [4:0] n26075_o;
  wire n26076_o;
  wire n26077_o;
  reg n26078_o;
  wire n26079_o;
  reg n26080_o;
  wire [1183:0] n26081_o;
  reg [1183:0] n26082_o;
  wire [31:0] n26094_o;
  reg n26097_o;
  wire [1:0] n26099_o;
  wire [1342:0] n26101_o;
  wire [44:0] n26102_o;
  wire [2:0] n26103_o;
  wire [1183:0] n26105_o;
  wire [295:0] n26111_o;
  wire n26112_o;
  wire [295:0] n26113_o;
  wire [37:0] n26114_o;
  wire [10:0] n26115_o;
  wire n26116_o;
  wire n26117_o;
  wire [295:0] n26120_o;
  wire n26121_o;
  wire [295:0] n26122_o;
  wire [37:0] n26123_o;
  wire [10:0] n26124_o;
  wire n26125_o;
  wire n26126_o;
  wire [295:0] n26128_o;
  wire n26129_o;
  wire [295:0] n26130_o;
  wire [37:0] n26131_o;
  wire [10:0] n26132_o;
  wire n26133_o;
  wire n26134_o;
  wire [295:0] n26136_o;
  wire n26137_o;
  wire [295:0] n26138_o;
  wire [37:0] n26139_o;
  wire [10:0] n26140_o;
  wire n26141_o;
  wire n26142_o;
  wire [3:0] n26143_o;
  wire n26145_o;
  wire [1183:0] n26148_o;
  wire [295:0] n26154_o;
  wire n26155_o;
  wire [295:0] n26156_o;
  wire [37:0] n26157_o;
  wire [10:0] n26158_o;
  wire n26159_o;
  wire n26160_o;
  wire [295:0] n26163_o;
  wire n26164_o;
  wire [295:0] n26165_o;
  wire [37:0] n26166_o;
  wire [10:0] n26167_o;
  wire n26168_o;
  wire n26169_o;
  wire [295:0] n26171_o;
  wire n26172_o;
  wire [295:0] n26173_o;
  wire [37:0] n26174_o;
  wire [10:0] n26175_o;
  wire n26176_o;
  wire n26177_o;
  wire [295:0] n26179_o;
  wire n26180_o;
  wire [295:0] n26181_o;
  wire [37:0] n26182_o;
  wire [10:0] n26183_o;
  wire n26184_o;
  wire n26185_o;
  wire [3:0] n26186_o;
  wire n26194_o;
  wire [1:0] n26201_o;
  wire n26205_o;
  wire n26207_o;
  wire [1:0] n26209_o;
  wire n26213_o;
  wire n26215_o;
  wire n26216_o;
  wire n26218_o;
  wire n26219_o;
  wire n26220_o;
  wire [1:0] n26222_o;
  wire n26226_o;
  wire n26228_o;
  wire n26229_o;
  wire n26231_o;
  wire n26232_o;
  wire n26233_o;
  wire [1:0] n26235_o;
  wire n26241_o;
  wire n26244_o;
  wire [11:0] n26246_o;
  wire n26247_o;
  wire [1342:0] n26248_o;
  wire [44:0] n26249_o;
  wire [1:0] n26250_o;
  wire [1:0] n26253_o;
  wire [37:0] n26256_o;
  wire n26257_o;
  wire [2:0] n26262_o;
  wire n26263_o;
  wire [43:0] n26264_o;
  wire [13:0] n26265_o;
  wire [43:0] n26266_o;
  wire [43:0] n26267_o;
  wire n26269_o;
  wire n26270_o;
  wire n26271_o;
  wire [2:0] n26274_o;
  wire n26275_o;
  wire n26276_o;
  wire n26278_o;
  wire n26279_o;
  wire [44:0] n26280_o;
  wire n26281_o;
  wire n26282_o;
  wire n26283_o;
  wire n26284_o;
  wire n26285_o;
  wire n26288_o;
  wire n26289_o;
  wire [1:0] n26290_o;
  wire [1:0] n26292_o;
  wire [10:0] n26294_o;
  wire n26295_o;
  wire [1342:0] n26296_o;
  wire [37:0] n26298_o;
  wire [10:0] n26299_o;
  wire n26300_o;
  wire n26301_o;
  wire [2:0] n26303_o;
  wire [10:0] n26304_o;
  wire n26305_o;
  wire [1342:0] n26306_o;
  wire [44:0] n26307_o;
  wire [1:0] n26308_o;
  wire [44:0] n26309_o;
  wire [1:0] n26310_o;
  wire n26311_o;
  wire [1:0] n26313_o;
  wire [44:0] n26315_o;
  wire [37:0] n26316_o;
  wire [1:0] n26319_o;
  wire [37:0] n26322_o;
  wire [10:0] n26323_o;
  wire [37:0] n26324_o;
  wire [37:0] n26325_o;
  wire [1183:0] n26326_o;
  wire [10:0] n26327_o;
  wire [2:0] n26328_o;
  wire [1342:0] n26329_o;
  wire [44:0] n26330_o;
  wire [37:0] n26331_o;
  wire [3:0] n26332_o;
  wire n26334_o;
  wire [9:0] n26339_o;
  wire [1:0] n26340_o;
  wire [1342:0] n26341_o;
  wire [81:0] n26342_o;
  wire n26343_o;
  wire n26344_o;
  wire [81:0] n26345_o;
  wire n26346_o;
  wire n26347_o;
  wire [2:0] n26351_o;
  wire n26352_o;
  wire n26353_o;
  wire [9:0] n26356_o;
  wire [9:0] n26357_o;
  wire [9:0] n26358_o;
  wire [9:0] n26359_o;
  wire [9:0] n26360_o;
  wire [9:0] n26361_o;
  wire [1:0] n26362_o;
  wire [1342:0] n26363_o;
  wire [44:0] n26364_o;
  wire [37:0] n26365_o;
  wire [9:0] n26366_o;
  wire n26368_o;
  wire [9:0] n26369_o;
  wire [9:0] n26370_o;
  wire [9:0] n26371_o;
  wire [9:0] n26372_o;
  wire [9:0] n26373_o;
  wire [9:0] n26374_o;
  wire [1:0] n26375_o;
  wire [1342:0] n26376_o;
  wire [3:0] n26377_o;
  wire [3:0] n26378_o;
  wire [6:0] n26379_o;
  wire [1:0] n26380_o;
  wire [2:0] n26381_o;
  wire [6:0] n26382_o;
  wire [6:0] n26383_o;
  wire [6:0] n26384_o;
  wire [6:0] n26385_o;
  wire [6:0] n26386_o;
  wire [6:0] n26387_o;
  wire n26388_o;
  wire [1:0] n26389_o;
  wire [1:0] n26390_o;
  wire n26391_o;
  wire n26392_o;
  wire [40:0] n26393_o;
  wire [2:0] n26394_o;
  wire [2:0] n26395_o;
  wire [19:0] n26396_o;
  wire [9:0] n26397_o;
  wire [9:0] n26398_o;
  wire [9:0] n26399_o;
  wire [9:0] n26400_o;
  wire [9:0] n26401_o;
  wire [19:0] n26402_o;
  wire [19:0] n26403_o;
  wire [6:0] n26404_o;
  wire [6:0] n26405_o;
  wire [9:0] n26406_o;
  wire [9:0] n26407_o;
  wire [9:0] n26408_o;
  wire n26409_o;
  wire n26410_o;
  wire n26411_o;
  wire n26412_o;
  wire n26413_o;
  wire [1:0] n26414_o;
  wire [1:0] n26415_o;
  wire n26416_o;
  wire n26417_o;
  wire n26418_o;
  wire n26420_o;
  wire n26421_o;
  wire [1342:0] n26422_o;
  wire [81:0] n26423_o;
  wire n26424_o;
  wire n26425_o;
  wire n26426_o;
  wire [81:0] n26427_o;
  wire n26428_o;
  wire n26429_o;
  wire n26430_o;
  wire [2:0] n26434_o;
  wire n26435_o;
  wire n26436_o;
  wire n26437_o;
  wire n26438_o;
  wire n26440_o;
  wire n26441_o;
  wire [1:0] n26443_o;
  wire n26446_o;
  wire n26447_o;
  wire [44:0] n26448_o;
  wire [37:0] n26449_o;
  wire [10:0] n26450_o;
  wire [8:0] n26451_o;
  wire [8:0] n26453_o;
  wire [8:0] n26454_o;
  wire [8:0] n26455_o;
  wire [5:0] n26456_o;
  wire [1342:0] n26457_o;
  wire [44:0] n26458_o;
  wire [37:0] n26459_o;
  wire [3:0] n26460_o;
  wire n26462_o;
  wire [9:0] n26469_o;
  wire [9:0] n26470_o;
  wire [9:0] n26471_o;
  wire [9:0] n26472_o;
  wire [9:0] n26473_o;
  wire n26474_o;
  wire [1:0] n26475_o;
  wire [1342:0] n26476_o;
  wire [44:0] n26477_o;
  wire [37:0] n26478_o;
  wire [9:0] n26479_o;
  wire n26481_o;
  wire [9:0] n26482_o;
  wire [9:0] n26483_o;
  wire [9:0] n26484_o;
  wire [9:0] n26485_o;
  wire [9:0] n26486_o;
  wire n26487_o;
  wire [1:0] n26488_o;
  wire [1342:0] n26489_o;
  wire [3:0] n26490_o;
  wire [3:0] n26491_o;
  wire n26492_o;
  wire [2:0] n26495_o;
  wire n26496_o;
  wire [9:0] n26497_o;
  wire [9:0] n26498_o;
  wire [9:0] n26499_o;
  wire [9:0] n26500_o;
  wire [9:0] n26501_o;
  wire n26502_o;
  wire [1:0] n26503_o;
  wire [1342:0] n26504_o;
  wire [44:0] n26505_o;
  wire [37:0] n26506_o;
  wire [9:0] n26507_o;
  wire n26509_o;
  wire [1:0] n26513_o;
  wire [1:0] n26518_o;
  wire [2:0] n26522_o;
  wire n26523_o;
  wire [10:0] n26524_o;
  wire [10:0] n26525_o;
  wire [1183:0] n26526_o;
  wire [18:0] n26527_o;
  wire [1184:0] n26528_o;
  wire [2:0] n26529_o;
  wire [6:0] n26530_o;
  wire [6:0] n26531_o;
  wire [6:0] n26532_o;
  wire [6:0] n26533_o;
  wire [6:0] n26534_o;
  wire [2:0] n26535_o;
  wire [18:0] n26536_o;
  wire [18:0] n26537_o;
  wire n26538_o;
  wire [1184:0] n26539_o;
  wire [1184:0] n26540_o;
  wire n26541_o;
  wire [6:0] n26542_o;
  wire [6:0] n26543_o;
  wire [6:0] n26544_o;
  wire [6:0] n26545_o;
  wire [6:0] n26546_o;
  wire [11:0] n26547_o;
  wire [18:0] n26548_o;
  wire [18:0] n26549_o;
  wire n26550_o;
  wire [1184:0] n26551_o;
  wire [1184:0] n26552_o;
  wire n26554_o;
  wire [1:0] n26557_o;
  wire [1:0] n26562_o;
  wire n26567_o;
  wire [5:0] n26568_o;
  wire [2:0] n26569_o;
  reg [2:0] n26570_o;
  wire [19:0] n26571_o;
  wire [9:0] n26572_o;
  wire [9:0] n26573_o;
  wire [9:0] n26574_o;
  wire [9:0] n26575_o;
  wire [9:0] n26576_o;
  wire [19:0] n26577_o;
  reg [19:0] n26578_o;
  wire [6:0] n26579_o;
  wire [6:0] n26580_o;
  wire [6:0] n26581_o;
  wire [6:0] n26582_o;
  wire [6:0] n26583_o;
  wire [6:0] n26584_o;
  wire [6:0] n26585_o;
  reg [6:0] n26586_o;
  wire [9:0] n26587_o;
  wire [9:0] n26588_o;
  wire [9:0] n26589_o;
  reg [9:0] n26590_o;
  wire n26591_o;
  wire n26592_o;
  wire n26593_o;
  reg n26594_o;
  wire n26595_o;
  wire n26596_o;
  wire n26597_o;
  reg n26598_o;
  wire [1:0] n26599_o;
  wire [1:0] n26600_o;
  reg [1:0] n26601_o;
  wire n26602_o;
  wire n26603_o;
  reg n26604_o;
  wire [1183:0] n26605_o;
  reg [1183:0] n26606_o;
  wire [1:0] n26617_o;
  wire [1342:0] n26619_o;
  wire [44:0] n26620_o;
  wire [37:0] n26621_o;
  wire [2:0] n26622_o;
  wire [2:0] n26625_o;
  wire [1342:0] n26628_o;
  wire [1:0] n26631_o;
  wire [1342:0] n26633_o;
  wire [81:0] n26634_o;
  wire [37:0] n26635_o;
  wire [2:0] n26636_o;
  wire [2:0] n26639_o;
  wire [1342:0] n26642_o;
  wire [1342:0] n26644_o;
  wire [81:0] n26645_o;
  wire [38:0] n26646_o;
  wire n26647_o;
  wire [1:0] n26649_o;
  wire [15:0] n26652_o;
  wire [31:0] n26653_o;
  wire [31:0] n26654_o;
  wire [81:0] n26655_o;
  wire n26656_o;
  wire [81:0] n26657_o;
  wire [37:0] n26658_o;
  wire [10:0] n26659_o;
  wire [44:0] n26660_o;
  wire [37:0] n26661_o;
  wire [10:0] n26662_o;
  wire [10:0] n26663_o;
  wire [295:0] n26664_o;
  wire n26665_o;
  wire [295:0] n26666_o;
  wire n26667_o;
  wire [295:0] n26668_o;
  wire n26669_o;
  wire [295:0] n26670_o;
  wire n26671_o;
  wire [3:0] n26672_o;
  wire [81:0] n26673_o;
  wire [38:0] n26674_o;
  wire [44:0] n26675_o;
  wire n26676_o;
  wire [8:0] n26677_o;
  wire n26678_o;
  wire n26679_o;
  wire [31:0] n26680_o;
  wire [42:0] n26681_o;
  wire [1342:0] n26682_o;
  wire n26687_o;
  wire [1342:0] n26690_o;
  wire [1342:0] n26696_o;
  reg [1342:0] n26697_q;
  wire [4:0] n26698_o;
  wire n26699_o;
  wire n26700_o;
  wire n26701_o;
  wire n26702_o;
  wire n26703_o;
  wire n26704_o;
  wire n26705_o;
  wire n26706_o;
  wire n26707_o;
  wire n26708_o;
  wire n26709_o;
  wire n26710_o;
  wire n26711_o;
  wire n26712_o;
  wire n26713_o;
  wire n26714_o;
  wire n26715_o;
  wire n26716_o;
  wire n26717_o;
  wire n26718_o;
  wire n26719_o;
  wire n26720_o;
  wire n26721_o;
  wire n26722_o;
  wire n26723_o;
  wire n26724_o;
  wire n26725_o;
  wire n26726_o;
  wire n26727_o;
  wire n26728_o;
  wire n26729_o;
  wire n26730_o;
  wire n26731_o;
  wire n26732_o;
  wire n26733_o;
  wire n26734_o;
  wire n26735_o;
  wire n26736_o;
  wire n26737_o;
  wire n26738_o;
  wire n26739_o;
  wire n26740_o;
  wire n26741_o;
  wire n26742_o;
  wire n26743_o;
  wire n26744_o;
  wire n26745_o;
  wire n26746_o;
  wire n26747_o;
  wire n26748_o;
  wire n26749_o;
  wire n26750_o;
  wire n26751_o;
  wire n26752_o;
  wire n26753_o;
  wire n26754_o;
  wire n26755_o;
  wire n26756_o;
  wire n26757_o;
  wire n26758_o;
  wire n26759_o;
  wire n26760_o;
  wire n26761_o;
  wire n26762_o;
  wire n26763_o;
  wire n26764_o;
  wire n26765_o;
  wire n26766_o;
  wire n26767_o;
  wire n26768_o;
  wire [31:0] n26769_o;
  wire [31:0] n26770_o;
  wire [31:0] n26771_o;
  wire [31:0] n26772_o;
  wire [31:0] n26773_o;
  wire [31:0] n26774_o;
  wire [31:0] n26775_o;
  wire [31:0] n26776_o;
  wire [31:0] n26777_o;
  wire [31:0] n26778_o;
  wire [31:0] n26779_o;
  wire [31:0] n26780_o;
  wire [31:0] n26781_o;
  wire [31:0] n26782_o;
  wire [31:0] n26783_o;
  wire [31:0] n26784_o;
  wire [39:0] n26785_o;
  wire [31:0] n26786_o;
  wire [31:0] n26787_o;
  wire [31:0] n26788_o;
  wire [31:0] n26789_o;
  wire [31:0] n26790_o;
  wire [31:0] n26791_o;
  wire [31:0] n26792_o;
  wire [31:0] n26793_o;
  wire [31:0] n26794_o;
  wire [31:0] n26795_o;
  wire [31:0] n26796_o;
  wire [31:0] n26797_o;
  wire [31:0] n26798_o;
  wire [31:0] n26799_o;
  wire [31:0] n26800_o;
  wire [31:0] n26801_o;
  wire [39:0] n26802_o;
  wire [31:0] n26803_o;
  wire [31:0] n26804_o;
  wire [31:0] n26805_o;
  wire [31:0] n26806_o;
  wire [31:0] n26807_o;
  wire [31:0] n26808_o;
  wire [31:0] n26809_o;
  wire [31:0] n26810_o;
  wire [31:0] n26811_o;
  wire [31:0] n26812_o;
  wire [31:0] n26813_o;
  wire [31:0] n26814_o;
  wire [31:0] n26815_o;
  wire [31:0] n26816_o;
  wire [31:0] n26817_o;
  wire [31:0] n26818_o;
  wire [39:0] n26819_o;
  wire [31:0] n26820_o;
  wire [31:0] n26821_o;
  wire [31:0] n26822_o;
  wire [31:0] n26823_o;
  wire [31:0] n26824_o;
  wire [31:0] n26825_o;
  wire [31:0] n26826_o;
  wire [31:0] n26827_o;
  wire [31:0] n26828_o;
  wire [31:0] n26829_o;
  wire [31:0] n26830_o;
  wire [31:0] n26831_o;
  wire [31:0] n26832_o;
  wire [31:0] n26833_o;
  wire [31:0] n26834_o;
  wire [31:0] n26835_o;
  wire [39:0] n26836_o;
  wire [1183:0] n26837_o;
  wire [4:0] n26838_o;
  wire n26839_o;
  wire n26840_o;
  wire n26841_o;
  wire n26842_o;
  wire n26843_o;
  wire n26844_o;
  wire n26845_o;
  wire n26846_o;
  wire n26847_o;
  wire n26848_o;
  wire n26849_o;
  wire n26850_o;
  wire n26851_o;
  wire n26852_o;
  wire n26853_o;
  wire n26854_o;
  wire n26855_o;
  wire n26856_o;
  wire n26857_o;
  wire n26858_o;
  wire n26859_o;
  wire n26860_o;
  wire n26861_o;
  wire n26862_o;
  wire n26863_o;
  wire n26864_o;
  wire n26865_o;
  wire n26866_o;
  wire n26867_o;
  wire n26868_o;
  wire n26869_o;
  wire n26870_o;
  wire n26871_o;
  wire n26872_o;
  wire n26873_o;
  wire n26874_o;
  wire n26875_o;
  wire n26876_o;
  wire n26877_o;
  wire n26878_o;
  wire n26879_o;
  wire n26880_o;
  wire n26881_o;
  wire n26882_o;
  wire n26883_o;
  wire n26884_o;
  wire n26885_o;
  wire n26886_o;
  wire n26887_o;
  wire n26888_o;
  wire n26889_o;
  wire n26890_o;
  wire n26891_o;
  wire n26892_o;
  wire n26893_o;
  wire n26894_o;
  wire n26895_o;
  wire n26896_o;
  wire n26897_o;
  wire n26898_o;
  wire n26899_o;
  wire n26900_o;
  wire n26901_o;
  wire n26902_o;
  wire n26903_o;
  wire n26904_o;
  wire n26905_o;
  wire n26906_o;
  wire n26907_o;
  wire n26908_o;
  wire [31:0] n26909_o;
  wire [31:0] n26910_o;
  wire [31:0] n26911_o;
  wire [31:0] n26912_o;
  wire [31:0] n26913_o;
  wire [31:0] n26914_o;
  wire [31:0] n26915_o;
  wire [31:0] n26916_o;
  wire [31:0] n26917_o;
  wire [31:0] n26918_o;
  wire [31:0] n26919_o;
  wire [31:0] n26920_o;
  wire [31:0] n26921_o;
  wire [31:0] n26922_o;
  wire [31:0] n26923_o;
  wire [31:0] n26924_o;
  wire [39:0] n26925_o;
  wire [31:0] n26926_o;
  wire [31:0] n26927_o;
  wire [31:0] n26928_o;
  wire [31:0] n26929_o;
  wire [31:0] n26930_o;
  wire [31:0] n26931_o;
  wire [31:0] n26932_o;
  wire [31:0] n26933_o;
  wire [31:0] n26934_o;
  wire [31:0] n26935_o;
  wire [31:0] n26936_o;
  wire [31:0] n26937_o;
  wire [31:0] n26938_o;
  wire [31:0] n26939_o;
  wire [31:0] n26940_o;
  wire [31:0] n26941_o;
  wire [39:0] n26942_o;
  wire [31:0] n26943_o;
  wire [31:0] n26944_o;
  wire [31:0] n26945_o;
  wire [31:0] n26946_o;
  wire [31:0] n26947_o;
  wire [31:0] n26948_o;
  wire [31:0] n26949_o;
  wire [31:0] n26950_o;
  wire [31:0] n26951_o;
  wire [31:0] n26952_o;
  wire [31:0] n26953_o;
  wire [31:0] n26954_o;
  wire [31:0] n26955_o;
  wire [31:0] n26956_o;
  wire [31:0] n26957_o;
  wire [31:0] n26958_o;
  wire [39:0] n26959_o;
  wire [31:0] n26960_o;
  wire [31:0] n26961_o;
  wire [31:0] n26962_o;
  wire [31:0] n26963_o;
  wire [31:0] n26964_o;
  wire [31:0] n26965_o;
  wire [31:0] n26966_o;
  wire [31:0] n26967_o;
  wire [31:0] n26968_o;
  wire [31:0] n26969_o;
  wire [31:0] n26970_o;
  wire [31:0] n26971_o;
  wire [31:0] n26972_o;
  wire [31:0] n26973_o;
  wire [31:0] n26974_o;
  wire [31:0] n26975_o;
  wire [39:0] n26976_o;
  wire [1183:0] n26977_o;
  wire [295:0] n26978_o;
  wire [295:0] n26979_o;
  wire [295:0] n26980_o;
  wire [295:0] n26981_o;
  wire [1:0] n26982_o;
  reg [295:0] n26983_o;
  wire [41:0] n26984_o;
  wire [41:0] n26985_o;
  wire [41:0] n26986_o;
  wire [41:0] n26987_o;
  wire [1:0] n26988_o;
  reg [41:0] n26989_o;
  wire [41:0] n26990_o;
  wire [41:0] n26991_o;
  wire [41:0] n26992_o;
  wire [41:0] n26993_o;
  wire [1:0] n26994_o;
  reg [41:0] n26995_o;
  wire n26996_o;
  wire n26997_o;
  wire n26998_o;
  wire n26999_o;
  wire n27000_o;
  wire n27001_o;
  wire n27002_o;
  wire n27003_o;
  wire [293:0] n27004_o;
  wire n27005_o;
  wire n27006_o;
  wire [294:0] n27007_o;
  wire n27008_o;
  wire n27009_o;
  wire [294:0] n27010_o;
  wire n27011_o;
  wire n27012_o;
  wire [294:0] n27013_o;
  wire n27014_o;
  wire n27015_o;
  wire n27016_o;
  wire [1183:0] n27017_o;
  wire n27018_o;
  wire n27019_o;
  wire n27020_o;
  wire n27021_o;
  wire n27022_o;
  wire n27023_o;
  wire n27024_o;
  wire n27025_o;
  wire [255:0] n27026_o;
  wire [37:0] n27027_o;
  wire [37:0] n27028_o;
  wire [257:0] n27029_o;
  wire [37:0] n27030_o;
  wire [37:0] n27031_o;
  wire [257:0] n27032_o;
  wire [37:0] n27033_o;
  wire [37:0] n27034_o;
  wire [257:0] n27035_o;
  wire [37:0] n27036_o;
  wire [37:0] n27037_o;
  wire [1:0] n27038_o;
  wire [1183:0] n27039_o;
  wire n27040_o;
  wire n27041_o;
  wire n27042_o;
  wire n27043_o;
  wire n27044_o;
  wire n27045_o;
  wire n27046_o;
  wire n27047_o;
  wire [294:0] n27048_o;
  wire n27049_o;
  wire n27050_o;
  wire [294:0] n27051_o;
  wire n27052_o;
  wire n27053_o;
  wire [294:0] n27054_o;
  wire n27055_o;
  wire n27056_o;
  wire [294:0] n27057_o;
  wire n27058_o;
  wire n27059_o;
  wire [1183:0] n27060_o;
  wire n27061_o;
  wire n27062_o;
  wire n27063_o;
  wire n27064_o;
  wire n27065_o;
  wire n27066_o;
  wire n27067_o;
  wire n27068_o;
  wire [293:0] n27069_o;
  wire n27070_o;
  wire n27071_o;
  wire [294:0] n27072_o;
  wire n27073_o;
  wire n27074_o;
  wire [294:0] n27075_o;
  wire n27076_o;
  wire n27077_o;
  wire [294:0] n27078_o;
  wire n27079_o;
  wire n27080_o;
  wire n27081_o;
  wire [1183:0] n27082_o;
  wire [295:0] n27083_o;
  wire [295:0] n27084_o;
  wire [295:0] n27085_o;
  wire [295:0] n27086_o;
  wire [1:0] n27087_o;
  reg [295:0] n27088_o;
  wire [295:0] n27089_o;
  wire [295:0] n27090_o;
  wire [295:0] n27091_o;
  wire [295:0] n27092_o;
  wire [1:0] n27093_o;
  reg [295:0] n27094_o;
  wire n27095_o;
  wire n27096_o;
  wire n27097_o;
  wire n27098_o;
  wire n27099_o;
  wire n27100_o;
  wire n27101_o;
  wire n27102_o;
  wire [255:0] n27103_o;
  wire [37:0] n27104_o;
  wire [37:0] n27105_o;
  wire [257:0] n27106_o;
  wire [37:0] n27107_o;
  wire [37:0] n27108_o;
  wire [257:0] n27109_o;
  wire [37:0] n27110_o;
  wire [37:0] n27111_o;
  wire [257:0] n27112_o;
  wire [37:0] n27113_o;
  wire [37:0] n27114_o;
  wire [1:0] n27115_o;
  wire [1183:0] n27116_o;
  wire [295:0] n27117_o;
  wire [295:0] n27118_o;
  wire [295:0] n27119_o;
  wire [295:0] n27120_o;
  wire [1:0] n27121_o;
  reg [295:0] n27122_o;
  wire [41:0] n27123_o;
  wire [41:0] n27124_o;
  wire [41:0] n27125_o;
  wire [41:0] n27126_o;
  wire [1:0] n27127_o;
  reg [41:0] n27128_o;
  wire n27129_o;
  wire n27130_o;
  wire n27131_o;
  wire n27132_o;
  wire n27133_o;
  wire n27134_o;
  wire n27135_o;
  wire n27136_o;
  wire [294:0] n27137_o;
  wire n27138_o;
  wire n27139_o;
  wire [294:0] n27140_o;
  wire n27141_o;
  wire n27142_o;
  wire [294:0] n27143_o;
  wire n27144_o;
  wire n27145_o;
  wire [294:0] n27146_o;
  wire n27147_o;
  wire n27148_o;
  wire [1183:0] n27149_o;
  wire n27150_o;
  wire n27151_o;
  wire n27152_o;
  wire n27153_o;
  wire n27154_o;
  wire n27155_o;
  wire n27156_o;
  wire n27157_o;
  wire [293:0] n27158_o;
  wire n27159_o;
  wire n27160_o;
  wire [294:0] n27161_o;
  wire n27162_o;
  wire n27163_o;
  wire [294:0] n27164_o;
  wire n27165_o;
  wire n27166_o;
  wire [294:0] n27167_o;
  wire n27168_o;
  wire n27169_o;
  wire n27170_o;
  wire [1183:0] n27171_o;
  wire n27172_o;
  wire n27173_o;
  wire n27174_o;
  wire n27175_o;
  wire n27176_o;
  wire n27177_o;
  wire n27178_o;
  wire n27179_o;
  wire [294:0] n27180_o;
  wire n27181_o;
  wire n27182_o;
  wire [294:0] n27183_o;
  wire n27184_o;
  wire n27185_o;
  wire [294:0] n27186_o;
  wire n27187_o;
  wire n27188_o;
  wire [294:0] n27189_o;
  wire n27190_o;
  wire n27191_o;
  wire [1183:0] n27192_o;
  wire n27193_o;
  wire n27194_o;
  wire n27195_o;
  wire n27196_o;
  wire n27197_o;
  wire n27198_o;
  wire n27199_o;
  wire n27200_o;
  wire [293:0] n27201_o;
  wire n27202_o;
  wire n27203_o;
  wire [294:0] n27204_o;
  wire n27205_o;
  wire n27206_o;
  wire [294:0] n27207_o;
  wire n27208_o;
  wire n27209_o;
  wire [294:0] n27210_o;
  wire n27211_o;
  wire n27212_o;
  wire n27213_o;
  wire [1183:0] n27214_o;
  wire [31:0] n27215_o;
  wire [31:0] n27216_o;
  wire [31:0] n27217_o;
  wire [31:0] n27218_o;
  wire [31:0] n27219_o;
  wire [31:0] n27220_o;
  wire [31:0] n27221_o;
  wire [31:0] n27222_o;
  wire [31:0] n27223_o;
  wire [31:0] n27224_o;
  wire [31:0] n27225_o;
  wire [31:0] n27226_o;
  wire [31:0] n27227_o;
  wire [31:0] n27228_o;
  wire [31:0] n27229_o;
  wire [31:0] n27230_o;
  wire [31:0] n27231_o;
  wire [31:0] n27232_o;
  wire [31:0] n27233_o;
  wire [31:0] n27234_o;
  wire [31:0] n27235_o;
  wire [31:0] n27236_o;
  wire [31:0] n27237_o;
  wire [31:0] n27238_o;
  wire [31:0] n27239_o;
  wire [31:0] n27240_o;
  wire [31:0] n27241_o;
  wire [31:0] n27242_o;
  wire [31:0] n27243_o;
  wire [31:0] n27244_o;
  wire [31:0] n27245_o;
  wire [31:0] n27246_o;
  wire [4:0] n27247_o;
  wire [1:0] n27248_o;
  reg [31:0] n27249_o;
  wire [1:0] n27250_o;
  reg [31:0] n27251_o;
  wire [1:0] n27252_o;
  reg [31:0] n27253_o;
  wire [1:0] n27254_o;
  reg [31:0] n27255_o;
  wire [1:0] n27256_o;
  reg [31:0] n27257_o;
  wire [1:0] n27258_o;
  reg [31:0] n27259_o;
  wire [1:0] n27260_o;
  reg [31:0] n27261_o;
  wire [1:0] n27262_o;
  reg [31:0] n27263_o;
  wire [1:0] n27264_o;
  reg [31:0] n27265_o;
  wire [1:0] n27266_o;
  reg [31:0] n27267_o;
  wire n27268_o;
  wire [31:0] n27269_o;
  wire [31:0] n27270_o;
  wire [31:0] n27271_o;
  wire [31:0] n27272_o;
  wire [31:0] n27273_o;
  wire [31:0] n27274_o;
  wire [31:0] n27275_o;
  wire [31:0] n27276_o;
  wire [31:0] n27277_o;
  wire [31:0] n27278_o;
  wire [31:0] n27279_o;
  wire [31:0] n27280_o;
  wire [31:0] n27281_o;
  wire [31:0] n27282_o;
  wire [31:0] n27283_o;
  wire [31:0] n27284_o;
  wire [31:0] n27285_o;
  wire [31:0] n27286_o;
  wire [31:0] n27287_o;
  wire [31:0] n27288_o;
  wire [31:0] n27289_o;
  wire [31:0] n27290_o;
  wire [31:0] n27291_o;
  wire [31:0] n27292_o;
  wire [31:0] n27293_o;
  wire [31:0] n27294_o;
  wire [31:0] n27295_o;
  wire [31:0] n27296_o;
  wire [31:0] n27297_o;
  wire [31:0] n27298_o;
  wire [31:0] n27299_o;
  wire [31:0] n27300_o;
  wire [31:0] n27301_o;
  wire [4:0] n27302_o;
  wire [1:0] n27303_o;
  reg [31:0] n27304_o;
  wire [1:0] n27305_o;
  reg [31:0] n27306_o;
  wire [1:0] n27307_o;
  reg [31:0] n27308_o;
  wire [1:0] n27309_o;
  reg [31:0] n27310_o;
  wire [1:0] n27311_o;
  reg [31:0] n27312_o;
  wire [1:0] n27313_o;
  reg [31:0] n27314_o;
  wire [1:0] n27315_o;
  reg [31:0] n27316_o;
  wire [1:0] n27317_o;
  reg [31:0] n27318_o;
  wire [1:0] n27319_o;
  reg [31:0] n27320_o;
  wire [1:0] n27321_o;
  reg [31:0] n27322_o;
  wire n27323_o;
  wire [31:0] n27324_o;
  wire [41:0] n27325_o;
  wire [41:0] n27326_o;
  wire [41:0] n27327_o;
  wire [41:0] n27328_o;
  wire [1:0] n27329_o;
  reg [41:0] n27330_o;
  assign status_o = n26672_o;
  assign mem_req_o_adr = n25203_o;
  assign mem_req_o_we = n25204_o;
  assign mem_req_o_ena = n25205_o;
  assign mem_req_o_dat = n25206_o;
  assign agent_txreq_o_av = n25208_o;
  assign agent_txreq_o_data = n25209_o;
  assign agent_txreq_o_comm = n25210_o;
  assign agent_txreq_o_we = n25211_o;
  assign agent_rxreq_o_re = n25214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  assign n25203_o = n26681_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:136:3  */
  assign n25204_o = n26681_o[9];
  assign n25205_o = n26681_o[10];
  assign n25206_o = n26681_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:704:3  */
  assign n25208_o = n26674_o[0];
  assign n25209_o = n26674_o[32:1];
  assign n25210_o = n26674_o[37:33];
  assign n25211_o = n26674_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:67:3  */
  assign n25212_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n25214_o = n26676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:68:14  */
  assign n25215_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:203:10  */
  assign tx_arb_req = n25787_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:204:10  */
  assign tx_arb_ack = n26097_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:206:10  */
  assign r = n26697_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:206:13  */
  assign rin = n26682_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:212:3  */
  round_robin_arb_4 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25231_o = tx_arbi0_grant[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25235_o = n25231_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25239_o = n25231_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25241_o = n25231_o ? 32'b00000000000000000000000000000011 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25242_o = tx_arbi0_grant[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25245_o = n25252_o ? 1'b0 : n25235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25247_o = n25253_o ? 1'b0 : n25239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25248_o = n25254_o ? 32'b00000000000000000000000000000010 : n25241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25249_o = n25242_o & n25235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25250_o = n25242_o & n25235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25251_o = n25242_o & n25235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25252_o = n25235_o & n25249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25253_o = n25235_o & n25250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25254_o = n25235_o & n25251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25255_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25258_o = n25265_o ? 1'b0 : n25245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25260_o = n25266_o ? 1'b0 : n25247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25261_o = n25267_o ? 32'b00000000000000000000000000000001 : n25248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25262_o = n25255_o & n25245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25263_o = n25255_o & n25245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25264_o = n25255_o & n25245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25265_o = n25245_o & n25262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25266_o = n25245_o & n25263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25267_o = n25245_o & n25264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:16  */
  assign n25268_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25273_o = n25279_o ? 1'b0 : n25260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25274_o = n25280_o ? 32'b00000000000000000000000000000000 : n25261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25276_o = n25268_o & n25258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25277_o = n25268_o & n25258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25279_o = n25258_o & n25276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:179:7  */
  assign n25280_o = n25258_o & n25277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:183:5  */
  assign n25286_o = n25273_o ? 32'b00000000000000000000000000000000 : n25274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:244:5  */
  assign n25287_o = n25286_o[1:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:45  */
  assign n25288_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:245:48  */
  assign n25289_o = n25288_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:19  */
  assign n25291_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:43  */
  assign n25292_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:46  */
  assign n25293_o = n25292_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:57  */
  assign n25294_o = n25293_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:251:65  */
  assign n25295_o = n25294_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:12  */
  assign n25296_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:252:15  */
  assign n25297_o = n25296_o[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:20  */
  assign n25299_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:57  */
  assign n25301_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:60  */
  assign n25302_o = n25301_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:71  */
  assign n25303_o = n25302_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:44  */
  assign n25306_o = 3'b111 - n25303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:254:51  */
  assign n25309_o = mem_rsp_i_dat[31:0];
  assign n25310_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:43  */
  assign n25312_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:46  */
  assign n25313_o = n25312_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:57  */
  assign n25314_o = n25313_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:255:70  */
  assign n25316_o = n25314_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:43  */
  assign n25317_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:46  */
  assign n25318_o = n25317_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:57  */
  assign n25319_o = n25318_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:256:68  */
  assign n25321_o = n25319_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:43  */
  assign n25322_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:46  */
  assign n25323_o = n25322_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:57  */
  assign n25324_o = n25323_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:257:69  */
  assign n25326_o = n25324_o - 4'b0001;
  assign n25327_o = {n25316_o, n25326_o};
  assign n25328_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25329_o = n25335_o ? n25321_o : n25328_o;
  assign n25330_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25331_o = n25337_o ? n25327_o : n25330_o;
  assign n25332_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25333_o = n25341_o ? n26837_o : n25332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25335_o = n25291_o & n25297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25337_o = n25291_o & n25297_o;
  assign n25338_o = r[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25339_o = n25291_o ? n25295_o : n25338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25341_o = n25291_o & n25297_o;
  assign n25343_o = r[2:0];
  assign n25345_o = r[22:13];
  assign n25347_o = r[80:30];
  assign n25348_o = r[1342:1311];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:10  */
  assign n25350_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:13  */
  assign n25351_o = n25350_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:24  */
  assign n25352_o = n25351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:51  */
  assign n25353_o = n25215_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:54  */
  assign n25354_o = ~n25353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:33  */
  assign n25355_o = n25352_o & n25354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:18  */
  assign n25357_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:55  */
  assign n25359_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:58  */
  assign n25360_o = n25359_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:69  */
  assign n25361_o = n25360_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:42  */
  assign n25364_o = 3'b111 - n25361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:266:55  */
  assign n25367_o = n25215_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:43  */
  assign n25369_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:46  */
  assign n25370_o = n25369_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:57  */
  assign n25371_o = n25370_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:267:70  */
  assign n25373_o = n25371_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:43  */
  assign n25374_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:46  */
  assign n25375_o = n25374_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:57  */
  assign n25376_o = n25375_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:268:68  */
  assign n25378_o = n25376_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:43  */
  assign n25379_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:46  */
  assign n25380_o = n25379_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:57  */
  assign n25381_o = n25380_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:269:69  */
  assign n25383_o = n25381_o - 4'b0001;
  assign n25384_o = {n25373_o, n25383_o};
  assign n25385_o = r[94:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25386_o = n25355_o ? n25378_o : n25385_o;
  assign n25387_o = r[111:105];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25388_o = n25355_o ? n25384_o : n25387_o;
  assign n25391_o = r[84:82];
  assign n25392_o = r[126:112];
  assign n25393_o = r[104:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:10  */
  assign n25394_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:13  */
  assign n25395_o = n25394_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:24  */
  assign n25396_o = n25395_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:39  */
  assign n25397_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:42  */
  assign n25398_o = n25397_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:53  */
  assign n25399_o = n25398_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:56  */
  assign n25400_o = ~n25399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:33  */
  assign n25401_o = n25396_o & n25400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:43  */
  assign n25402_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:46  */
  assign n25403_o = n25402_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:57  */
  assign n25404_o = n25403_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:276:70  */
  assign n25406_o = n25404_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:43  */
  assign n25407_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:46  */
  assign n25408_o = n25407_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:57  */
  assign n25409_o = n25408_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:277:68  */
  assign n25411_o = n25409_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:43  */
  assign n25412_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:46  */
  assign n25413_o = n25412_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:57  */
  assign n25414_o = n25413_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:278:69  */
  assign n25416_o = n25414_o - 4'b0001;
  assign n25417_o = {n25406_o, n25416_o, n25411_o};
  assign n25418_o = {n25331_o, n25345_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25419_o = n25401_o ? n25417_o : n25418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:19  */
  assign n25420_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:12  */
  assign n25421_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:15  */
  assign n25422_o = n25421_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:26  */
  assign n25423_o = n25422_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:34  */
  assign n25424_o = n25423_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:43  */
  assign n25425_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:46  */
  assign n25426_o = n25425_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:57  */
  assign n25427_o = n25426_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:286:70  */
  assign n25429_o = n25427_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:43  */
  assign n25430_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:46  */
  assign n25431_o = n25430_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:57  */
  assign n25432_o = n25431_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:287:68  */
  assign n25434_o = n25432_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:43  */
  assign n25435_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:46  */
  assign n25436_o = n25435_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:57  */
  assign n25437_o = n25436_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:288:69  */
  assign n25439_o = n25437_o - 4'b0001;
  assign n25440_o = {n25429_o, n25439_o, n25434_o};
  assign n25441_o = {n25388_o, n25393_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n25442_o = n25424_o ? n25440_o : n25441_o;
  assign n25443_o = {n25388_o, n25393_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n25444_o = n25420_o ? n25442_o : n25443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25445_o = ctrl_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25446_o = n25445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25447_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25448_o = n25447_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25450_o = n25448_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25451_o = n25446_o & n25450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25454_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25455_o = n25454_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25456_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25457_o = n25456_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25458_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25459_o = n25458_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25460_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25461_o = n25460_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25462_o = ~n25461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25464_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25465_o = n25464_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25467_o = $unsigned(n25465_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25468_o = cfg_i[154:151];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25469_o = n25467_o ? n25468_o : 4'b1000;
  assign n25470_o = {n25469_o, n25457_o, n25455_o};
  assign n25471_o = {n25462_o, n25459_o};
  assign n25472_o = {1'b1, 1'b1};
  assign n25473_o = n26977_o[1167:1144];
  assign n25474_o = n26837_o[1167:1144];
  assign n25475_o = r[1294:1271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25476_o = n25341_o ? n25474_o : n25475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25477_o = n25355_o ? n25473_o : n25476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25478_o = n25451_o ? n25470_o : n25477_o;
  assign n25479_o = n26977_o[1180:1171];
  assign n25480_o = n26837_o[1180:1171];
  assign n25481_o = r[1307:1298];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25482_o = n25341_o ? n25480_o : n25481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25483_o = n25355_o ? n25479_o : n25482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25484_o = n25451_o ? n25471_o : n25483_o;
  assign n25485_o = n26977_o[1183:1182];
  assign n25486_o = n26837_o[1183:1182];
  assign n25487_o = r[1310:1309];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25488_o = n25341_o ? n25486_o : n25487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25489_o = n25355_o ? n25485_o : n25488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25490_o = n25451_o ? n25472_o : n25489_o;
  assign n25506_o = n26977_o[1170:1168];
  assign n25507_o = n26837_o[1170:1168];
  assign n25508_o = r[1297:1295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25509_o = n25341_o ? n25507_o : n25508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25510_o = n25355_o ? n25506_o : n25509_o;
  assign n25511_o = n26977_o[1181];
  assign n25512_o = n26837_o[1181];
  assign n25513_o = r[1308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25514_o = n25341_o ? n25512_o : n25513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25515_o = n25355_o ? n25511_o : n25514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25516_o = ctrl_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25517_o = n25516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25518_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25519_o = n25518_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25521_o = n25519_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25522_o = n25517_o & n25521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25525_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25526_o = n25525_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25527_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25528_o = n25527_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25529_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25530_o = n25529_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25531_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25532_o = n25531_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25533_o = ~n25532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25535_o = cfg_i[125:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25536_o = n25535_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25538_o = $unsigned(n25536_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25539_o = cfg_i[112:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25540_o = n25538_o ? n25539_o : 4'b1000;
  assign n25541_o = {n25540_o, n25528_o, n25526_o};
  assign n25542_o = {n25533_o, n25530_o};
  assign n25543_o = {1'b1, 1'b1};
  assign n25544_o = n26977_o[871:848];
  assign n25545_o = n26837_o[871:848];
  assign n25546_o = r[998:975];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25547_o = n25341_o ? n25545_o : n25546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25548_o = n25355_o ? n25544_o : n25547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25549_o = n25522_o ? n25541_o : n25548_o;
  assign n25550_o = n26977_o[884:875];
  assign n25551_o = n26837_o[884:875];
  assign n25552_o = r[1011:1002];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25553_o = n25341_o ? n25551_o : n25552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25554_o = n25355_o ? n25550_o : n25553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25555_o = n25522_o ? n25542_o : n25554_o;
  assign n25556_o = n26977_o[887:886];
  assign n25557_o = n26837_o[887:886];
  assign n25558_o = r[1014:1013];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25559_o = n25341_o ? n25557_o : n25558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25560_o = n25355_o ? n25556_o : n25559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25561_o = n25522_o ? n25543_o : n25560_o;
  assign n25577_o = n26977_o[874:872];
  assign n25578_o = n26837_o[874:872];
  assign n25579_o = r[1001:999];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25580_o = n25341_o ? n25578_o : n25579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25581_o = n25355_o ? n25577_o : n25580_o;
  assign n25582_o = n26977_o[1143:888];
  assign n25583_o = n26837_o[1143:888];
  assign n25584_o = r[1270:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25585_o = n25341_o ? n25583_o : n25584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25586_o = n25355_o ? n25582_o : n25585_o;
  assign n25587_o = n26977_o[885];
  assign n25588_o = n26837_o[885];
  assign n25589_o = r[1012];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25590_o = n25341_o ? n25588_o : n25589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25591_o = n25355_o ? n25587_o : n25590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25592_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25593_o = n25592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25594_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25595_o = n25594_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25597_o = n25595_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25598_o = n25593_o & n25597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25601_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25602_o = n25601_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25603_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25604_o = n25603_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25605_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25606_o = n25605_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25607_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25608_o = n25607_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25609_o = ~n25608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25611_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25612_o = n25611_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25614_o = $unsigned(n25612_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25615_o = cfg_i[70:67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25616_o = n25614_o ? n25615_o : 4'b1000;
  assign n25617_o = {n25616_o, n25604_o, n25602_o};
  assign n25618_o = {n25609_o, n25606_o};
  assign n25619_o = {1'b1, 1'b1};
  assign n25620_o = n26977_o[575:552];
  assign n25621_o = n26837_o[575:552];
  assign n25622_o = r[702:679];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25623_o = n25341_o ? n25621_o : n25622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25624_o = n25355_o ? n25620_o : n25623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25625_o = n25598_o ? n25617_o : n25624_o;
  assign n25626_o = n26977_o[588:579];
  assign n25627_o = n26837_o[588:579];
  assign n25628_o = r[715:706];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25629_o = n25341_o ? n25627_o : n25628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25630_o = n25355_o ? n25626_o : n25629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25631_o = n25598_o ? n25618_o : n25630_o;
  assign n25632_o = n26977_o[591:590];
  assign n25633_o = n26837_o[591:590];
  assign n25634_o = r[718:717];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25635_o = n25341_o ? n25633_o : n25634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25636_o = n25355_o ? n25632_o : n25635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25637_o = n25598_o ? n25619_o : n25636_o;
  assign n25653_o = n26977_o[578:576];
  assign n25654_o = n26837_o[578:576];
  assign n25655_o = r[705:703];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25656_o = n25341_o ? n25654_o : n25655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25657_o = n25355_o ? n25653_o : n25656_o;
  assign n25658_o = n26977_o[847:592];
  assign n25659_o = n26837_o[847:592];
  assign n25660_o = r[974:719];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25661_o = n25341_o ? n25659_o : n25660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25662_o = n25355_o ? n25658_o : n25661_o;
  assign n25663_o = n26977_o[589];
  assign n25664_o = n26837_o[589];
  assign n25665_o = r[716];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25666_o = n25341_o ? n25664_o : n25665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25667_o = n25355_o ? n25663_o : n25666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:16  */
  assign n25668_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:20  */
  assign n25669_o = n25668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:50  */
  assign n25670_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:54  */
  assign n25671_o = n25670_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:61  */
  assign n25673_o = n25671_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:32  */
  assign n25674_o = n25669_o & n25673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:65  */
  assign n25677_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:299:69  */
  assign n25678_o = n25677_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:65  */
  assign n25679_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:300:69  */
  assign n25680_o = n25679_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:65  */
  assign n25681_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:301:69  */
  assign n25682_o = n25681_o[24:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:60  */
  assign n25683_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:64  */
  assign n25684_o = n25683_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:302:51  */
  assign n25685_o = ~n25684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:26  */
  assign n25687_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:30  */
  assign n25688_o = n25687_o[34:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:37  */
  assign n25690_o = $unsigned(n25688_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:306:74  */
  assign n25691_o = cfg_i[28:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:305:9  */
  assign n25692_o = n25690_o ? n25691_o : 4'b1000;
  assign n25693_o = {n25692_o, n25680_o, n25678_o};
  assign n25694_o = {n25685_o, n25682_o};
  assign n25695_o = {1'b1, 1'b1};
  assign n25696_o = n26977_o[279:256];
  assign n25697_o = n26837_o[279:256];
  assign n25698_o = r[406:383];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25699_o = n25341_o ? n25697_o : n25698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25700_o = n25355_o ? n25696_o : n25699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25701_o = n25674_o ? n25693_o : n25700_o;
  assign n25702_o = n26977_o[292:283];
  assign n25703_o = n26837_o[292:283];
  assign n25704_o = r[419:410];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25705_o = n25341_o ? n25703_o : n25704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25706_o = n25355_o ? n25702_o : n25705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25707_o = n25674_o ? n25694_o : n25706_o;
  assign n25708_o = n26977_o[295:294];
  assign n25709_o = n26837_o[295:294];
  assign n25710_o = r[422:421];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25711_o = n25341_o ? n25709_o : n25710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25712_o = n25355_o ? n25708_o : n25711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:296:7  */
  assign n25713_o = n25674_o ? n25695_o : n25712_o;
  assign n25719_o = n26977_o[255:0];
  assign n25720_o = n26837_o[255:0];
  assign n25721_o = r[382:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25722_o = n25341_o ? n25720_o : n25721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25723_o = n25355_o ? n25719_o : n25722_o;
  assign n25729_o = n26977_o[282:280];
  assign n25730_o = n26837_o[282:280];
  assign n25731_o = r[409:407];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25732_o = n25341_o ? n25730_o : n25731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25733_o = n25355_o ? n25729_o : n25732_o;
  assign n25734_o = n26977_o[551:296];
  assign n25735_o = n26837_o[551:296];
  assign n25736_o = r[678:423];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25737_o = n25341_o ? n25735_o : n25736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25738_o = n25355_o ? n25734_o : n25737_o;
  assign n25739_o = n26977_o[293];
  assign n25740_o = n26837_o[293];
  assign n25741_o = r[420];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n25742_o = n25341_o ? n25740_o : n25741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n25743_o = n25355_o ? n25739_o : n25742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:315:39  */
  assign n25745_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25751_o = n25745_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25752_o = n25751_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25753_o = n25745_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25754_o = n25753_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25755_o = n25754_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25756_o = n25755_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25757_o = ~n25756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25758_o = n25752_o & n25757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25761_o = n25745_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25762_o = n25761_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25763_o = n25745_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25764_o = n25763_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25765_o = n25764_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25766_o = n25765_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25767_o = ~n25766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25768_o = n25762_o & n25767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25770_o = n25745_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25771_o = n25770_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25772_o = n25745_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25773_o = n25772_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25774_o = n25773_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25775_o = n25774_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25776_o = ~n25775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25777_o = n25771_o & n25776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:22  */
  assign n25779_o = n25745_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:26  */
  assign n25780_o = n25779_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:43  */
  assign n25781_o = n25745_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:47  */
  assign n25782_o = n25781_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:58  */
  assign n25783_o = n25782_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:66  */
  assign n25784_o = n25783_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:37  */
  assign n25785_o = ~n25784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:156:33  */
  assign n25786_o = n25780_o & n25785_o;
  assign n25787_o = {n25786_o, n25777_o, n25768_o, n25758_o};
  assign n25788_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25347_o, n25419_o, n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:12  */
  assign n25789_o = n25788_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:15  */
  assign n25790_o = n25789_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:57  */
  assign n25792_o = n25787_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:31  */
  assign n25794_o = n25792_o ? 3'b001 : n25343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:321:7  */
  assign n25796_o = n25790_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:78  */
  assign n25798_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n25800_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25347_o, n25419_o, n25329_o, n25343_o};
  assign n25804_o = n26983_o[293:280];
  assign n25805_o = n26983_o[275:256];
  assign n25806_o = r[80:41];
  assign n25807_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25806_o, n25804_o, 4'b1000, n25805_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:36  */
  assign n25808_o = n25807_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:39  */
  assign n25809_o = n25808_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:50  */
  assign n25810_o = n25809_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:61  */
  assign n25812_o = $unsigned(n25810_o) < $unsigned(10'b0000001000);
  assign n25813_o = r[80:41];
  assign n25814_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25813_o, n25804_o, 4'b1000, n25805_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:329:93  */
  assign n25815_o = n25814_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:328:31  */
  assign n25816_o = n25812_o ? n25815_o : 4'b1000;
  assign n25819_o = n26983_o[292:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:56  */
  assign n25821_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:59  */
  assign n25822_o = n25821_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:51  */
  assign n25823_o = mem_wait_i | n25822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n25827_o = n25823_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n25828_o = n25823_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:336:31  */
  assign n25829_o = n25823_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:7  */
  assign n25831_o = n25790_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:45  */
  assign n25832_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:57  */
  assign n25833_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:60  */
  assign n25834_o = n25833_o[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:69  */
  assign n25835_o = ~n25834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:51  */
  assign n25836_o = n25832_o & n25835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n25840_o = n25836_o ? 3'b011 : n25343_o;
  assign n25841_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n25842_o = n25836_o ? 1'b1 : n25841_o;
  assign n25843_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:31  */
  assign n25844_o = n25836_o ? 1'b1 : n25843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:342:7  */
  assign n25846_o = n25790_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:45  */
  assign n25847_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:42  */
  assign n25849_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:54  */
  assign n25852_o = n26989_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:65  */
  assign n25853_o = ~n25852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:69  */
  assign n25854_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:72  */
  assign n25855_o = n25854_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:83  */
  assign n25856_o = n25855_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:91  */
  assign n25857_o = n25856_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:350:96  */
  assign n25859_o = n25857_o + 9'b000000001;
  assign n25860_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:33  */
  assign n25861_o = n25853_o ? n25859_o : n25860_o;
  assign n25862_o = r[80:39];
  assign n25863_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25862_o, n25861_o, n25419_o, n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:38  */
  assign n25864_o = n25863_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:41  */
  assign n25865_o = n25864_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:52  */
  assign n25866_o = n25865_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:353:64  */
  assign n25868_o = n25866_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25872_o = n25877_o ? 3'b100 : n25343_o;
  assign n25873_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25874_o = n25881_o ? 1'b0 : n25873_o;
  assign n25875_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25876_o = n25883_o ? 1'b0 : n25875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25877_o = n25847_o & n25868_o;
  assign n25878_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25879_o = n25847_o ? n25861_o : n25878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25881_o = n25847_o & n25868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:31  */
  assign n25883_o = n25847_o & n25868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:348:7  */
  assign n25885_o = n25790_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:45  */
  assign n25886_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:73  */
  assign n25890_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:85  */
  assign n25893_o = n26995_o[41:37];
  assign n25897_o = n25417_o[9:0];
  assign n25898_o = n25418_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25899_o = n25401_o ? n25897_o : n25898_o;
  assign n25900_o = r[40:30];
  assign n25901_o = r[73:42];
  assign n25902_o = r[80];
  assign n25903_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25902_o, 1'b1, n25893_o, n25901_o, 1'b1, n25900_o, 3'b000, 4'b1000, n25899_o, n25329_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:38  */
  assign n25904_o = n25903_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:41  */
  assign n25905_o = n25904_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:52  */
  assign n25906_o = n25905_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:63  */
  assign n25908_o = $unsigned(n25906_o) < $unsigned(10'b0000001000);
  assign n25909_o = n25417_o[9:0];
  assign n25910_o = n25418_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25911_o = n25401_o ? n25909_o : n25910_o;
  assign n25912_o = r[40:30];
  assign n25913_o = r[73:42];
  assign n25914_o = r[80];
  assign n25915_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25914_o, 1'b1, n25893_o, n25913_o, 1'b1, n25912_o, 3'b000, 4'b1000, n25911_o, n25329_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:369:93  */
  assign n25916_o = n25915_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:368:33  */
  assign n25917_o = n25908_o ? n25916_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:50  */
  assign n25918_o = n25212_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:33  */
  assign n25921_o = n25918_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:372:33  */
  assign n25922_o = n25918_o ? 1'b0 : 1'b1;
  assign n25923_o = {3'b000, n25917_o};
  assign n25924_o = {n25922_o, n25893_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25925_o = n25886_o ? n25921_o : n25343_o;
  assign n25926_o = n25417_o[16:10];
  assign n25927_o = n25418_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25928_o = n25401_o ? n25926_o : n25927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25929_o = n25886_o ? n25923_o : n25928_o;
  assign n25930_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25931_o = n25886_o ? 1'b1 : n25930_o;
  assign n25932_o = r[79:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:31  */
  assign n25933_o = n25886_o ? n25924_o : n25932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:360:7  */
  assign n25935_o = n25790_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:48  */
  assign n25936_o = n25212_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:53  */
  assign n25937_o = ~n25936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:31  */
  assign n25940_o = n25937_o ? 3'b110 : n25343_o;
  assign n25941_o = r[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:31  */
  assign n25942_o = n25937_o ? 1'b1 : n25941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:378:7  */
  assign n25944_o = n25790_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:48  */
  assign n25946_o = n25212_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:65  */
  assign n25947_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:68  */
  assign n25948_o = n25947_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:79  */
  assign n25949_o = n25948_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:106  */
  assign n25950_o = n25212_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:88  */
  assign n25951_o = n25949_o & n25950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:59  */
  assign n25952_o = n25946_o | n25951_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:385:31  */
  assign n25955_o = n25952_o ? 1'b0 : 1'b1;
  assign n25956_o = r[40:30];
  assign n25957_o = r[78:42];
  assign n25958_o = r[80];
  assign n25959_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25958_o, n25955_o, n25957_o, 1'b0, n25956_o, n25419_o, n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:36  */
  assign n25960_o = n25959_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:39  */
  assign n25961_o = n25960_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:50  */
  assign n25962_o = n25961_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:62  */
  assign n25964_o = n25962_o == 4'b0001;
  assign n25965_o = r[40:30];
  assign n25966_o = r[78:42];
  assign n25967_o = r[80];
  assign n25968_o = {n25348_o, n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25967_o, n25955_o, n25966_o, 1'b0, n25965_o, n25419_o, n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:72  */
  assign n25969_o = n25968_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:75  */
  assign n25970_o = n25969_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:86  */
  assign n25971_o = n25970_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:97  */
  assign n25973_o = n25971_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:66  */
  assign n25974_o = n25964_o & n25973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:44  */
  assign n25976_o = 2'b11 - n25287_o;
  assign n25978_o = {n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o};
  assign n25981_o = {n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:395:31  */
  assign n25982_o = n25974_o ? n27017_o : n25981_o;
  assign n25983_o = r[40:30];
  assign n25984_o = r[78:42];
  assign n25985_o = r[80];
  assign n25986_o = {n25348_o, n25982_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n25985_o, n25955_o, n25984_o, 1'b0, n25983_o, n25419_o, n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:36  */
  assign n25987_o = n25986_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:39  */
  assign n25988_o = n25987_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:50  */
  assign n25989_o = n25988_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:62  */
  assign n25991_o = n25989_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:44  */
  assign n25994_o = 2'b11 - n25287_o;
  assign n25996_o = n25417_o[13:0];
  assign n25997_o = n25418_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n25998_o = n25401_o ? n25996_o : n25997_o;
  assign n25999_o = r[40:30];
  assign n26000_o = r[78:42];
  assign n26001_o = r[80];
  assign n26002_o = {n25348_o, n25982_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n26001_o, n25955_o, n26000_o, 1'b0, n25999_o, 3'b000, n25998_o, n25329_o, n25343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:75  */
  assign n26003_o = n26002_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:78  */
  assign n26004_o = n26003_o[40:3];
  assign n26008_o = n25417_o[13:0];
  assign n26009_o = n25418_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26010_o = n25401_o ? n26008_o : n26009_o;
  assign n26011_o = r[40:30];
  assign n26012_o = r[78:42];
  assign n26013_o = r[80];
  assign n26014_o = {n25348_o, n27039_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n26013_o, 1'b0, n26012_o, 1'b0, n26011_o, 3'b000, n26010_o, n25329_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:38  */
  assign n26015_o = n26014_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:41  */
  assign n26016_o = n26015_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:52  */
  assign n26017_o = n26016_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:63  */
  assign n26019_o = n26017_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:46  */
  assign n26021_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:46  */
  assign n26026_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:33  */
  assign n26031_o = n26019_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:406:33  */
  assign n26032_o = n26019_o ? n27082_o : n27039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26033_o = n25991_o ? n26031_o : n25343_o;
  assign n26034_o = n25417_o[16:14];
  assign n26035_o = n25418_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26036_o = n25401_o ? n26034_o : n26035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26037_o = n25991_o ? 3'b000 : n26036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26038_o = n25991_o ? 1'b0 : n25955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26039_o = n25991_o ? n26032_o : n25982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:399:31  */
  assign n26042_o = n25991_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:383:7  */
  assign n26044_o = n25790_o == 3'b110;
  assign n26045_o = {n26044_o, n25944_o, n25935_o, n25885_o, n25846_o, n25831_o, n25796_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26046_o = n26033_o;
      7'b0100000: n26046_o = n25940_o;
      7'b0010000: n26046_o = n25925_o;
      7'b0001000: n26046_o = n25872_o;
      7'b0000100: n26046_o = n25840_o;
      7'b0000010: n26046_o = n25827_o;
      7'b0000001: n26046_o = n25794_o;
      default: n26046_o = n25343_o;
    endcase
  assign n26047_o = n25417_o[9:0];
  assign n26048_o = n25418_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26049_o = n25401_o ? n26047_o : n26048_o;
  assign n26050_o = {n26049_o, n25329_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26051_o = n26050_o;
      7'b0100000: n26051_o = n26050_o;
      7'b0010000: n26051_o = n26050_o;
      7'b0001000: n26051_o = n26050_o;
      7'b0000100: n26051_o = n26050_o;
      7'b0000010: n26051_o = n25805_o;
      7'b0000001: n26051_o = n26050_o;
      default: n26051_o = n26050_o;
    endcase
  assign n26052_o = n25929_o[3:0];
  assign n26053_o = n25417_o[13:10];
  assign n26054_o = n25418_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26055_o = n25401_o ? n26053_o : n26054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26056_o = n26055_o;
      7'b0100000: n26056_o = n26055_o;
      7'b0010000: n26056_o = n26052_o;
      7'b0001000: n26056_o = n26055_o;
      7'b0000100: n26056_o = n26055_o;
      7'b0000010: n26056_o = n25816_o;
      7'b0000001: n26056_o = n26055_o;
      default: n26056_o = n26055_o;
    endcase
  assign n26057_o = n25819_o[2:0];
  assign n26058_o = n25929_o[6:4];
  assign n26059_o = n25417_o[16:14];
  assign n26060_o = n25418_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26061_o = n25401_o ? n26059_o : n26060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26062_o = n26037_o;
      7'b0100000: n26062_o = n26061_o;
      7'b0010000: n26062_o = n26058_o;
      7'b0001000: n26062_o = n26061_o;
      7'b0000100: n26062_o = n26061_o;
      7'b0000010: n26062_o = n26057_o;
      7'b0000001: n26062_o = n26061_o;
      default: n26062_o = n26061_o;
    endcase
  assign n26063_o = n25819_o[11:3];
  assign n26064_o = r[38:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26065_o = n26064_o;
      7'b0100000: n26065_o = n26064_o;
      7'b0010000: n26065_o = n26064_o;
      7'b0001000: n26065_o = n25879_o;
      7'b0000100: n26065_o = n26064_o;
      7'b0000010: n26065_o = n26063_o;
      7'b0000001: n26065_o = n26064_o;
      default: n26065_o = n26064_o;
    endcase
  assign n26066_o = n25819_o[12];
  assign n26067_o = r[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26068_o = n26067_o;
      7'b0100000: n26068_o = n26067_o;
      7'b0010000: n26068_o = n26067_o;
      7'b0001000: n26068_o = n26067_o;
      7'b0000100: n26068_o = n26067_o;
      7'b0000010: n26068_o = n26066_o;
      7'b0000001: n26068_o = n26067_o;
      default: n26068_o = n26067_o;
    endcase
  assign n26069_o = r[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26070_o = n26069_o;
      7'b0100000: n26070_o = n26069_o;
      7'b0010000: n26070_o = n26069_o;
      7'b0001000: n26070_o = n25874_o;
      7'b0000100: n26070_o = n25842_o;
      7'b0000010: n26070_o = n25828_o;
      7'b0000001: n26070_o = n26069_o;
      default: n26070_o = n26069_o;
    endcase
  assign n26071_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26072_o = 1'b0;
      7'b0100000: n26072_o = n26071_o;
      7'b0010000: n26072_o = n25931_o;
      7'b0001000: n26072_o = n26071_o;
      7'b0000100: n26072_o = n26071_o;
      7'b0000010: n26072_o = n26071_o;
      7'b0000001: n26072_o = n26071_o;
      default: n26072_o = n26071_o;
    endcase
  assign n26073_o = n25933_o[4:0];
  assign n26074_o = r[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26075_o = n26074_o;
      7'b0100000: n26075_o = n26074_o;
      7'b0010000: n26075_o = n26073_o;
      7'b0001000: n26075_o = n26074_o;
      7'b0000100: n26075_o = n26074_o;
      7'b0000010: n26075_o = n26074_o;
      7'b0000001: n26075_o = n26074_o;
      default: n26075_o = n26074_o;
    endcase
  assign n26076_o = n25933_o[5];
  assign n26077_o = r[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26078_o = n26038_o;
      7'b0100000: n26078_o = n25942_o;
      7'b0010000: n26078_o = n26076_o;
      7'b0001000: n26078_o = n26077_o;
      7'b0000100: n26078_o = n26077_o;
      7'b0000010: n26078_o = n26077_o;
      7'b0000001: n26078_o = n26077_o;
      default: n26078_o = n26077_o;
    endcase
  assign n26079_o = r[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26080_o = n26079_o;
      7'b0100000: n26080_o = n26079_o;
      7'b0010000: n26080_o = n26079_o;
      7'b0001000: n26080_o = n25876_o;
      7'b0000100: n26080_o = n25844_o;
      7'b0000010: n26080_o = n25829_o;
      7'b0000001: n26080_o = n26079_o;
      default: n26080_o = n26079_o;
    endcase
  assign n26081_o = {n25490_o, n25515_o, n25484_o, n25510_o, n25478_o, n25586_o, n25561_o, n25591_o, n25555_o, n25581_o, n25549_o, n25662_o, n25637_o, n25667_o, n25631_o, n25657_o, n25625_o, n25738_o, n25713_o, n25743_o, n25707_o, n25733_o, n25701_o, n25723_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26082_o = n26039_o;
      7'b0100000: n26082_o = n26081_o;
      7'b0010000: n26082_o = n26081_o;
      7'b0001000: n26082_o = n26081_o;
      7'b0000100: n26082_o = n26081_o;
      7'b0000010: n26082_o = n26081_o;
      7'b0000001: n26082_o = n26081_o;
      default: n26082_o = n26081_o;
    endcase
  assign n26094_o = r[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:320:5  */
  always @*
    case (n26045_o)
      7'b1000000: n26097_o = n26042_o;
      7'b0100000: n26097_o = 1'b0;
      7'b0010000: n26097_o = 1'b0;
      7'b0001000: n26097_o = 1'b0;
      7'b0000100: n26097_o = 1'b0;
      7'b0000010: n26097_o = 1'b0;
      7'b0000001: n26097_o = 1'b0;
      default: n26097_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:419:62  */
  assign n26099_o = n25215_o[2:1];
  assign n26101_o = {n25348_o, n26082_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:12  */
  assign n26102_o = n26101_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:15  */
  assign n26103_o = n26102_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:61  */
  assign n26105_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26111_o = n26105_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26112_o = n26111_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26113_o = n26105_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26114_o = n26113_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26115_o = n26114_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26116_o = n26115_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26117_o = n26112_o & n26116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26120_o = n26105_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26121_o = n26120_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26122_o = n26105_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26123_o = n26122_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26124_o = n26123_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26125_o = n26124_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26126_o = n26121_o & n26125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26128_o = n26105_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26129_o = n26128_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26130_o = n26105_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26131_o = n26130_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26132_o = n26131_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26133_o = n26132_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26134_o = n26129_o & n26133_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26136_o = n26105_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26137_o = n26136_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26138_o = n26105_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26139_o = n26138_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26140_o = n26139_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26141_o = n26140_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26142_o = n26137_o & n26141_o;
  assign n26143_o = {n26142_o, n26134_o, n26126_o, n26117_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:72  */
  assign n26145_o = n26143_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:423:92  */
  assign n26148_o = r[1310:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26154_o = n26148_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26155_o = n26154_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26156_o = n26148_o[1183:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26157_o = n26156_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26158_o = n26157_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26159_o = n26158_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26160_o = n26155_o & n26159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26163_o = n26148_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26164_o = n26163_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26165_o = n26148_o[887:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26166_o = n26165_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26167_o = n26166_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26168_o = n26167_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26169_o = n26164_o & n26168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26171_o = n26148_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26172_o = n26171_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26173_o = n26148_o[591:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26174_o = n26173_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26175_o = n26174_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26176_o = n26175_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26177_o = n26172_o & n26176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:22  */
  assign n26179_o = n26148_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:26  */
  assign n26180_o = n26179_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:39  */
  assign n26181_o = n26148_o[295:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:43  */
  assign n26182_o = n26181_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:54  */
  assign n26183_o = n26182_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:62  */
  assign n26184_o = n26183_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:168:33  */
  assign n26185_o = n26180_o & n26184_o;
  assign n26186_o = {n26185_o, n26177_o, n26169_o, n26160_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26194_o = n26186_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26201_o = n26194_o ? 2'b11 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26205_o = n26194_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26207_o = n26186_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26209_o = n26218_o ? 2'b10 : n26201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26213_o = n26219_o ? 1'b0 : n26205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26215_o = n26207_o & n26205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26216_o = n26207_o & n26205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26218_o = n26205_o & n26215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26219_o = n26205_o & n26216_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26220_o = n26186_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26222_o = n26231_o ? 2'b01 : n26209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26226_o = n26232_o ? 1'b0 : n26213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26228_o = n26220_o & n26213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26229_o = n26220_o & n26213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26231_o = n26213_o & n26228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26232_o = n26213_o & n26229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:13  */
  assign n26233_o = n26186_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26235_o = n26244_o ? 2'b00 : n26222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26241_o = n26233_o & n26226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:194:7  */
  assign n26244_o = n26226_o & n26241_o;
  assign n26246_o = r[123:112];
  assign n26247_o = r[126];
  assign n26248_o = {n25348_o, n26082_o, n26247_o, n26235_o, n26246_o, n25444_o, n25386_o, n25391_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:99  */
  assign n26249_o = n26248_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:102  */
  assign n26250_o = n26249_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:77  */
  assign n26253_o = 2'b11 - n26250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:118  */
  assign n26256_o = n27088_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:50  */
  assign n26257_o = n25215_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:33  */
  assign n26262_o = n26257_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:426:33  */
  assign n26263_o = n26257_o ? 1'b0 : 1'b1;
  assign n26264_o = {n26235_o, n26263_o, n26256_o, n26262_o};
  assign n26265_o = r[125:112];
  assign n26266_o = {n26265_o, n25444_o, n25386_o, n25391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:31  */
  assign n26267_o = n26145_o ? n26264_o : n26266_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:422:7  */
  assign n26269_o = n26103_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:48  */
  assign n26270_o = n25215_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:54  */
  assign n26271_o = ~n26270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:31  */
  assign n26274_o = n26271_o ? 3'b010 : n25391_o;
  assign n26275_o = r[123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:31  */
  assign n26276_o = n26271_o ? 1'b1 : n26275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:435:7  */
  assign n26278_o = n26103_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:48  */
  assign n26279_o = n25215_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:66  */
  assign n26280_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:69  */
  assign n26281_o = n26280_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:80  */
  assign n26282_o = n26281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:107  */
  assign n26283_o = n25215_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:89  */
  assign n26284_o = n26282_o & n26283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:60  */
  assign n26285_o = n26279_o | n26284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:31  */
  assign n26288_o = n26285_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:48  */
  assign n26289_o = n25215_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:447:84  */
  assign n26290_o = n25215_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:47  */
  assign n26292_o = 2'b11 - n26099_o;
  assign n26294_o = r[122:112];
  assign n26295_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n26296_o = {n25348_o, n26082_o, n26295_o, n26290_o, n26288_o, n26294_o, n25444_o, n25386_o, n25391_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:64  */
  assign n26298_o = n27094_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:75  */
  assign n26299_o = n26298_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:83  */
  assign n26300_o = n26299_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:86  */
  assign n26301_o = ~n26300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:33  */
  assign n26303_o = n26301_o ? 3'b110 : n25391_o;
  assign n26304_o = r[122:112];
  assign n26305_o = r[126];
  assign n26306_o = {n25348_o, n26082_o, n26305_o, n26290_o, n26288_o, n26304_o, n25444_o, n25386_o, n26303_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:38  */
  assign n26307_o = n26306_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:41  */
  assign n26308_o = n26307_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:59  */
  assign n26309_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:62  */
  assign n26310_o = n26309_o[43:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:54  */
  assign n26311_o = n26308_o != n26310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:46  */
  assign n26313_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:74  */
  assign n26315_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:77  */
  assign n26316_o = n26315_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:83  */
  assign n26319_o = 2'b11 - n26099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:100  */
  assign n26322_o = n27122_o[293:256];
  assign n26323_o = r[122:112];
  assign n26324_o = {n26323_o, n25444_o, n25386_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:453:33  */
  assign n26325_o = n26311_o ? n26322_o : n26324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26326_o = n26418_o ? n27116_o : n26082_o;
  assign n26327_o = r[122:112];
  assign n26328_o = r[126:124];
  assign n26329_o = {n25348_o, n26082_o, n26328_o, n26288_o, n26327_o, n25444_o, n25386_o, n25391_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:38  */
  assign n26330_o = n26329_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:41  */
  assign n26331_o = n26330_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:52  */
  assign n26332_o = n26331_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:64  */
  assign n26334_o = n26332_o == 4'b0000;
  assign n26339_o = r[121:112];
  assign n26340_o = r[125:124];
  assign n26341_o = {n25348_o, n26082_o, 1'b1, n26340_o, 1'b0, 1'b1, n26339_o, n25444_o, n25386_o, 3'b100, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:60  */
  assign n26342_o = n26341_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:63  */
  assign n26343_o = n26342_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:55  */
  assign n26344_o = mem_wait_i | n26343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:83  */
  assign n26345_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:86  */
  assign n26346_o = n26345_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:78  */
  assign n26347_o = n26344_o | n26346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n26351_o = n26347_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n26352_o = n26347_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:464:35  */
  assign n26353_o = n26347_o ? 1'b0 : 1'b1;
  assign n26356_o = n25440_o[9:0];
  assign n26357_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26358_o = n25424_o ? n26356_o : n26357_o;
  assign n26359_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26360_o = n25420_o ? n26358_o : n26359_o;
  assign n26361_o = r[121:112];
  assign n26362_o = r[125:124];
  assign n26363_o = {n25348_o, n26082_o, n26353_o, n26362_o, 1'b0, n26352_o, n26361_o, 3'b000, 4'b1000, n26360_o, n25386_o, n26351_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:40  */
  assign n26364_o = n26363_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:43  */
  assign n26365_o = n26364_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:54  */
  assign n26366_o = n26365_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:65  */
  assign n26368_o = $unsigned(n26366_o) < $unsigned(10'b0000001000);
  assign n26369_o = n25440_o[9:0];
  assign n26370_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26371_o = n25424_o ? n26369_o : n26370_o;
  assign n26372_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26373_o = n25420_o ? n26371_o : n26372_o;
  assign n26374_o = r[121:112];
  assign n26375_o = r[125:124];
  assign n26376_o = {n25348_o, n26082_o, n26353_o, n26375_o, 1'b0, n26352_o, n26374_o, 3'b000, 4'b1000, n26373_o, n25386_o, n26351_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:473:98  */
  assign n26377_o = n26376_o[98:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:472:35  */
  assign n26378_o = n26368_o ? n26377_o : 4'b1000;
  assign n26379_o = {3'b000, n26378_o};
  assign n26380_o = {1'b0, n26352_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26381_o = n26334_o ? n26351_o : n25391_o;
  assign n26382_o = n25440_o[16:10];
  assign n26383_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26384_o = n25424_o ? n26382_o : n26383_o;
  assign n26385_o = n25443_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26386_o = n25420_o ? n26384_o : n26385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26387_o = n26334_o ? n26379_o : n26386_o;
  assign n26388_o = r[122];
  assign n26389_o = {n26288_o, n26388_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26390_o = n26334_o ? n26380_o : n26389_o;
  assign n26391_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:458:33  */
  assign n26392_o = n26334_o ? n26353_o : n26391_o;
  assign n26393_o = {n26325_o, n26303_o};
  assign n26394_o = n26393_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26395_o = n26289_o ? n26394_o : n26381_o;
  assign n26396_o = n26393_o[22:3];
  assign n26397_o = n25440_o[9:0];
  assign n26398_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26399_o = n25424_o ? n26397_o : n26398_o;
  assign n26400_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26401_o = n25420_o ? n26399_o : n26400_o;
  assign n26402_o = {n26401_o, n25386_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26403_o = n26289_o ? n26396_o : n26402_o;
  assign n26404_o = n26393_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26405_o = n26289_o ? n26404_o : n26387_o;
  assign n26406_o = n26393_o[39:30];
  assign n26407_o = r[121:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26408_o = n26289_o ? n26406_o : n26407_o;
  assign n26409_o = n26390_o[0];
  assign n26410_o = n26393_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26411_o = n26289_o ? n26410_o : n26409_o;
  assign n26412_o = n26390_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26413_o = n26289_o ? n26288_o : n26412_o;
  assign n26414_o = r[125:124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26415_o = n26289_o ? n26290_o : n26414_o;
  assign n26416_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26417_o = n26289_o ? n26416_o : n26392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:446:31  */
  assign n26418_o = n26289_o & n26311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:440:7  */
  assign n26420_o = n26103_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:45  */
  assign n26421_o = ~mem_wait_i;
  assign n26422_o = {n25348_o, n26082_o, n25392_o, n25444_o, n25386_o, n25391_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:57  */
  assign n26423_o = n26422_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:60  */
  assign n26424_o = n26423_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:69  */
  assign n26425_o = ~n26424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:51  */
  assign n26426_o = n26421_o & n26425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:81  */
  assign n26427_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:84  */
  assign n26428_o = n26427_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:93  */
  assign n26429_o = ~n26428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:75  */
  assign n26430_o = n26426_o & n26429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n26434_o = n26430_o ? 3'b100 : n25391_o;
  assign n26435_o = r[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n26436_o = n26430_o ? 1'b1 : n26435_o;
  assign n26437_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:31  */
  assign n26438_o = n26430_o ? 1'b1 : n26437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:478:7  */
  assign n26440_o = n26103_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:45  */
  assign n26441_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:42  */
  assign n26443_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:54  */
  assign n26446_o = n27128_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:65  */
  assign n26447_o = ~n26446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:74  */
  assign n26448_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:77  */
  assign n26449_o = n26448_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:88  */
  assign n26450_o = n26449_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:96  */
  assign n26451_o = n26450_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:486:101  */
  assign n26453_o = n26451_o + 9'b000000001;
  assign n26454_o = r[120:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:33  */
  assign n26455_o = n26447_o ? n26453_o : n26454_o;
  assign n26456_o = r[126:121];
  assign n26457_o = {n25348_o, n26082_o, n26456_o, n26455_o, n25444_o, n25386_o, n25391_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:38  */
  assign n26458_o = n26457_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:41  */
  assign n26459_o = n26458_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:52  */
  assign n26460_o = n26459_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:64  */
  assign n26462_o = n26460_o == 4'b0000;
  assign n26469_o = n25440_o[9:0];
  assign n26470_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26471_o = n25424_o ? n26469_o : n26470_o;
  assign n26472_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26473_o = n25420_o ? n26471_o : n26472_o;
  assign n26474_o = r[121];
  assign n26475_o = r[125:124];
  assign n26476_o = {n25348_o, n26082_o, 1'b0, n26475_o, 1'b1, 1'b0, n26474_o, n26455_o, 3'b000, 4'b1000, n26473_o, n25386_o, 3'b010, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:40  */
  assign n26477_o = n26476_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:43  */
  assign n26478_o = n26477_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:54  */
  assign n26479_o = n26478_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:65  */
  assign n26481_o = $unsigned(n26479_o) < $unsigned(10'b0000001000);
  assign n26482_o = n25440_o[9:0];
  assign n26483_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26484_o = n25424_o ? n26482_o : n26483_o;
  assign n26485_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26486_o = n25420_o ? n26484_o : n26485_o;
  assign n26487_o = r[121];
  assign n26488_o = r[125:124];
  assign n26489_o = {n25348_o, n26082_o, 1'b0, n26488_o, 1'b1, 1'b0, n26487_o, n26455_o, 3'b000, 4'b1000, n26486_o, n25386_o, 3'b010, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:498:98  */
  assign n26490_o = n26489_o[88:85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:497:35  */
  assign n26491_o = n26481_o ? n26490_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:52  */
  assign n26492_o = n25215_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:35  */
  assign n26495_o = n26492_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:501:35  */
  assign n26496_o = n26492_o ? 1'b0 : 1'b1;
  assign n26497_o = n25440_o[9:0];
  assign n26498_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26499_o = n25424_o ? n26497_o : n26498_o;
  assign n26500_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26501_o = n25420_o ? n26499_o : n26500_o;
  assign n26502_o = r[121];
  assign n26503_o = r[125:124];
  assign n26504_o = {n25348_o, n26082_o, 1'b0, n26503_o, n26496_o, 1'b0, n26502_o, n26455_o, 3'b000, n26491_o, n26501_o, n25386_o, n26495_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:40  */
  assign n26505_o = n26504_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:43  */
  assign n26506_o = n26505_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:54  */
  assign n26507_o = n26506_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:65  */
  assign n26509_o = n26507_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:48  */
  assign n26513_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:48  */
  assign n26518_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n26522_o = n26509_o ? 3'b000 : n26495_o;
  assign n26523_o = r[121];
  assign n26524_o = {1'b0, n26523_o, n26455_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n26525_o = n26509_o ? 11'b00000000000 : n26524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:506:35  */
  assign n26526_o = n26509_o ? n27171_o : n26082_o;
  assign n26527_o = {n26496_o, n26525_o, 3'b000, n26491_o};
  assign n26528_o = {n26526_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26529_o = n26541_o ? n26522_o : n25391_o;
  assign n26530_o = n25440_o[16:10];
  assign n26531_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26532_o = n25424_o ? n26530_o : n26531_o;
  assign n26533_o = n25443_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26534_o = n25420_o ? n26532_o : n26533_o;
  assign n26535_o = r[123:121];
  assign n26536_o = {n26535_o, n26455_o, n26534_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:33  */
  assign n26537_o = n26462_o ? n26527_o : n26536_o;
  assign n26538_o = r[126];
  assign n26539_o = {n26082_o, n26538_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:489:33  */
  assign n26540_o = n26462_o ? n26528_o : n26539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26541_o = n26441_o & n26462_o;
  assign n26542_o = n25440_o[16:10];
  assign n26543_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26544_o = n25424_o ? n26542_o : n26543_o;
  assign n26545_o = n25443_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26546_o = n25420_o ? n26544_o : n26545_o;
  assign n26547_o = r[123:112];
  assign n26548_o = {n26547_o, n26546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26549_o = n26441_o ? n26537_o : n26548_o;
  assign n26550_o = r[126];
  assign n26551_o = {n26082_o, n26550_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:31  */
  assign n26552_o = n26441_o ? n26540_o : n26551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:484:7  */
  assign n26554_o = n26103_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:42  */
  assign n26557_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:42  */
  assign n26562_o = 2'b11 - n25289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:516:7  */
  assign n26567_o = n26103_o == 3'b110;
  assign n26568_o = {n26567_o, n26554_o, n26440_o, n26420_o, n26278_o, n26269_o};
  assign n26569_o = n26267_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26570_o = n25391_o;
      6'b010000: n26570_o = n26529_o;
      6'b001000: n26570_o = n26434_o;
      6'b000100: n26570_o = n26395_o;
      6'b000010: n26570_o = n26274_o;
      6'b000001: n26570_o = n26569_o;
      default: n26570_o = n25391_o;
    endcase
  assign n26571_o = n26267_o[22:3];
  assign n26572_o = n25440_o[9:0];
  assign n26573_o = n25441_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26574_o = n25424_o ? n26572_o : n26573_o;
  assign n26575_o = n25443_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26576_o = n25420_o ? n26574_o : n26575_o;
  assign n26577_o = {n26576_o, n25386_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26578_o = n26577_o;
      6'b010000: n26578_o = n26577_o;
      6'b001000: n26578_o = n26577_o;
      6'b000100: n26578_o = n26403_o;
      6'b000010: n26578_o = n26577_o;
      6'b000001: n26578_o = n26571_o;
      default: n26578_o = n26577_o;
    endcase
  assign n26579_o = n26267_o[29:23];
  assign n26580_o = n26549_o[6:0];
  assign n26581_o = n25440_o[16:10];
  assign n26582_o = n25441_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:285:7  */
  assign n26583_o = n25424_o ? n26581_o : n26582_o;
  assign n26584_o = n25443_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:284:5  */
  assign n26585_o = n25420_o ? n26583_o : n26584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26586_o = n26585_o;
      6'b010000: n26586_o = n26580_o;
      6'b001000: n26586_o = n26585_o;
      6'b000100: n26586_o = n26405_o;
      6'b000010: n26586_o = n26585_o;
      6'b000001: n26586_o = n26579_o;
      default: n26586_o = n26585_o;
    endcase
  assign n26587_o = n26267_o[39:30];
  assign n26588_o = n26549_o[16:7];
  assign n26589_o = r[121:112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26590_o = n26589_o;
      6'b010000: n26590_o = n26588_o;
      6'b001000: n26590_o = n26589_o;
      6'b000100: n26590_o = n26408_o;
      6'b000010: n26590_o = n26589_o;
      6'b000001: n26590_o = n26587_o;
      default: n26590_o = n26589_o;
    endcase
  assign n26591_o = n26267_o[40];
  assign n26592_o = n26549_o[17];
  assign n26593_o = r[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26594_o = n26593_o;
      6'b010000: n26594_o = n26592_o;
      6'b001000: n26594_o = n26436_o;
      6'b000100: n26594_o = n26411_o;
      6'b000010: n26594_o = n26593_o;
      6'b000001: n26594_o = n26591_o;
      default: n26594_o = n26593_o;
    endcase
  assign n26595_o = n26267_o[41];
  assign n26596_o = n26549_o[18];
  assign n26597_o = r[123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26598_o = 1'b0;
      6'b010000: n26598_o = n26596_o;
      6'b001000: n26598_o = n26597_o;
      6'b000100: n26598_o = n26413_o;
      6'b000010: n26598_o = n26276_o;
      6'b000001: n26598_o = n26595_o;
      default: n26598_o = n26597_o;
    endcase
  assign n26599_o = n26267_o[43:42];
  assign n26600_o = r[125:124];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26601_o = n26600_o;
      6'b010000: n26601_o = n26600_o;
      6'b001000: n26601_o = n26600_o;
      6'b000100: n26601_o = n26415_o;
      6'b000010: n26601_o = n26600_o;
      6'b000001: n26601_o = n26599_o;
      default: n26601_o = n26600_o;
    endcase
  assign n26602_o = n26552_o[0];
  assign n26603_o = r[126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26604_o = n26603_o;
      6'b010000: n26604_o = n26602_o;
      6'b001000: n26604_o = n26438_o;
      6'b000100: n26604_o = n26417_o;
      6'b000010: n26604_o = n26603_o;
      6'b000001: n26604_o = n26603_o;
      default: n26604_o = n26603_o;
    endcase
  assign n26605_o = n26552_o[1184:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:421:5  */
  always @*
    case (n26568_o)
      6'b100000: n26606_o = n27214_o;
      6'b010000: n26606_o = n26605_o;
      6'b001000: n26606_o = n26082_o;
      6'b000100: n26606_o = n26326_o;
      6'b000010: n26606_o = n26082_o;
      6'b000001: n26606_o = n26082_o;
      default: n26606_o = n26082_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:42  */
  assign n26617_o = 2'b11 - n25289_o;
  assign n26619_o = {n25348_o, n26606_o, n26604_o, n26601_o, n26598_o, n26594_o, n26590_o, n26586_o, n26578_o, n26570_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:79  */
  assign n26620_o = n26619_o[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:82  */
  assign n26621_o = n26620_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:93  */
  assign n26622_o = n26621_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:66  */
  assign n26625_o = 3'b111 - n26622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n26628_o = {n25348_o, n26606_o, n26604_o, n26601_o, n26598_o, n26594_o, n26590_o, n26586_o, n26578_o, n26570_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:42  */
  assign n26631_o = 2'b11 - n25287_o;
  assign n26633_o = {n27269_o, n26606_o, n26604_o, n26601_o, n26598_o, n26594_o, n26590_o, n26586_o, n26578_o, n26570_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:79  */
  assign n26634_o = n26633_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:82  */
  assign n26635_o = n26634_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:93  */
  assign n26636_o = n26635_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:66  */
  assign n26639_o = 3'b111 - n26636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n26642_o = {n27269_o, n26606_o, n26604_o, n26601_o, n26598_o, n26594_o, n26590_o, n26586_o, n26578_o, n26570_o, n25339_o, n26080_o, n26078_o, n26075_o, n26094_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  assign n26644_o = {n27269_o, n26606_o, n26604_o, n26601_o, n26598_o, n26594_o, n26590_o, n26586_o, n26578_o, n26570_o, n25339_o, n26080_o, n26078_o, n26075_o, n27324_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:10  */
  assign n26645_o = n26644_o[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:13  */
  assign n26646_o = n26645_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:24  */
  assign n26647_o = n26646_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:71  */
  assign n26649_o = 2'b11 - n25287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:83  */
  assign n26652_o = n27330_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:49  */
  assign n26653_o = {16'b0, n26652_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:534:5  */
  assign n26654_o = n26647_o ? n26653_o : n27324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:10  */
  assign n26655_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:13  */
  assign n26656_o = n26655_o[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:20  */
  assign n26657_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:23  */
  assign n26658_o = n26657_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:542:34  */
  assign n26659_o = n26658_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:20  */
  assign n26660_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:23  */
  assign n26661_o = n26660_o[40:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:544:34  */
  assign n26662_o = n26661_o[37:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:541:5  */
  assign n26663_o = n26656_o ? n26659_o : n26662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26664_o = r[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26665_o = n26664_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26666_o = r[1014:719];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26667_o = n26666_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26668_o = r[718:423];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26669_o = n26668_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:30  */
  assign n26670_o = r[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:551:34  */
  assign n26671_o = n26670_o[295];
  assign n26672_o = {n26665_o, n26667_o, n26669_o, n26671_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:565:25  */
  assign n26673_o = r[81:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:565:28  */
  assign n26674_o = n26673_o[79:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:566:25  */
  assign n26675_o = r[126:82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:566:28  */
  assign n26676_o = n26675_o[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:56  */
  assign n26677_o = n26663_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:77  */
  assign n26678_o = n26663_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:96  */
  assign n26679_o = n26663_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:568:109  */
  assign n26680_o = r[1342:1311];
  assign n26681_o = {n26680_o, n26679_o, n26678_o, n26677_o};
  assign n26682_o = {n27269_o, n26606_o, n26604_o, n26601_o, n26598_o, n26594_o, n26590_o, n26586_o, n26578_o, n26570_o, n25339_o, n26080_o, n26078_o, n26075_o, n26654_o, n26072_o, n26070_o, n26068_o, n26065_o, n26062_o, n26056_o, n26051_o, n26046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:578:18  */
  assign n26687_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:582:9  */
  assign n26690_o = init_i ? 1343'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:580:5  */
  assign n26696_o = en_i ? n26690_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:580:5  */
  always @(posedge clk_i or posedge n26687_o)
    if (n26687_o)
      n26697_q <= 1343'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n26697_q <= n26696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:43  */
  assign n26698_o = {n25299_o, n25306_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26699_o = n26698_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26700_o = ~n26699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26701_o = n26698_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26702_o = ~n26701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26703_o = n26700_o & n26702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26704_o = n26700_o & n26701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26705_o = n26699_o & n26702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26706_o = n26699_o & n26701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26707_o = n26698_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26708_o = ~n26707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26709_o = n26703_o & n26708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26710_o = n26703_o & n26707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26711_o = n26704_o & n26708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26712_o = n26704_o & n26707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26713_o = n26705_o & n26708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26714_o = n26705_o & n26707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26715_o = n26706_o & n26708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26716_o = n26706_o & n26707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26717_o = n26698_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26718_o = ~n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26719_o = n26709_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26720_o = n26709_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26721_o = n26710_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26722_o = n26710_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26723_o = n26711_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26724_o = n26711_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26725_o = n26712_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26726_o = n26712_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26727_o = n26713_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26728_o = n26713_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26729_o = n26714_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26730_o = n26714_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26731_o = n26715_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26732_o = n26715_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26733_o = n26716_o & n26718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26734_o = n26716_o & n26717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26735_o = n26698_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26736_o = ~n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26737_o = n26719_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26738_o = n26719_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26739_o = n26720_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26740_o = n26720_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26741_o = n26721_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26742_o = n26721_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26743_o = n26722_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26744_o = n26722_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26745_o = n26723_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26746_o = n26723_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26747_o = n26724_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26748_o = n26724_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26749_o = n26725_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26750_o = n26725_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26751_o = n26726_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26752_o = n26726_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26753_o = n26727_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26754_o = n26727_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26755_o = n26728_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26756_o = n26728_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26757_o = n26729_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26758_o = n26729_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26759_o = n26730_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26760_o = n26730_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26761_o = n26731_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26762_o = n26731_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26763_o = n26732_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26764_o = n26732_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26765_o = n26733_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26766_o = n26733_o & n26735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26767_o = n26734_o & n26736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26768_o = n26734_o & n26735_o;
  assign n26769_o = n25310_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26770_o = n26737_o ? n25309_o : n26769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:419:24  */
  assign n26771_o = n25310_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26772_o = n26738_o ? n25309_o : n26771_o;
  assign n26773_o = n25310_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26774_o = n26739_o ? n25309_o : n26773_o;
  assign n26775_o = n25310_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26776_o = n26740_o ? n25309_o : n26775_o;
  assign n26777_o = n25310_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26778_o = n26741_o ? n25309_o : n26777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:275:5  */
  assign n26779_o = n25310_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26780_o = n26742_o ? n25309_o : n26779_o;
  assign n26781_o = n25310_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26782_o = n26743_o ? n25309_o : n26781_o;
  assign n26783_o = n25310_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26784_o = n26744_o ? n25309_o : n26783_o;
  assign n26785_o = n25310_o[295:256];
  assign n26786_o = n25310_o[327:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26787_o = n26745_o ? n25309_o : n26786_o;
  assign n26788_o = n25310_o[359:328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26789_o = n26746_o ? n25309_o : n26788_o;
  assign n26790_o = n25310_o[391:360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26791_o = n26747_o ? n25309_o : n26790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:153:14  */
  assign n26792_o = n25310_o[423:392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26793_o = n26748_o ? n25309_o : n26792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:152:12  */
  assign n26794_o = n25310_o[455:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26795_o = n26749_o ? n25309_o : n26794_o;
  assign n26796_o = n25310_o[487:456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26797_o = n26750_o ? n25309_o : n26796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26798_o = n25310_o[519:488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26799_o = n26751_o ? n25309_o : n26798_o;
  assign n26800_o = n25310_o[551:520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26801_o = n26752_o ? n25309_o : n26800_o;
  assign n26802_o = n25310_o[591:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26803_o = n25310_o[623:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26804_o = n26753_o ? n25309_o : n26803_o;
  assign n26805_o = n25310_o[655:624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26806_o = n26754_o ? n25309_o : n26805_o;
  assign n26807_o = n25310_o[687:656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26808_o = n26755_o ? n25309_o : n26807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26809_o = n25310_o[719:688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26810_o = n26756_o ? n25309_o : n26809_o;
  assign n26811_o = n25310_o[751:720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26812_o = n26757_o ? n25309_o : n26811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26813_o = n25310_o[783:752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26814_o = n26758_o ? n25309_o : n26813_o;
  assign n26815_o = n25310_o[815:784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26816_o = n26759_o ? n25309_o : n26815_o;
  assign n26817_o = n25310_o[847:816];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26818_o = n26760_o ? n25309_o : n26817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26819_o = n25310_o[887:848];
  assign n26820_o = n25310_o[919:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26821_o = n26761_o ? n25309_o : n26820_o;
  assign n26822_o = n25310_o[951:920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26823_o = n26762_o ? n25309_o : n26822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26824_o = n25310_o[983:952];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26825_o = n26763_o ? n25309_o : n26824_o;
  assign n26826_o = n25310_o[1015:984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26827_o = n26764_o ? n25309_o : n26826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:264:5  */
  assign n26828_o = n25310_o[1047:1016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26829_o = n26765_o ? n25309_o : n26828_o;
  assign n26830_o = n25310_o[1079:1048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26831_o = n26766_o ? n25309_o : n26830_o;
  assign n26832_o = n25310_o[1111:1080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26833_o = n26767_o ? n25309_o : n26832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:250:5  */
  assign n26834_o = n25310_o[1143:1112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:253:9  */
  assign n26835_o = n26768_o ? n25309_o : n26834_o;
  assign n26836_o = n25310_o[1183:1144];
  assign n26837_o = {n26836_o, n26835_o, n26833_o, n26831_o, n26829_o, n26827_o, n26825_o, n26823_o, n26821_o, n26819_o, n26818_o, n26816_o, n26814_o, n26812_o, n26810_o, n26808_o, n26806_o, n26804_o, n26802_o, n26801_o, n26799_o, n26797_o, n26795_o, n26793_o, n26791_o, n26789_o, n26787_o, n26785_o, n26784_o, n26782_o, n26780_o, n26778_o, n26776_o, n26774_o, n26772_o, n26770_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:41  */
  assign n26838_o = {n25357_o, n25364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26839_o = n26838_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26840_o = ~n26839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26841_o = n26838_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26842_o = ~n26841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26843_o = n26840_o & n26842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26844_o = n26840_o & n26841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26845_o = n26839_o & n26842_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26846_o = n26839_o & n26841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26847_o = n26838_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26848_o = ~n26847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26849_o = n26843_o & n26848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26850_o = n26843_o & n26847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26851_o = n26844_o & n26848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26852_o = n26844_o & n26847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26853_o = n26845_o & n26848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26854_o = n26845_o & n26847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26855_o = n26846_o & n26848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26856_o = n26846_o & n26847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26857_o = n26838_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26858_o = ~n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26859_o = n26849_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26860_o = n26849_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26861_o = n26850_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26862_o = n26850_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26863_o = n26851_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26864_o = n26851_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26865_o = n26852_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26866_o = n26852_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26867_o = n26853_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26868_o = n26853_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26869_o = n26854_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26870_o = n26854_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26871_o = n26855_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26872_o = n26855_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26873_o = n26856_o & n26858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26874_o = n26856_o & n26857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26875_o = n26838_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26876_o = ~n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26877_o = n26859_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26878_o = n26859_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26879_o = n26860_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26880_o = n26860_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26881_o = n26861_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26882_o = n26861_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26883_o = n26862_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26884_o = n26862_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26885_o = n26863_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26886_o = n26863_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26887_o = n26864_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26888_o = n26864_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26889_o = n26865_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26890_o = n26865_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26891_o = n26866_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26892_o = n26866_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26893_o = n26867_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26894_o = n26867_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26895_o = n26868_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26896_o = n26868_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26897_o = n26869_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26898_o = n26869_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26899_o = n26870_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26900_o = n26870_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26901_o = n26871_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26902_o = n26871_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26903_o = n26872_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26904_o = n26872_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26905_o = n26873_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26906_o = n26873_o & n26875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26907_o = n26874_o & n26876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26908_o = n26874_o & n26875_o;
  assign n26909_o = n25333_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26910_o = n26877_o ? n25367_o : n26909_o;
  assign n26911_o = n25333_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26912_o = n26878_o ? n25367_o : n26911_o;
  assign n26913_o = n25333_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26914_o = n26879_o ? n25367_o : n26913_o;
  assign n26915_o = n25333_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26916_o = n26880_o ? n25367_o : n26915_o;
  assign n26917_o = n25333_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26918_o = n26881_o ? n25367_o : n26917_o;
  assign n26919_o = n25333_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26920_o = n26882_o ? n25367_o : n26919_o;
  assign n26921_o = n25333_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26922_o = n26883_o ? n25367_o : n26921_o;
  assign n26923_o = n25333_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26924_o = n26884_o ? n25367_o : n26923_o;
  assign n26925_o = n25333_o[295:256];
  assign n26926_o = n25333_o[327:296];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26927_o = n26885_o ? n25367_o : n26926_o;
  assign n26928_o = n25333_o[359:328];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26929_o = n26886_o ? n25367_o : n26928_o;
  assign n26930_o = n25333_o[391:360];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26931_o = n26887_o ? n25367_o : n26930_o;
  assign n26932_o = n25333_o[423:392];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26933_o = n26888_o ? n25367_o : n26932_o;
  assign n26934_o = n25333_o[455:424];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26935_o = n26889_o ? n25367_o : n26934_o;
  assign n26936_o = n25333_o[487:456];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26937_o = n26890_o ? n25367_o : n26936_o;
  assign n26938_o = n25333_o[519:488];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26939_o = n26891_o ? n25367_o : n26938_o;
  assign n26940_o = n25333_o[551:520];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26941_o = n26892_o ? n25367_o : n26940_o;
  assign n26942_o = n25333_o[591:552];
  assign n26943_o = n25333_o[623:592];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26944_o = n26893_o ? n25367_o : n26943_o;
  assign n26945_o = n25333_o[655:624];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26946_o = n26894_o ? n25367_o : n26945_o;
  assign n26947_o = n25333_o[687:656];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26948_o = n26895_o ? n25367_o : n26947_o;
  assign n26949_o = n25333_o[719:688];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26950_o = n26896_o ? n25367_o : n26949_o;
  assign n26951_o = n25333_o[751:720];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26952_o = n26897_o ? n25367_o : n26951_o;
  assign n26953_o = n25333_o[783:752];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26954_o = n26898_o ? n25367_o : n26953_o;
  assign n26955_o = n25333_o[815:784];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26956_o = n26899_o ? n25367_o : n26955_o;
  assign n26957_o = n25333_o[847:816];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26958_o = n26900_o ? n25367_o : n26957_o;
  assign n26959_o = n25333_o[887:848];
  assign n26960_o = n25333_o[919:888];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26961_o = n26901_o ? n25367_o : n26960_o;
  assign n26962_o = n25333_o[951:920];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26963_o = n26902_o ? n25367_o : n26962_o;
  assign n26964_o = n25333_o[983:952];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26965_o = n26903_o ? n25367_o : n26964_o;
  assign n26966_o = n25333_o[1015:984];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26967_o = n26904_o ? n25367_o : n26966_o;
  assign n26968_o = n25333_o[1047:1016];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26969_o = n26905_o ? n25367_o : n26968_o;
  assign n26970_o = n25333_o[1079:1048];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26971_o = n26906_o ? n25367_o : n26970_o;
  assign n26972_o = n25333_o[1111:1080];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26973_o = n26907_o ? n25367_o : n26972_o;
  assign n26974_o = n25333_o[1143:1112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26975_o = n26908_o ? n25367_o : n26974_o;
  assign n26976_o = n25333_o[1183:1144];
  assign n26977_o = {n26976_o, n26975_o, n26973_o, n26971_o, n26969_o, n26967_o, n26965_o, n26963_o, n26961_o, n26959_o, n26958_o, n26956_o, n26954_o, n26952_o, n26950_o, n26948_o, n26946_o, n26944_o, n26942_o, n26941_o, n26939_o, n26937_o, n26935_o, n26933_o, n26931_o, n26929_o, n26927_o, n26925_o, n26924_o, n26922_o, n26920_o, n26918_o, n26916_o, n26914_o, n26912_o, n26910_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:42  */
  assign n26978_o = n25800_o[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:18  */
  assign n26979_o = n25800_o[718:423];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:265:7  */
  assign n26980_o = n25800_o[1014:719];
  assign n26981_o = n25800_o[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n26982_o = n25798_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  always @*
    case (n26982_o)
      2'b00: n26983_o = n26978_o;
      2'b01: n26983_o = n26979_o;
      2'b10: n26983_o = n26980_o;
      2'b11: n26983_o = n26981_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:78  */
  assign n26984_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:325:77  */
  assign n26985_o = cfg_i[83:42];
  assign n26986_o = cfg_i[125:84];
  assign n26987_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n26988_o = n25849_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  always @*
    case (n26988_o)
      2'b00: n26989_o = n26984_o;
      2'b01: n26989_o = n26985_o;
      2'b10: n26989_o = n26986_o;
      2'b11: n26989_o = n26987_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:42  */
  assign n26990_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:349:41  */
  assign n26991_o = cfg_i[83:42];
  assign n26992_o = cfg_i[125:84];
  assign n26993_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  assign n26994_o = n25890_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:363:72  */
  always @*
    case (n26994_o)
      2'b00: n26995_o = n26990_o;
      2'b01: n26995_o = n26991_o;
      2'b10: n26995_o = n26992_o;
      2'b11: n26995_o = n26993_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26996_o = n25976_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26997_o = ~n26996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26998_o = n25976_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n26999_o = ~n26998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27000_o = n26997_o & n26999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27001_o = n26997_o & n26998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27002_o = n26996_o & n26999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27003_o = n26996_o & n26998_o;
  assign n27004_o = n25978_o[293:0];
  assign n27005_o = n25978_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27006_o = n27000_o ? 1'b0 : n27005_o;
  assign n27007_o = n25978_o[589:295];
  assign n27008_o = n25978_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27009_o = n27001_o ? 1'b0 : n27008_o;
  assign n27010_o = n25978_o[885:591];
  assign n27011_o = n25978_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27012_o = n27002_o ? 1'b0 : n27011_o;
  assign n27013_o = n25978_o[1181:887];
  assign n27014_o = n25978_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:396:33  */
  assign n27015_o = n27003_o ? 1'b0 : n27014_o;
  assign n27016_o = n25978_o[1183];
  assign n27017_o = {n27016_o, n27015_o, n27013_o, n27012_o, n27010_o, n27009_o, n27007_o, n27006_o, n27004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27018_o = n25994_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27019_o = ~n27018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27020_o = n25994_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27021_o = ~n27020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27022_o = n27019_o & n27021_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27023_o = n27019_o & n27020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27024_o = n27018_o & n27021_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27025_o = n27018_o & n27020_o;
  assign n27026_o = n25982_o[255:0];
  assign n27027_o = n25982_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27028_o = n27022_o ? n26004_o : n27027_o;
  assign n27029_o = n25982_o[551:294];
  assign n27030_o = n25982_o[589:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27031_o = n27023_o ? n26004_o : n27030_o;
  assign n27032_o = n25982_o[847:590];
  assign n27033_o = n25982_o[885:848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27034_o = n27024_o ? n26004_o : n27033_o;
  assign n27035_o = n25982_o[1143:886];
  assign n27036_o = n25982_o[1181:1144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:401:33  */
  assign n27037_o = n27025_o ? n26004_o : n27036_o;
  assign n27038_o = n25982_o[1183:1182];
  assign n27039_o = {n27038_o, n27037_o, n27035_o, n27034_o, n27032_o, n27031_o, n27029_o, n27028_o, n27026_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27040_o = n26021_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27041_o = ~n27040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27042_o = n26021_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27043_o = ~n27042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27044_o = n27041_o & n27043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27045_o = n27041_o & n27042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27046_o = n27040_o & n27043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27047_o = n27040_o & n27042_o;
  assign n27048_o = n27039_o[294:0];
  assign n27049_o = n27039_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27050_o = n27044_o ? 1'b0 : n27049_o;
  assign n27051_o = n27039_o[590:296];
  assign n27052_o = n27039_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27053_o = n27045_o ? 1'b0 : n27052_o;
  assign n27054_o = n27039_o[886:592];
  assign n27055_o = n27039_o[887];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27056_o = n27046_o ? 1'b0 : n27055_o;
  assign n27057_o = n27039_o[1182:888];
  assign n27058_o = n27039_o[1183];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:407:35  */
  assign n27059_o = n27047_o ? 1'b0 : n27058_o;
  assign n27060_o = {n27059_o, n27057_o, n27056_o, n27054_o, n27053_o, n27051_o, n27050_o, n27048_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27061_o = n26026_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27062_o = ~n27061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27063_o = n26026_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27064_o = ~n27063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27065_o = n27062_o & n27064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27066_o = n27062_o & n27063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27067_o = n27061_o & n27064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27068_o = n27061_o & n27063_o;
  assign n27069_o = n27060_o[293:0];
  assign n27070_o = n27060_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27071_o = n27065_o ? 1'b0 : n27070_o;
  assign n27072_o = n27060_o[589:295];
  assign n27073_o = n27060_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27074_o = n27066_o ? 1'b0 : n27073_o;
  assign n27075_o = n27060_o[885:591];
  assign n27076_o = n27060_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27077_o = n27067_o ? 1'b0 : n27076_o;
  assign n27078_o = n27060_o[1181:887];
  assign n27079_o = n27060_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27080_o = n27068_o ? 1'b0 : n27079_o;
  assign n27081_o = n27060_o[1183];
  assign n27082_o = {n27081_o, n27080_o, n27078_o, n27077_o, n27075_o, n27074_o, n27072_o, n27071_o, n27069_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:46  */
  assign n27083_o = r[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:408:35  */
  assign n27084_o = r[718:423];
  assign n27085_o = r[1014:719];
  assign n27086_o = r[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n27087_o = n26253_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  always @*
    case (n27087_o)
      2'b00: n27088_o = n27083_o;
      2'b01: n27088_o = n27084_o;
      2'b10: n27088_o = n27085_o;
      2'b11: n27088_o = n27086_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:77  */
  assign n27089_o = n26296_o[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:424:76  */
  assign n27090_o = n26296_o[718:423];
  assign n27091_o = n26296_o[1014:719];
  assign n27092_o = n26296_o[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  assign n27093_o = n26292_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:449:46  */
  always @*
    case (n27093_o)
      2'b00: n27094_o = n27089_o;
      2'b01: n27094_o = n27090_o;
      2'b10: n27094_o = n27091_o;
      2'b11: n27094_o = n27092_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27095_o = n26313_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27096_o = ~n27095_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27097_o = n26313_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27098_o = ~n27097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27099_o = n27096_o & n27098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27100_o = n27096_o & n27097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27101_o = n27095_o & n27098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27102_o = n27095_o & n27097_o;
  assign n27103_o = n26082_o[255:0];
  assign n27104_o = n26082_o[293:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27105_o = n27099_o ? n26316_o : n27104_o;
  assign n27106_o = n26082_o[551:294];
  assign n27107_o = n26082_o[589:552];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27108_o = n27100_o ? n26316_o : n27107_o;
  assign n27109_o = n26082_o[847:590];
  assign n27110_o = n26082_o[885:848];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27111_o = n27101_o ? n26316_o : n27110_o;
  assign n27112_o = n26082_o[1143:886];
  assign n27113_o = n26082_o[1181:1144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27114_o = n27102_o ? n26316_o : n27113_o;
  assign n27115_o = n26082_o[1183:1182];
  assign n27116_o = {n27115_o, n27114_o, n27112_o, n27111_o, n27109_o, n27108_o, n27106_o, n27105_o, n27103_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:46  */
  assign n27117_o = r[422:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:454:35  */
  assign n27118_o = r[718:423];
  assign n27119_o = r[1014:719];
  assign n27120_o = r[1310:1015];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  assign n27121_o = n26319_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  always @*
    case (n27121_o)
      2'b00: n27122_o = n27117_o;
      2'b01: n27122_o = n27118_o;
      2'b10: n27122_o = n27119_o;
      2'b11: n27122_o = n27120_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:83  */
  assign n27123_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:455:82  */
  assign n27124_o = cfg_i[83:42];
  assign n27125_o = cfg_i[125:84];
  assign n27126_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  assign n27127_o = n26443_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:485:41  */
  always @*
    case (n27127_o)
      2'b00: n27128_o = n27123_o;
      2'b01: n27128_o = n27124_o;
      2'b10: n27128_o = n27125_o;
      2'b11: n27128_o = n27126_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27129_o = n26513_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27130_o = ~n27129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27131_o = n26513_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27132_o = ~n27131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27133_o = n27130_o & n27132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27134_o = n27130_o & n27131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27135_o = n27129_o & n27132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27136_o = n27129_o & n27131_o;
  assign n27137_o = n26082_o[294:0];
  assign n27138_o = n26082_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27139_o = n27133_o ? 1'b0 : n27138_o;
  assign n27140_o = n26082_o[590:296];
  assign n27141_o = n26082_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27142_o = n27134_o ? 1'b0 : n27141_o;
  assign n27143_o = n26082_o[886:592];
  assign n27144_o = n26082_o[887];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27145_o = n27135_o ? 1'b0 : n27144_o;
  assign n27146_o = n26082_o[1182:888];
  assign n27147_o = n26082_o[1183];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:510:37  */
  assign n27148_o = n27136_o ? 1'b0 : n27147_o;
  assign n27149_o = {n27148_o, n27146_o, n27145_o, n27143_o, n27142_o, n27140_o, n27139_o, n27137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27150_o = n26518_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27151_o = ~n27150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27152_o = n26518_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27153_o = ~n27152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27154_o = n27151_o & n27153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27155_o = n27151_o & n27152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27156_o = n27150_o & n27153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27157_o = n27150_o & n27152_o;
  assign n27158_o = n27149_o[293:0];
  assign n27159_o = n27149_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27160_o = n27154_o ? 1'b0 : n27159_o;
  assign n27161_o = n27149_o[589:295];
  assign n27162_o = n27149_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27163_o = n27155_o ? 1'b0 : n27162_o;
  assign n27164_o = n27149_o[885:591];
  assign n27165_o = n27149_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27166_o = n27156_o ? 1'b0 : n27165_o;
  assign n27167_o = n27149_o[1181:887];
  assign n27168_o = n27149_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:511:37  */
  assign n27169_o = n27157_o ? 1'b0 : n27168_o;
  assign n27170_o = n27149_o[1183];
  assign n27171_o = {n27170_o, n27169_o, n27167_o, n27166_o, n27164_o, n27163_o, n27161_o, n27160_o, n27158_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27172_o = n26557_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27173_o = ~n27172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27174_o = n26557_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27175_o = ~n27174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27176_o = n27173_o & n27175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27177_o = n27173_o & n27174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27178_o = n27172_o & n27175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27179_o = n27172_o & n27174_o;
  assign n27180_o = n26082_o[294:0];
  assign n27181_o = n26082_o[295];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27182_o = n27176_o ? 1'b0 : n27181_o;
  assign n27183_o = n26082_o[590:296];
  assign n27184_o = n26082_o[591];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27185_o = n27177_o ? 1'b0 : n27184_o;
  assign n27186_o = n26082_o[886:592];
  assign n27187_o = n26082_o[887];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27188_o = n27178_o ? 1'b0 : n27187_o;
  assign n27189_o = n26082_o[1182:888];
  assign n27190_o = n26082_o[1183];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:519:31  */
  assign n27191_o = n27179_o ? 1'b0 : n27190_o;
  assign n27192_o = {n27191_o, n27189_o, n27188_o, n27186_o, n27185_o, n27183_o, n27182_o, n27180_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27193_o = n26562_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27194_o = ~n27193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27195_o = n26562_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27196_o = ~n27195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27197_o = n27194_o & n27196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27198_o = n27194_o & n27195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27199_o = n27193_o & n27196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27200_o = n27193_o & n27195_o;
  assign n27201_o = n27192_o[293:0];
  assign n27202_o = n27192_o[294];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27203_o = n27197_o ? 1'b0 : n27202_o;
  assign n27204_o = n27192_o[589:295];
  assign n27205_o = n27192_o[590];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27206_o = n27198_o ? 1'b0 : n27205_o;
  assign n27207_o = n27192_o[885:591];
  assign n27208_o = n27192_o[886];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27209_o = n27199_o ? 1'b0 : n27208_o;
  assign n27210_o = n27192_o[1181:887];
  assign n27211_o = n27192_o[1182];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27212_o = n27200_o ? 1'b0 : n27211_o;
  assign n27213_o = n27192_o[1183];
  assign n27214_o = {n27213_o, n27212_o, n27210_o, n27209_o, n27207_o, n27206_o, n27204_o, n27203_o, n27201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:42  */
  assign n27215_o = n26628_o[158:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:520:31  */
  assign n27216_o = n26628_o[190:159];
  assign n27217_o = n26628_o[222:191];
  assign n27218_o = n26628_o[254:223];
  assign n27219_o = n26628_o[286:255];
  assign n27220_o = n26628_o[318:287];
  assign n27221_o = n26628_o[350:319];
  assign n27222_o = n26628_o[382:351];
  assign n27223_o = n26628_o[454:423];
  assign n27224_o = n26628_o[486:455];
  assign n27225_o = n26628_o[518:487];
  assign n27226_o = n26628_o[550:519];
  assign n27227_o = n26628_o[582:551];
  assign n27228_o = n26628_o[614:583];
  assign n27229_o = n26628_o[646:615];
  assign n27230_o = n26628_o[678:647];
  assign n27231_o = n26628_o[750:719];
  assign n27232_o = n26628_o[782:751];
  assign n27233_o = n26628_o[814:783];
  assign n27234_o = n26628_o[846:815];
  assign n27235_o = n26628_o[878:847];
  assign n27236_o = n26628_o[910:879];
  assign n27237_o = n26628_o[942:911];
  assign n27238_o = n26628_o[974:943];
  assign n27239_o = n26628_o[1046:1015];
  assign n27240_o = n26628_o[1078:1047];
  assign n27241_o = n26628_o[1110:1079];
  assign n27242_o = n26628_o[1142:1111];
  assign n27243_o = n26628_o[1174:1143];
  assign n27244_o = n26628_o[1206:1175];
  assign n27245_o = n26628_o[1238:1207];
  assign n27246_o = n26628_o[1270:1239];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27247_o = {n26617_o, n26625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27248_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27248_o)
      2'b00: n27249_o = n27215_o;
      2'b01: n27249_o = n27216_o;
      2'b10: n27249_o = n27217_o;
      2'b11: n27249_o = n27218_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27250_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27250_o)
      2'b00: n27251_o = n27219_o;
      2'b01: n27251_o = n27220_o;
      2'b10: n27251_o = n27221_o;
      2'b11: n27251_o = n27222_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27252_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27252_o)
      2'b00: n27253_o = n27223_o;
      2'b01: n27253_o = n27224_o;
      2'b10: n27253_o = n27225_o;
      2'b11: n27253_o = n27226_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27254_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27254_o)
      2'b00: n27255_o = n27227_o;
      2'b01: n27255_o = n27228_o;
      2'b10: n27255_o = n27229_o;
      2'b11: n27255_o = n27230_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27256_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27256_o)
      2'b00: n27257_o = n27231_o;
      2'b01: n27257_o = n27232_o;
      2'b10: n27257_o = n27233_o;
      2'b11: n27257_o = n27234_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27258_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27258_o)
      2'b00: n27259_o = n27235_o;
      2'b01: n27259_o = n27236_o;
      2'b10: n27259_o = n27237_o;
      2'b11: n27259_o = n27238_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27260_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27260_o)
      2'b00: n27261_o = n27239_o;
      2'b01: n27261_o = n27240_o;
      2'b10: n27261_o = n27241_o;
      2'b11: n27261_o = n27242_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27262_o = n27247_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27262_o)
      2'b00: n27263_o = n27243_o;
      2'b01: n27263_o = n27244_o;
      2'b10: n27263_o = n27245_o;
      2'b11: n27263_o = n27246_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27264_o = n27247_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27264_o)
      2'b00: n27265_o = n27249_o;
      2'b01: n27265_o = n27251_o;
      2'b10: n27265_o = n27253_o;
      2'b11: n27265_o = n27255_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27266_o = n27247_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  always @*
    case (n27266_o)
      2'b00: n27267_o = n27257_o;
      2'b01: n27267_o = n27259_o;
      2'b10: n27267_o = n27261_o;
      2'b11: n27267_o = n27263_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27268_o = n27247_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27269_o = n27268_o ? n27267_o : n27265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:66  */
  assign n27270_o = n26642_o[158:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:42  */
  assign n27271_o = n26642_o[190:159];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:528:65  */
  assign n27272_o = n26642_o[222:191];
  assign n27273_o = n26642_o[254:223];
  assign n27274_o = n26642_o[286:255];
  assign n27275_o = n26642_o[318:287];
  assign n27276_o = n26642_o[350:319];
  assign n27277_o = n26642_o[382:351];
  assign n27278_o = n26642_o[454:423];
  assign n27279_o = n26642_o[486:455];
  assign n27280_o = n26642_o[518:487];
  assign n27281_o = n26642_o[550:519];
  assign n27282_o = n26642_o[582:551];
  assign n27283_o = n26642_o[614:583];
  assign n27284_o = n26642_o[646:615];
  assign n27285_o = n26642_o[678:647];
  assign n27286_o = n26642_o[750:719];
  assign n27287_o = n26642_o[782:751];
  assign n27288_o = n26642_o[814:783];
  assign n27289_o = n26642_o[846:815];
  assign n27290_o = n26642_o[878:847];
  assign n27291_o = n26642_o[910:879];
  assign n27292_o = n26642_o[942:911];
  assign n27293_o = n26642_o[974:943];
  assign n27294_o = n26642_o[1046:1015];
  assign n27295_o = n26642_o[1078:1047];
  assign n27296_o = n26642_o[1110:1079];
  assign n27297_o = n26642_o[1142:1111];
  assign n27298_o = n26642_o[1174:1143];
  assign n27299_o = n26642_o[1206:1175];
  assign n27300_o = n26642_o[1238:1207];
  assign n27301_o = n26642_o[1270:1239];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27302_o = {n26631_o, n26639_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27303_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27303_o)
      2'b00: n27304_o = n27270_o;
      2'b01: n27304_o = n27271_o;
      2'b10: n27304_o = n27272_o;
      2'b11: n27304_o = n27273_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27305_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27305_o)
      2'b00: n27306_o = n27274_o;
      2'b01: n27306_o = n27275_o;
      2'b10: n27306_o = n27276_o;
      2'b11: n27306_o = n27277_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27307_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27307_o)
      2'b00: n27308_o = n27278_o;
      2'b01: n27308_o = n27279_o;
      2'b10: n27308_o = n27280_o;
      2'b11: n27308_o = n27281_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27309_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27309_o)
      2'b00: n27310_o = n27282_o;
      2'b01: n27310_o = n27283_o;
      2'b10: n27310_o = n27284_o;
      2'b11: n27310_o = n27285_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27311_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27311_o)
      2'b00: n27312_o = n27286_o;
      2'b01: n27312_o = n27287_o;
      2'b10: n27312_o = n27288_o;
      2'b11: n27312_o = n27289_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27313_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27313_o)
      2'b00: n27314_o = n27290_o;
      2'b01: n27314_o = n27291_o;
      2'b10: n27314_o = n27292_o;
      2'b11: n27314_o = n27293_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27315_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27315_o)
      2'b00: n27316_o = n27294_o;
      2'b01: n27316_o = n27295_o;
      2'b10: n27316_o = n27296_o;
      2'b11: n27316_o = n27297_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27317_o = n27302_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27317_o)
      2'b00: n27318_o = n27298_o;
      2'b01: n27318_o = n27299_o;
      2'b10: n27318_o = n27300_o;
      2'b11: n27318_o = n27301_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27319_o = n27302_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27319_o)
      2'b00: n27320_o = n27304_o;
      2'b01: n27320_o = n27306_o;
      2'b10: n27320_o = n27308_o;
      2'b11: n27320_o = n27310_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27321_o = n27302_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  always @*
    case (n27321_o)
      2'b00: n27322_o = n27312_o;
      2'b01: n27322_o = n27314_o;
      2'b10: n27322_o = n27316_o;
      2'b11: n27322_o = n27318_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27323_o = n27302_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27324_o = n27323_o ? n27322_o : n27320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:66  */
  assign n27325_o = cfg_i[41:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:42  */
  assign n27326_o = cfg_i[83:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:533:65  */
  assign n27327_o = cfg_i[125:84];
  assign n27328_o = cfg_i[167:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  assign n27329_o = n26649_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_core.vhd:535:70  */
  always @*
    case (n27329_o)
      2'b00: n27330_o = n27325_o;
      2'b01: n27330_o = n27326_o;
      2'b10: n27330_o = n27327_o;
      2'b11: n27330_o = n27328_o;
    endcase
endmodule

module hibi_mem_trigger_4
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [3:0] trigger_i,
   input  [3:0] mask_i,
   output trigger_o,
   output start_o);
  wire [7:0] r;
  wire [7:0] rin;
  wire [1:0] n25112_o;
  wire n25115_o;
  wire n25116_o;
  wire n25117_o;
  wire n25118_o;
  wire n25120_o;
  wire n25121_o;
  wire n25122_o;
  wire n25123_o;
  wire n25125_o;
  wire n25126_o;
  wire n25127_o;
  wire n25128_o;
  wire n25129_o;
  wire n25130_o;
  wire n25131_o;
  wire n25132_o;
  wire [7:0] n25133_o;
  wire [3:0] n25134_o;
  wire n25135_o;
  wire n25138_o;
  wire [1:0] n25140_o;
  wire [2:0] n25144_o;
  wire [1:0] n25145_o;
  wire [1:0] n25146_o;
  wire n25147_o;
  wire n25148_o;
  wire [2:0] n25149_o;
  wire [2:0] n25150_o;
  wire [2:0] n25151_o;
  wire n25153_o;
  wire [2:0] n25156_o;
  wire [2:0] n25157_o;
  wire [2:0] n25158_o;
  wire n25160_o;
  wire [1:0] n25162_o;
  wire n25164_o;
  wire n25165_o;
  wire [4:0] n25169_o;
  wire [1:0] n25170_o;
  wire [4:0] n25171_o;
  wire [4:0] n25172_o;
  wire n25174_o;
  wire [3:0] n25175_o;
  wire [1:0] n25176_o;
  wire [1:0] n25177_o;
  reg [1:0] n25178_o;
  wire n25179_o;
  wire n25180_o;
  reg n25181_o;
  wire [4:0] n25182_o;
  reg [4:0] n25183_o;
  wire n25184_o;
  wire n25185_o;
  wire [7:0] n25186_o;
  wire n25190_o;
  wire [7:0] n25193_o;
  wire [7:0] n25199_o;
  reg [7:0] n25200_q;
  assign trigger_o = n25184_o;
  assign start_o = n25185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:61:10  */
  assign r = n25200_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:61:13  */
  assign rin = n25186_o; // (signal)
  assign n25112_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25115_o = trigger_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25116_o = mask_i[3];
  assign n25117_o = r[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25118_o = n25115_o ? n25116_o : n25117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25120_o = trigger_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25121_o = mask_i[2];
  assign n25122_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25123_o = n25120_o ? n25121_o : n25122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25125_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25126_o = mask_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:669:3  */
  assign n25127_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25128_o = n25125_o ? n25126_o : n25127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  assign n25129_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:19  */
  assign n25130_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:81:30  */
  assign n25131_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:80:7  */
  assign n25132_o = n25130_o ? n25131_o : n25129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:587:3  */
  assign n25133_o = {1'b0, n25118_o, n25123_o, n25128_o, n25132_o, 1'b0, n25112_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:10  */
  assign n25134_o = n25133_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:17  */
  assign n25135_o = n25134_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:89:5  */
  assign n25138_o = n25135_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:18  */
  assign n25140_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  assign n25144_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:435:3  */
  assign n25145_o = n25144_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:98:27  */
  assign n25146_o = n25138_o ? n25145_o : 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  assign n25147_o = n25144_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:98:27  */
  assign n25148_o = n25138_o ? n25147_o : 1'b0;
  assign n25149_o = {n25148_o, n25146_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  assign n25150_o = {1'b0, n25112_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:97:25  */
  assign n25151_o = start_i ? n25149_o : n25150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:97:7  */
  assign n25153_o = n25140_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  assign n25156_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:283:3  */
  assign n25157_o = {1'b0, n25112_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:106:25  */
  assign n25158_o = n25138_o ? n25156_o : n25157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:106:7  */
  assign n25160_o = n25140_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:111:25  */
  assign n25162_o = busy_i ? 2'b11 : n25112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:111:7  */
  assign n25164_o = n25140_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:35  */
  assign n25165_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:131:3  */
  assign n25169_o = {1'b1, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:25  */
  assign n25170_o = n25165_o ? 2'b00 : n25112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  assign n25171_o = {1'b0, n25118_o, n25123_o, n25128_o, n25132_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:25  */
  assign n25172_o = n25165_o ? n25169_o : n25171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:115:7  */
  assign n25174_o = n25140_o == 2'b11;
  assign n25175_o = {n25174_o, n25164_o, n25160_o, n25153_o};
  assign n25176_o = n25151_o[1:0];
  assign n25177_o = n25158_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n25175_o)
      4'b1000: n25178_o = n25170_o;
      4'b0100: n25178_o = n25162_o;
      4'b0010: n25178_o = n25177_o;
      4'b0001: n25178_o = n25176_o;
      default: n25178_o = n25112_o;
    endcase
  assign n25179_o = n25151_o[2];
  assign n25180_o = n25158_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n25175_o)
      4'b1000: n25181_o = 1'b0;
      4'b0100: n25181_o = 1'b0;
      4'b0010: n25181_o = n25180_o;
      4'b0001: n25181_o = n25179_o;
      default: n25181_o = 1'b0;
    endcase
  assign n25182_o = {1'b0, n25118_o, n25123_o, n25128_o, n25132_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:96:5  */
  always @*
    case (n25175_o)
      4'b1000: n25183_o = n25172_o;
      4'b0100: n25183_o = n25182_o;
      4'b0010: n25183_o = n25182_o;
      4'b0001: n25183_o = n25182_o;
      default: n25183_o = n25182_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:127:20  */
  assign n25184_o = r[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:128:20  */
  assign n25185_o = r[2];
  assign n25186_o = {n25183_o, n25181_o, n25178_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:138:18  */
  assign n25190_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:142:9  */
  assign n25193_o = init_i ? 8'b00000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  assign n25199_o = en_i ? n25193_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n25190_o)
    if (n25190_o)
      n25200_q <= 8'b00000000;
    else
      n25200_q <= n25199_o;
endmodule

module hibi_mem_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [4:0] gif_req_i_addr,
   input  [21:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [3:0] logic2reg_i_hibi_dma_status,
   output [21:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [5:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [10:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [10:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [18:0] reg2logic_o_hibi_dma_cfg2,
   output [10:0] reg2logic_o_hibi_dma_mem_addr2,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr2,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask2,
   output [18:0] reg2logic_o_hibi_dma_cfg3,
   output [10:0] reg2logic_o_hibi_dma_mem_addr3,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr3,
   output [5:0] reg2logic_o_hibi_dma_trigger_mask3);
  wire [28:0] n24215_o;
  wire [21:0] n24217_o;
  wire n24218_o;
  wire [2:0] n24220_o;
  wire [1:0] n24221_o;
  wire [5:0] n24222_o;
  wire [18:0] n24223_o;
  wire [10:0] n24224_o;
  wire [17:0] n24225_o;
  wire [5:0] n24226_o;
  wire [18:0] n24227_o;
  wire [10:0] n24228_o;
  wire [17:0] n24229_o;
  wire [5:0] n24230_o;
  wire [18:0] n24231_o;
  wire [10:0] n24232_o;
  wire [17:0] n24233_o;
  wire [5:0] n24234_o;
  wire [18:0] n24235_o;
  wire [10:0] n24236_o;
  wire [17:0] n24237_o;
  wire [5:0] n24238_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [8:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [3:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [8:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [3:0] hibi_dma_trigger_mask1;
  wire [16:0] hibi_dma_cfg2;
  wire [8:0] hibi_dma_mem_addr2;
  wire [15:0] hibi_dma_hibi_addr2;
  wire [3:0] hibi_dma_trigger_mask2;
  wire [16:0] hibi_dma_cfg3;
  wire [8:0] hibi_dma_mem_addr3;
  wire [15:0] hibi_dma_hibi_addr3;
  wire [3:0] hibi_dma_trigger_mask3;
  wire n24240_o;
  wire [4:0] n24242_o;
  wire n24244_o;
  wire n24245_o;
  wire n24246_o;
  wire n24247_o;
  wire n24253_o;
  reg n24254_q;
  wire n24255_o;
  wire [4:0] n24256_o;
  wire n24258_o;
  wire n24259_o;
  wire n24261_o;
  wire [4:0] n24262_o;
  wire n24264_o;
  wire n24265_o;
  wire n24267_o;
  wire [4:0] n24268_o;
  wire n24270_o;
  wire n24271_o;
  wire n24273_o;
  wire [4:0] n24274_o;
  wire n24276_o;
  wire n24277_o;
  wire n24279_o;
  wire [4:0] n24280_o;
  wire n24282_o;
  wire n24283_o;
  wire n24285_o;
  wire [4:0] n24286_o;
  wire n24288_o;
  wire n24289_o;
  wire n24291_o;
  wire n24292_o;
  wire n24293_o;
  wire n24294_o;
  wire n24296_o;
  wire [4:0] n24298_o;
  wire n24300_o;
  wire n24301_o;
  wire n24302_o;
  wire [9:0] n24303_o;
  wire n24304_o;
  wire [4:0] n24305_o;
  wire n24306_o;
  wire [16:0] n24307_o;
  wire [16:0] n24313_o;
  reg [16:0] n24314_q;
  wire n24315_o;
  wire [4:0] n24316_o;
  wire n24318_o;
  wire n24319_o;
  wire n24321_o;
  wire [4:0] n24322_o;
  wire n24324_o;
  wire n24325_o;
  wire n24328_o;
  wire [4:0] n24330_o;
  wire n24332_o;
  wire n24333_o;
  wire n24334_o;
  wire [8:0] n24335_o;
  wire [8:0] n24341_o;
  reg [8:0] n24342_q;
  wire n24343_o;
  wire [4:0] n24344_o;
  wire n24346_o;
  wire n24347_o;
  wire n24349_o;
  wire [4:0] n24350_o;
  wire n24352_o;
  wire n24353_o;
  wire n24356_o;
  wire [4:0] n24358_o;
  wire n24360_o;
  wire n24361_o;
  wire n24362_o;
  wire [15:0] n24363_o;
  wire [15:0] n24369_o;
  reg [15:0] n24370_q;
  wire n24371_o;
  wire [4:0] n24372_o;
  wire n24374_o;
  wire n24375_o;
  wire n24377_o;
  wire [4:0] n24378_o;
  wire n24380_o;
  wire n24381_o;
  wire n24384_o;
  wire [4:0] n24386_o;
  wire n24388_o;
  wire n24389_o;
  wire n24390_o;
  wire [3:0] n24391_o;
  wire [3:0] n24397_o;
  reg [3:0] n24398_q;
  wire n24399_o;
  wire [4:0] n24400_o;
  wire n24402_o;
  wire n24403_o;
  wire n24405_o;
  wire [4:0] n24406_o;
  wire n24408_o;
  wire n24409_o;
  wire n24412_o;
  wire [4:0] n24414_o;
  wire n24416_o;
  wire n24417_o;
  wire n24418_o;
  wire [9:0] n24419_o;
  wire n24420_o;
  wire [4:0] n24421_o;
  wire n24422_o;
  wire [16:0] n24423_o;
  wire [16:0] n24429_o;
  reg [16:0] n24430_q;
  wire n24431_o;
  wire [4:0] n24432_o;
  wire n24434_o;
  wire n24435_o;
  wire n24437_o;
  wire [4:0] n24438_o;
  wire n24440_o;
  wire n24441_o;
  wire n24444_o;
  wire [4:0] n24446_o;
  wire n24448_o;
  wire n24449_o;
  wire n24450_o;
  wire [8:0] n24451_o;
  wire [8:0] n24457_o;
  reg [8:0] n24458_q;
  wire n24459_o;
  wire [4:0] n24460_o;
  wire n24462_o;
  wire n24463_o;
  wire n24465_o;
  wire [4:0] n24466_o;
  wire n24468_o;
  wire n24469_o;
  wire n24472_o;
  wire [4:0] n24474_o;
  wire n24476_o;
  wire n24477_o;
  wire n24478_o;
  wire [15:0] n24479_o;
  wire [15:0] n24485_o;
  reg [15:0] n24486_q;
  wire n24487_o;
  wire [4:0] n24488_o;
  wire n24490_o;
  wire n24491_o;
  wire n24493_o;
  wire [4:0] n24494_o;
  wire n24496_o;
  wire n24497_o;
  wire n24500_o;
  wire [4:0] n24502_o;
  wire n24504_o;
  wire n24505_o;
  wire n24506_o;
  wire [3:0] n24507_o;
  wire [3:0] n24513_o;
  reg [3:0] n24514_q;
  wire n24515_o;
  wire [4:0] n24516_o;
  wire n24518_o;
  wire n24519_o;
  wire n24521_o;
  wire [4:0] n24522_o;
  wire n24524_o;
  wire n24525_o;
  wire n24528_o;
  wire [4:0] n24530_o;
  wire n24532_o;
  wire n24533_o;
  wire n24534_o;
  wire [9:0] n24535_o;
  wire n24536_o;
  wire [4:0] n24537_o;
  wire n24538_o;
  wire [16:0] n24539_o;
  wire [16:0] n24545_o;
  reg [16:0] n24546_q;
  wire n24547_o;
  wire [4:0] n24548_o;
  wire n24550_o;
  wire n24551_o;
  wire n24553_o;
  wire [4:0] n24554_o;
  wire n24556_o;
  wire n24557_o;
  wire n24560_o;
  wire [4:0] n24562_o;
  wire n24564_o;
  wire n24565_o;
  wire n24566_o;
  wire [8:0] n24567_o;
  wire [8:0] n24573_o;
  reg [8:0] n24574_q;
  wire n24575_o;
  wire [4:0] n24576_o;
  wire n24578_o;
  wire n24579_o;
  wire n24581_o;
  wire [4:0] n24582_o;
  wire n24584_o;
  wire n24585_o;
  wire n24588_o;
  wire [4:0] n24590_o;
  wire n24592_o;
  wire n24593_o;
  wire n24594_o;
  wire [15:0] n24595_o;
  wire [15:0] n24601_o;
  reg [15:0] n24602_q;
  wire n24603_o;
  wire [4:0] n24604_o;
  wire n24606_o;
  wire n24607_o;
  wire n24609_o;
  wire [4:0] n24610_o;
  wire n24612_o;
  wire n24613_o;
  wire n24616_o;
  wire [4:0] n24618_o;
  wire n24620_o;
  wire n24621_o;
  wire n24622_o;
  wire [3:0] n24623_o;
  wire [3:0] n24629_o;
  reg [3:0] n24630_q;
  wire n24631_o;
  wire [4:0] n24632_o;
  wire n24634_o;
  wire n24635_o;
  wire n24637_o;
  wire [4:0] n24638_o;
  wire n24640_o;
  wire n24641_o;
  wire n24644_o;
  wire [4:0] n24646_o;
  wire n24648_o;
  wire n24649_o;
  wire n24650_o;
  wire [9:0] n24651_o;
  wire n24652_o;
  wire [4:0] n24653_o;
  wire n24654_o;
  wire [16:0] n24655_o;
  wire [16:0] n24661_o;
  reg [16:0] n24662_q;
  wire n24663_o;
  wire [4:0] n24664_o;
  wire n24666_o;
  wire n24667_o;
  wire n24669_o;
  wire [4:0] n24670_o;
  wire n24672_o;
  wire n24673_o;
  wire n24676_o;
  wire [4:0] n24678_o;
  wire n24680_o;
  wire n24681_o;
  wire n24682_o;
  wire [8:0] n24683_o;
  wire [8:0] n24689_o;
  reg [8:0] n24690_q;
  wire n24691_o;
  wire [4:0] n24692_o;
  wire n24694_o;
  wire n24695_o;
  wire n24697_o;
  wire [4:0] n24698_o;
  wire n24700_o;
  wire n24701_o;
  wire n24704_o;
  wire [4:0] n24706_o;
  wire n24708_o;
  wire n24709_o;
  wire n24710_o;
  wire [15:0] n24711_o;
  wire [15:0] n24717_o;
  reg [15:0] n24718_q;
  wire n24719_o;
  wire [4:0] n24720_o;
  wire n24722_o;
  wire n24723_o;
  wire n24725_o;
  wire [4:0] n24726_o;
  wire n24728_o;
  wire n24729_o;
  wire n24732_o;
  wire [4:0] n24734_o;
  wire n24736_o;
  wire n24737_o;
  wire n24738_o;
  wire [3:0] n24739_o;
  wire [3:0] n24745_o;
  reg [3:0] n24746_q;
  wire n24747_o;
  wire [4:0] n24748_o;
  wire n24750_o;
  wire n24751_o;
  wire n24753_o;
  wire [4:0] n24754_o;
  wire n24756_o;
  wire n24757_o;
  wire n24760_o;
  wire n24764_o;
  wire n24765_o;
  wire n24766_o;
  wire n24767_o;
  wire [4:0] n24768_o;
  localparam [21:0] n24769_o = 22'b0000000000000000000000;
  wire n24770_o;
  wire [20:0] n24771_o;
  wire n24773_o;
  localparam [21:0] n24774_o = 22'b0000000000000000000000;
  wire [3:0] n24775_o;
  wire [3:0] n24776_o;
  wire n24777_o;
  wire [3:0] n24779_o;
  wire [3:0] n24780_o;
  wire n24781_o;
  wire [3:0] n24783_o;
  wire [3:0] n24784_o;
  wire n24785_o;
  wire [3:0] n24787_o;
  wire [3:0] n24788_o;
  wire n24789_o;
  wire [17:0] n24790_o;
  wire n24792_o;
  localparam [21:0] n24793_o = 22'b0000000000000000000000;
  wire [17:0] n24801_o;
  wire n24803_o;
  localparam [21:0] n24804_o = 22'b0000000000000000000000;
  wire [9:0] n24805_o;
  wire n24807_o;
  wire [4:0] n24809_o;
  wire [4:0] n24810_o;
  wire n24812_o;
  wire n24814_o;
  localparam [21:0] n24815_o = 22'b0000000000000000000000;
  wire [8:0] n24816_o;
  wire [12:0] n24817_o;
  wire n24819_o;
  localparam [21:0] n24820_o = 22'b0000000000000000000000;
  wire [15:0] n24821_o;
  wire [5:0] n24822_o;
  wire n24824_o;
  localparam [21:0] n24825_o = 22'b0000000000000000000000;
  wire [3:0] n24826_o;
  wire [17:0] n24827_o;
  wire n24829_o;
  localparam [21:0] n24830_o = 22'b0000000000000000000000;
  wire [9:0] n24831_o;
  wire n24833_o;
  wire [4:0] n24835_o;
  wire [4:0] n24836_o;
  wire n24838_o;
  wire n24840_o;
  localparam [21:0] n24841_o = 22'b0000000000000000000000;
  wire [8:0] n24842_o;
  wire [12:0] n24843_o;
  wire n24845_o;
  localparam [21:0] n24846_o = 22'b0000000000000000000000;
  wire [15:0] n24847_o;
  wire [5:0] n24848_o;
  wire n24850_o;
  localparam [21:0] n24851_o = 22'b0000000000000000000000;
  wire [3:0] n24852_o;
  wire [17:0] n24853_o;
  wire n24855_o;
  localparam [21:0] n24856_o = 22'b0000000000000000000000;
  wire [9:0] n24857_o;
  wire n24859_o;
  wire [4:0] n24861_o;
  wire [4:0] n24862_o;
  wire n24864_o;
  wire n24866_o;
  localparam [21:0] n24867_o = 22'b0000000000000000000000;
  wire [8:0] n24868_o;
  wire [12:0] n24869_o;
  wire n24871_o;
  localparam [21:0] n24872_o = 22'b0000000000000000000000;
  wire [15:0] n24873_o;
  wire [5:0] n24874_o;
  wire n24876_o;
  localparam [21:0] n24877_o = 22'b0000000000000000000000;
  wire [3:0] n24878_o;
  wire [17:0] n24879_o;
  wire n24881_o;
  localparam [21:0] n24882_o = 22'b0000000000000000000000;
  wire [9:0] n24883_o;
  wire n24885_o;
  wire [4:0] n24887_o;
  wire [4:0] n24888_o;
  wire n24890_o;
  wire n24892_o;
  localparam [21:0] n24893_o = 22'b0000000000000000000000;
  wire [8:0] n24894_o;
  wire [12:0] n24895_o;
  wire n24897_o;
  localparam [21:0] n24898_o = 22'b0000000000000000000000;
  wire [15:0] n24899_o;
  wire [5:0] n24900_o;
  wire n24902_o;
  localparam [21:0] n24903_o = 22'b0000000000000000000000;
  wire [3:0] n24904_o;
  wire [17:0] n24905_o;
  wire n24907_o;
  localparam [21:0] n24908_o = 22'b0000000000000000000000;
  wire [18:0] n24909_o;
  wire n24910_o;
  wire n24911_o;
  wire n24912_o;
  wire n24913_o;
  wire n24914_o;
  wire n24915_o;
  wire n24916_o;
  wire n24917_o;
  wire n24918_o;
  wire n24919_o;
  wire n24920_o;
  wire n24921_o;
  wire n24922_o;
  wire n24923_o;
  wire n24924_o;
  wire n24925_o;
  wire n24926_o;
  reg n24927_o;
  wire n24928_o;
  wire n24929_o;
  wire n24930_o;
  wire n24931_o;
  wire n24932_o;
  wire n24933_o;
  wire n24934_o;
  wire n24935_o;
  wire n24936_o;
  wire n24937_o;
  wire n24938_o;
  wire n24939_o;
  wire n24940_o;
  wire n24941_o;
  wire n24942_o;
  wire n24943_o;
  wire n24944_o;
  wire n24945_o;
  reg n24946_o;
  wire n24947_o;
  wire n24948_o;
  wire n24949_o;
  wire n24950_o;
  wire n24951_o;
  wire n24952_o;
  wire n24953_o;
  wire n24954_o;
  wire n24955_o;
  wire n24956_o;
  wire n24957_o;
  wire n24958_o;
  wire n24959_o;
  wire n24960_o;
  wire n24961_o;
  wire n24962_o;
  wire n24963_o;
  wire n24964_o;
  reg n24965_o;
  wire n24966_o;
  wire n24967_o;
  wire n24968_o;
  wire n24969_o;
  wire n24970_o;
  wire n24971_o;
  wire n24972_o;
  wire n24973_o;
  wire n24974_o;
  wire n24975_o;
  wire n24976_o;
  wire n24977_o;
  wire n24978_o;
  wire n24979_o;
  wire n24980_o;
  wire n24981_o;
  wire n24982_o;
  wire n24983_o;
  reg n24984_o;
  wire [4:0] n24985_o;
  wire [4:0] n24986_o;
  wire [4:0] n24987_o;
  wire [4:0] n24988_o;
  wire [4:0] n24989_o;
  wire [4:0] n24990_o;
  wire [4:0] n24991_o;
  wire [4:0] n24992_o;
  wire [4:0] n24993_o;
  wire [4:0] n24994_o;
  wire [4:0] n24995_o;
  wire [4:0] n24996_o;
  wire [4:0] n24997_o;
  wire [4:0] n24998_o;
  wire [4:0] n24999_o;
  wire [4:0] n25000_o;
  wire [4:0] n25001_o;
  wire [4:0] n25002_o;
  wire [4:0] n25003_o;
  wire [4:0] n25004_o;
  reg [4:0] n25005_o;
  wire n25006_o;
  wire n25007_o;
  wire n25008_o;
  wire n25009_o;
  wire n25010_o;
  wire n25011_o;
  wire n25012_o;
  wire n25013_o;
  wire n25014_o;
  wire n25015_o;
  wire n25016_o;
  wire n25017_o;
  wire n25018_o;
  wire n25019_o;
  wire n25020_o;
  wire n25021_o;
  wire n25022_o;
  wire n25023_o;
  wire n25024_o;
  wire n25025_o;
  reg n25026_o;
  wire [4:0] n25027_o;
  wire [4:0] n25028_o;
  wire [4:0] n25029_o;
  wire [4:0] n25030_o;
  wire [4:0] n25031_o;
  wire [4:0] n25032_o;
  wire [4:0] n25033_o;
  wire [4:0] n25034_o;
  wire [4:0] n25035_o;
  wire [4:0] n25036_o;
  wire [4:0] n25037_o;
  wire [4:0] n25038_o;
  wire [4:0] n25039_o;
  wire [4:0] n25040_o;
  wire [4:0] n25041_o;
  wire [4:0] n25042_o;
  reg [4:0] n25043_o;
  wire n25044_o;
  wire n25045_o;
  wire n25046_o;
  wire n25047_o;
  wire n25048_o;
  wire n25049_o;
  wire n25050_o;
  wire n25051_o;
  wire n25052_o;
  wire n25053_o;
  wire n25054_o;
  wire n25055_o;
  wire n25056_o;
  wire n25057_o;
  wire n25058_o;
  wire n25059_o;
  reg n25060_o;
  wire [4:0] n25061_o;
  wire [4:0] n25062_o;
  wire [4:0] n25063_o;
  wire [4:0] n25064_o;
  wire [4:0] n25065_o;
  wire [4:0] n25066_o;
  wire [4:0] n25067_o;
  wire [4:0] n25068_o;
  wire [4:0] n25069_o;
  wire [4:0] n25070_o;
  wire [4:0] n25071_o;
  wire [4:0] n25072_o;
  wire [4:0] n25073_o;
  wire [4:0] n25074_o;
  wire [4:0] n25075_o;
  wire [4:0] n25076_o;
  reg [4:0] n25077_o;
  wire n25078_o;
  wire n25079_o;
  wire n25080_o;
  wire n25081_o;
  wire n25082_o;
  wire n25083_o;
  wire n25084_o;
  wire n25085_o;
  wire n25086_o;
  wire n25087_o;
  wire n25088_o;
  wire n25089_o;
  wire n25090_o;
  wire n25091_o;
  wire n25092_o;
  wire n25093_o;
  reg n25094_o;
  wire [21:0] n25095_o;
  wire [21:0] n25096_o;
  wire [21:0] n25097_o;
  wire [22:0] n25098_o;
  wire [22:0] n25100_o;
  reg [22:0] n25103_q;
  wire [226:0] n25104_o;
  assign gif_rsp_o_rdata = n24217_o;
  assign gif_rsp_o_ack = n24218_o;
  assign reg2logic_o_hibi_dma_ctrl = n24220_o;
  assign reg2logic_o_hibi_dma_status = n24221_o;
  assign reg2logic_o_hibi_dma_trigger = n24222_o;
  assign reg2logic_o_hibi_dma_cfg0 = n24223_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n24224_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n24225_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n24226_o;
  assign reg2logic_o_hibi_dma_cfg1 = n24227_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n24228_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n24229_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n24230_o;
  assign reg2logic_o_hibi_dma_cfg2 = n24231_o;
  assign reg2logic_o_hibi_dma_mem_addr2 = n24232_o;
  assign reg2logic_o_hibi_dma_hibi_addr2 = n24233_o;
  assign reg2logic_o_hibi_dma_trigger_mask2 = n24234_o;
  assign reg2logic_o_hibi_dma_cfg3 = n24235_o;
  assign reg2logic_o_hibi_dma_mem_addr3 = n24236_o;
  assign reg2logic_o_hibi_dma_hibi_addr3 = n24237_o;
  assign reg2logic_o_hibi_dma_trigger_mask3 = n24238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:38:5  */
  assign n24215_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  assign n24217_o = n25103_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  assign n24218_o = n25103_q[22];
  assign n24220_o = n25104_o[2:0];
  assign n24221_o = n25104_o[4:3];
  assign n24222_o = n25104_o[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:63:3  */
  assign n24223_o = n25104_o[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:66:14  */
  assign n24224_o = n25104_o[40:30];
  assign n24225_o = n25104_o[58:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:65:14  */
  assign n24226_o = n25104_o[64:59];
  assign n24227_o = n25104_o[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:64:14  */
  assign n24228_o = n25104_o[94:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:72:3  */
  assign n24229_o = n25104_o[112:95];
  assign n24230_o = n25104_o[118:113];
  assign n24231_o = n25104_o[137:119];
  assign n24232_o = n25104_o[148:138];
  assign n24233_o = n25104_o[166:149];
  assign n24234_o = n25104_o[172:167];
  assign n24235_o = n25104_o[191:173];
  assign n24236_o = n25104_o[202:192];
  assign n24237_o = n25104_o[220:203];
  assign n24238_o = n25104_o[226:221];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n24254_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n24314_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n24342_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n24370_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n24398_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n24430_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n24458_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n24486_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n24514_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:65:10  */
  assign hibi_dma_cfg2 = n24546_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:66:10  */
  assign hibi_dma_mem_addr2 = n24574_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:67:10  */
  assign hibi_dma_hibi_addr2 = n24602_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:68:10  */
  assign hibi_dma_trigger_mask2 = n24630_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:69:10  */
  assign hibi_dma_cfg3 = n24662_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:70:10  */
  assign hibi_dma_mem_addr3 = n24690_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:71:10  */
  assign hibi_dma_hibi_addr3 = n24718_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:72:10  */
  assign hibi_dma_trigger_mask3 = n24746_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:83:18  */
  assign n24240_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:20  */
  assign n24242_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:25  */
  assign n24244_o = n24242_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:73  */
  assign n24245_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:86:59  */
  assign n24246_o = n24244_o & n24245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:87:44  */
  assign n24247_o = n24215_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  assign n24253_o = n24246_o ? n24247_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:85:5  */
  always @(posedge clk_i or posedge n24240_o)
    if (n24240_o)
      n24254_q <= 1'b0;
    else
      n24254_q <= n24253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:47  */
  assign n24255_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:65  */
  assign n24256_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:70  */
  assign n24258_o = n24256_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:107:50  */
  assign n24259_o = n24258_o ? n24255_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:47  */
  assign n24261_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:65  */
  assign n24262_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:70  */
  assign n24264_o = n24262_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:108:50  */
  assign n24265_o = n24264_o ? n24261_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:49  */
  assign n24267_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:67  */
  assign n24268_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:72  */
  assign n24270_o = n24268_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:114:52  */
  assign n24271_o = n24270_o ? n24267_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:49  */
  assign n24273_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:67  */
  assign n24274_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:72  */
  assign n24276_o = n24274_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:115:52  */
  assign n24277_o = n24276_o ? n24273_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:50  */
  assign n24279_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:68  */
  assign n24280_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:73  */
  assign n24282_o = n24280_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:121:53  */
  assign n24283_o = n24282_o ? n24279_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:50  */
  assign n24285_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:68  */
  assign n24286_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:73  */
  assign n24288_o = n24286_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:122:53  */
  assign n24289_o = n24288_o ? n24285_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:123:60  */
  assign n24291_o = n24215_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:124:60  */
  assign n24292_o = n24215_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:125:60  */
  assign n24293_o = n24215_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:126:60  */
  assign n24294_o = n24215_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:136:18  */
  assign n24296_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:20  */
  assign n24298_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:25  */
  assign n24300_o = n24298_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:73  */
  assign n24301_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:139:59  */
  assign n24302_o = n24300_o & n24301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:140:47  */
  assign n24303_o = n24215_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:141:51  */
  assign n24304_o = n24215_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:142:50  */
  assign n24305_o = n24215_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:143:52  */
  assign n24306_o = n24215_o[26];
  assign n24307_o = {n24306_o, n24305_o, n24304_o, n24303_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:138:5  */
  assign n24313_o = n24302_o ? n24307_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:138:5  */
  always @(posedge clk_i or posedge n24296_o)
    if (n24296_o)
      n24314_q <= 17'b00001010000000000;
    else
      n24314_q <= n24313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:47  */
  assign n24315_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:65  */
  assign n24316_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:70  */
  assign n24318_o = n24316_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:172:50  */
  assign n24319_o = n24318_o ? n24315_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:47  */
  assign n24321_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:65  */
  assign n24322_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:70  */
  assign n24324_o = n24322_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:173:50  */
  assign n24325_o = n24324_o ? n24321_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:183:18  */
  assign n24328_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:20  */
  assign n24330_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:25  */
  assign n24332_o = n24330_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:78  */
  assign n24333_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:186:64  */
  assign n24334_o = n24332_o & n24333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:187:51  */
  assign n24335_o = n24215_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:185:5  */
  assign n24341_o = n24334_o ? n24335_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:185:5  */
  always @(posedge clk_i or posedge n24328_o)
    if (n24328_o)
      n24342_q <= 9'b000000000;
    else
      n24342_q <= n24341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:52  */
  assign n24343_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:70  */
  assign n24344_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:75  */
  assign n24346_o = n24344_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:207:55  */
  assign n24347_o = n24346_o ? n24343_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:52  */
  assign n24349_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:70  */
  assign n24350_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:75  */
  assign n24352_o = n24350_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:208:55  */
  assign n24353_o = n24352_o ? n24349_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:218:18  */
  assign n24356_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:20  */
  assign n24358_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:25  */
  assign n24360_o = n24358_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:79  */
  assign n24361_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:221:65  */
  assign n24362_o = n24360_o & n24361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:222:52  */
  assign n24363_o = n24215_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:220:5  */
  assign n24369_o = n24362_o ? n24363_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:220:5  */
  always @(posedge clk_i or posedge n24356_o)
    if (n24356_o)
      n24370_q <= 16'b0000000000000000;
    else
      n24370_q <= n24369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:53  */
  assign n24371_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:71  */
  assign n24372_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:76  */
  assign n24374_o = n24372_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:242:56  */
  assign n24375_o = n24374_o ? n24371_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:53  */
  assign n24377_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:71  */
  assign n24378_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:76  */
  assign n24380_o = n24378_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:243:56  */
  assign n24381_o = n24380_o ? n24377_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:253:18  */
  assign n24384_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:20  */
  assign n24386_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:25  */
  assign n24388_o = n24386_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:82  */
  assign n24389_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:256:68  */
  assign n24390_o = n24388_o & n24389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:257:55  */
  assign n24391_o = n24215_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:255:5  */
  assign n24397_o = n24390_o ? n24391_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:255:5  */
  always @(posedge clk_i or posedge n24384_o)
    if (n24384_o)
      n24398_q <= 4'b0000;
    else
      n24398_q <= n24397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:56  */
  assign n24399_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:74  */
  assign n24400_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:79  */
  assign n24402_o = n24400_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:277:59  */
  assign n24403_o = n24402_o ? n24399_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:56  */
  assign n24405_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:74  */
  assign n24406_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:79  */
  assign n24408_o = n24406_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:278:59  */
  assign n24409_o = n24408_o ? n24405_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:288:18  */
  assign n24412_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:20  */
  assign n24414_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:25  */
  assign n24416_o = n24414_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:73  */
  assign n24417_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:291:59  */
  assign n24418_o = n24416_o & n24417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:292:47  */
  assign n24419_o = n24215_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:293:51  */
  assign n24420_o = n24215_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:294:50  */
  assign n24421_o = n24215_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:295:52  */
  assign n24422_o = n24215_o[26];
  assign n24423_o = {n24422_o, n24421_o, n24420_o, n24419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  assign n24429_o = n24418_o ? n24423_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:290:5  */
  always @(posedge clk_i or posedge n24412_o)
    if (n24412_o)
      n24430_q <= 17'b00001010000000000;
    else
      n24430_q <= n24429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:47  */
  assign n24431_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:65  */
  assign n24432_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:70  */
  assign n24434_o = n24432_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:324:50  */
  assign n24435_o = n24434_o ? n24431_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:47  */
  assign n24437_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:65  */
  assign n24438_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:70  */
  assign n24440_o = n24438_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:325:50  */
  assign n24441_o = n24440_o ? n24437_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:335:18  */
  assign n24444_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:20  */
  assign n24446_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:25  */
  assign n24448_o = n24446_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:78  */
  assign n24449_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:338:64  */
  assign n24450_o = n24448_o & n24449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:339:51  */
  assign n24451_o = n24215_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:337:5  */
  assign n24457_o = n24450_o ? n24451_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:337:5  */
  always @(posedge clk_i or posedge n24444_o)
    if (n24444_o)
      n24458_q <= 9'b000000000;
    else
      n24458_q <= n24457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:52  */
  assign n24459_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:70  */
  assign n24460_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:75  */
  assign n24462_o = n24460_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:359:55  */
  assign n24463_o = n24462_o ? n24459_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:52  */
  assign n24465_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:70  */
  assign n24466_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:75  */
  assign n24468_o = n24466_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:360:55  */
  assign n24469_o = n24468_o ? n24465_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:370:18  */
  assign n24472_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:20  */
  assign n24474_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:25  */
  assign n24476_o = n24474_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:79  */
  assign n24477_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:373:65  */
  assign n24478_o = n24476_o & n24477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:374:52  */
  assign n24479_o = n24215_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  assign n24485_o = n24478_o ? n24479_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:372:5  */
  always @(posedge clk_i or posedge n24472_o)
    if (n24472_o)
      n24486_q <= 16'b0000000000000000;
    else
      n24486_q <= n24485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:53  */
  assign n24487_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:71  */
  assign n24488_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:76  */
  assign n24490_o = n24488_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:394:56  */
  assign n24491_o = n24490_o ? n24487_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:53  */
  assign n24493_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:71  */
  assign n24494_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:76  */
  assign n24496_o = n24494_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:395:56  */
  assign n24497_o = n24496_o ? n24493_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:405:18  */
  assign n24500_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:20  */
  assign n24502_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:25  */
  assign n24504_o = n24502_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:82  */
  assign n24505_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:408:68  */
  assign n24506_o = n24504_o & n24505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:409:55  */
  assign n24507_o = n24215_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  assign n24513_o = n24506_o ? n24507_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:407:5  */
  always @(posedge clk_i or posedge n24500_o)
    if (n24500_o)
      n24514_q <= 4'b0000;
    else
      n24514_q <= n24513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:56  */
  assign n24515_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:74  */
  assign n24516_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:79  */
  assign n24518_o = n24516_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:429:59  */
  assign n24519_o = n24518_o ? n24515_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:56  */
  assign n24521_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:74  */
  assign n24522_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:79  */
  assign n24524_o = n24522_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:430:59  */
  assign n24525_o = n24524_o ? n24521_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:440:18  */
  assign n24528_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:20  */
  assign n24530_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:25  */
  assign n24532_o = n24530_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:73  */
  assign n24533_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:443:59  */
  assign n24534_o = n24532_o & n24533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:444:47  */
  assign n24535_o = n24215_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:445:51  */
  assign n24536_o = n24215_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:446:50  */
  assign n24537_o = n24215_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:447:52  */
  assign n24538_o = n24215_o[26];
  assign n24539_o = {n24538_o, n24537_o, n24536_o, n24535_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  assign n24545_o = n24534_o ? n24539_o : hibi_dma_cfg2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:442:5  */
  always @(posedge clk_i or posedge n24528_o)
    if (n24528_o)
      n24546_q <= 17'b00001010000000000;
    else
      n24546_q <= n24545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:47  */
  assign n24547_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:65  */
  assign n24548_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:70  */
  assign n24550_o = n24548_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:476:50  */
  assign n24551_o = n24550_o ? n24547_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:47  */
  assign n24553_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:65  */
  assign n24554_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:70  */
  assign n24556_o = n24554_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:477:50  */
  assign n24557_o = n24556_o ? n24553_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:487:18  */
  assign n24560_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:20  */
  assign n24562_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:25  */
  assign n24564_o = n24562_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:78  */
  assign n24565_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:490:64  */
  assign n24566_o = n24564_o & n24565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:491:51  */
  assign n24567_o = n24215_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:489:5  */
  assign n24573_o = n24566_o ? n24567_o : hibi_dma_mem_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:489:5  */
  always @(posedge clk_i or posedge n24560_o)
    if (n24560_o)
      n24574_q <= 9'b000000000;
    else
      n24574_q <= n24573_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:52  */
  assign n24575_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:70  */
  assign n24576_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:75  */
  assign n24578_o = n24576_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:511:55  */
  assign n24579_o = n24578_o ? n24575_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:52  */
  assign n24581_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:70  */
  assign n24582_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:75  */
  assign n24584_o = n24582_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:512:55  */
  assign n24585_o = n24584_o ? n24581_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:522:18  */
  assign n24588_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:20  */
  assign n24590_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:25  */
  assign n24592_o = n24590_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:79  */
  assign n24593_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:525:65  */
  assign n24594_o = n24592_o & n24593_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:526:52  */
  assign n24595_o = n24215_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:524:5  */
  assign n24601_o = n24594_o ? n24595_o : hibi_dma_hibi_addr2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:524:5  */
  always @(posedge clk_i or posedge n24588_o)
    if (n24588_o)
      n24602_q <= 16'b0000000000000000;
    else
      n24602_q <= n24601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:53  */
  assign n24603_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:71  */
  assign n24604_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:76  */
  assign n24606_o = n24604_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:546:56  */
  assign n24607_o = n24606_o ? n24603_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:53  */
  assign n24609_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:71  */
  assign n24610_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:76  */
  assign n24612_o = n24610_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:547:56  */
  assign n24613_o = n24612_o ? n24609_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:557:18  */
  assign n24616_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:20  */
  assign n24618_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:25  */
  assign n24620_o = n24618_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:82  */
  assign n24621_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:560:68  */
  assign n24622_o = n24620_o & n24621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:561:55  */
  assign n24623_o = n24215_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:559:5  */
  assign n24629_o = n24622_o ? n24623_o : hibi_dma_trigger_mask2;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:559:5  */
  always @(posedge clk_i or posedge n24616_o)
    if (n24616_o)
      n24630_q <= 4'b0000;
    else
      n24630_q <= n24629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:56  */
  assign n24631_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:74  */
  assign n24632_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:79  */
  assign n24634_o = n24632_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:581:59  */
  assign n24635_o = n24634_o ? n24631_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:56  */
  assign n24637_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:74  */
  assign n24638_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:79  */
  assign n24640_o = n24638_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:582:59  */
  assign n24641_o = n24640_o ? n24637_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:592:18  */
  assign n24644_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:20  */
  assign n24646_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:25  */
  assign n24648_o = n24646_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:73  */
  assign n24649_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:595:59  */
  assign n24650_o = n24648_o & n24649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:596:47  */
  assign n24651_o = n24215_o[14:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:597:51  */
  assign n24652_o = n24215_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:598:50  */
  assign n24653_o = n24215_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:599:52  */
  assign n24654_o = n24215_o[26];
  assign n24655_o = {n24654_o, n24653_o, n24652_o, n24651_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:594:5  */
  assign n24661_o = n24650_o ? n24655_o : hibi_dma_cfg3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:594:5  */
  always @(posedge clk_i or posedge n24644_o)
    if (n24644_o)
      n24662_q <= 17'b00001010000000000;
    else
      n24662_q <= n24661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:47  */
  assign n24663_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:65  */
  assign n24664_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:70  */
  assign n24666_o = n24664_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:628:50  */
  assign n24667_o = n24666_o ? n24663_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:47  */
  assign n24669_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:65  */
  assign n24670_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:70  */
  assign n24672_o = n24670_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:629:50  */
  assign n24673_o = n24672_o ? n24669_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:639:18  */
  assign n24676_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:20  */
  assign n24678_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:25  */
  assign n24680_o = n24678_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:78  */
  assign n24681_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:642:64  */
  assign n24682_o = n24680_o & n24681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:643:51  */
  assign n24683_o = n24215_o[13:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  assign n24689_o = n24682_o ? n24683_o : hibi_dma_mem_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:641:5  */
  always @(posedge clk_i or posedge n24676_o)
    if (n24676_o)
      n24690_q <= 9'b000000000;
    else
      n24690_q <= n24689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:52  */
  assign n24691_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:70  */
  assign n24692_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:75  */
  assign n24694_o = n24692_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:663:55  */
  assign n24695_o = n24694_o ? n24691_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:52  */
  assign n24697_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:70  */
  assign n24698_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:75  */
  assign n24700_o = n24698_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:664:55  */
  assign n24701_o = n24700_o ? n24697_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:674:18  */
  assign n24704_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:20  */
  assign n24706_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:25  */
  assign n24708_o = n24706_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:79  */
  assign n24709_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:677:65  */
  assign n24710_o = n24708_o & n24709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:678:52  */
  assign n24711_o = n24215_o[20:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:676:5  */
  assign n24717_o = n24710_o ? n24711_o : hibi_dma_hibi_addr3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:676:5  */
  always @(posedge clk_i or posedge n24704_o)
    if (n24704_o)
      n24718_q <= 16'b0000000000000000;
    else
      n24718_q <= n24717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:53  */
  assign n24719_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:71  */
  assign n24720_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:76  */
  assign n24722_o = n24720_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:698:56  */
  assign n24723_o = n24722_o ? n24719_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:53  */
  assign n24725_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:71  */
  assign n24726_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:76  */
  assign n24728_o = n24726_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:699:56  */
  assign n24729_o = n24728_o ? n24725_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:709:18  */
  assign n24732_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:20  */
  assign n24734_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:25  */
  assign n24736_o = n24734_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:82  */
  assign n24737_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:712:68  */
  assign n24738_o = n24736_o & n24737_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:713:55  */
  assign n24739_o = n24215_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:711:5  */
  assign n24745_o = n24738_o ? n24739_o : hibi_dma_trigger_mask3;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:711:5  */
  always @(posedge clk_i or posedge n24732_o)
    if (n24732_o)
      n24746_q <= 4'b0000;
    else
      n24746_q <= n24745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:56  */
  assign n24747_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:74  */
  assign n24748_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:79  */
  assign n24750_o = n24748_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:733:59  */
  assign n24751_o = n24750_o ? n24747_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:56  */
  assign n24753_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:74  */
  assign n24754_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:79  */
  assign n24756_o = n24754_o == 5'b10010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:734:59  */
  assign n24757_o = n24756_o ? n24753_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:741:18  */
  assign n24760_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:34  */
  assign n24764_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:50  */
  assign n24765_o = n24215_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:745:37  */
  assign n24766_o = n24764_o | n24765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:747:20  */
  assign n24767_o = n24215_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:24  */
  assign n24768_o = n24215_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:751:49  */
  assign n24770_o = hibi_dma_ctrl;
  assign n24771_o = n24769_o[21:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:749:11  */
  assign n24773_o = n24768_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:47  */
  assign n24775_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:63  */
  assign n24776_o = n24775_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:754:66  */
  assign n24777_o = n24776_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:47  */
  assign n24779_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:63  */
  assign n24780_o = n24779_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:755:66  */
  assign n24781_o = n24780_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:47  */
  assign n24783_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:63  */
  assign n24784_o = n24783_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:756:66  */
  assign n24785_o = n24784_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:47  */
  assign n24787_o = logic2reg_i_hibi_dma_status[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:63  */
  assign n24788_o = n24787_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:757:66  */
  assign n24789_o = n24788_o[3];
  assign n24790_o = n24774_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:752:11  */
  assign n24792_o = n24768_o == 5'b00001;
  assign n24801_o = n24793_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:758:11  */
  assign n24803_o = n24768_o == 5'b00010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:766:58  */
  assign n24805_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:767:50  */
  assign n24807_o = hibi_dma_cfg0[10];
  assign n24809_o = n24804_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:768:60  */
  assign n24810_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:769:50  */
  assign n24812_o = hibi_dma_cfg0[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:764:11  */
  assign n24814_o = n24768_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:772:63  */
  assign n24816_o = hibi_dma_mem_addr0[8:0];
  assign n24817_o = n24815_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:770:11  */
  assign n24819_o = n24768_o == 5'b00100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:775:65  */
  assign n24821_o = hibi_dma_hibi_addr0[15:0];
  assign n24822_o = n24820_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:773:11  */
  assign n24824_o = n24768_o == 5'b00101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:778:67  */
  assign n24826_o = hibi_dma_trigger_mask0[3:0];
  assign n24827_o = n24825_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:776:11  */
  assign n24829_o = n24768_o == 5'b00110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:781:58  */
  assign n24831_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:782:50  */
  assign n24833_o = hibi_dma_cfg1[10];
  assign n24835_o = n24830_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:783:60  */
  assign n24836_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:784:50  */
  assign n24838_o = hibi_dma_cfg1[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:779:11  */
  assign n24840_o = n24768_o == 5'b00111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:787:63  */
  assign n24842_o = hibi_dma_mem_addr1[8:0];
  assign n24843_o = n24841_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:785:11  */
  assign n24845_o = n24768_o == 5'b01000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:790:65  */
  assign n24847_o = hibi_dma_hibi_addr1[15:0];
  assign n24848_o = n24846_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:788:11  */
  assign n24850_o = n24768_o == 5'b01001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:793:67  */
  assign n24852_o = hibi_dma_trigger_mask1[3:0];
  assign n24853_o = n24851_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:791:11  */
  assign n24855_o = n24768_o == 5'b01010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:796:58  */
  assign n24857_o = hibi_dma_cfg2[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:797:50  */
  assign n24859_o = hibi_dma_cfg2[10];
  assign n24861_o = n24856_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:798:60  */
  assign n24862_o = hibi_dma_cfg2[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:799:50  */
  assign n24864_o = hibi_dma_cfg2[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:794:11  */
  assign n24866_o = n24768_o == 5'b01011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:802:63  */
  assign n24868_o = hibi_dma_mem_addr2[8:0];
  assign n24869_o = n24867_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:800:11  */
  assign n24871_o = n24768_o == 5'b01100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:805:65  */
  assign n24873_o = hibi_dma_hibi_addr2[15:0];
  assign n24874_o = n24872_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:803:11  */
  assign n24876_o = n24768_o == 5'b01101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:808:67  */
  assign n24878_o = hibi_dma_trigger_mask2[3:0];
  assign n24879_o = n24877_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:806:11  */
  assign n24881_o = n24768_o == 5'b01110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:811:58  */
  assign n24883_o = hibi_dma_cfg3[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:812:50  */
  assign n24885_o = hibi_dma_cfg3[10];
  assign n24887_o = n24882_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:813:60  */
  assign n24888_o = hibi_dma_cfg3[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:814:50  */
  assign n24890_o = hibi_dma_cfg3[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:809:11  */
  assign n24892_o = n24768_o == 5'b01111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:817:63  */
  assign n24894_o = hibi_dma_mem_addr3[8:0];
  assign n24895_o = n24893_o[21:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:815:11  */
  assign n24897_o = n24768_o == 5'b10000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:820:65  */
  assign n24899_o = hibi_dma_hibi_addr3[15:0];
  assign n24900_o = n24898_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:818:11  */
  assign n24902_o = n24768_o == 5'b10001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:823:67  */
  assign n24904_o = hibi_dma_trigger_mask3[3:0];
  assign n24905_o = n24903_o[21:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:821:11  */
  assign n24907_o = n24768_o == 5'b10010;
  assign n24909_o = {n24907_o, n24902_o, n24897_o, n24892_o, n24881_o, n24876_o, n24871_o, n24866_o, n24855_o, n24850_o, n24845_o, n24840_o, n24829_o, n24824_o, n24819_o, n24814_o, n24803_o, n24792_o, n24773_o};
  assign n24910_o = n24805_o[0];
  assign n24911_o = n24816_o[0];
  assign n24912_o = n24821_o[0];
  assign n24913_o = n24826_o[0];
  assign n24914_o = n24831_o[0];
  assign n24915_o = n24842_o[0];
  assign n24916_o = n24847_o[0];
  assign n24917_o = n24852_o[0];
  assign n24918_o = n24857_o[0];
  assign n24919_o = n24868_o[0];
  assign n24920_o = n24873_o[0];
  assign n24921_o = n24878_o[0];
  assign n24922_o = n24883_o[0];
  assign n24923_o = n24894_o[0];
  assign n24924_o = n24899_o[0];
  assign n24925_o = n24904_o[0];
  assign n24926_o = n24908_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n24927_o = n24925_o;
      19'b0100000000000000000: n24927_o = n24924_o;
      19'b0010000000000000000: n24927_o = n24923_o;
      19'b0001000000000000000: n24927_o = n24922_o;
      19'b0000100000000000000: n24927_o = n24921_o;
      19'b0000010000000000000: n24927_o = n24920_o;
      19'b0000001000000000000: n24927_o = n24919_o;
      19'b0000000100000000000: n24927_o = n24918_o;
      19'b0000000010000000000: n24927_o = n24917_o;
      19'b0000000001000000000: n24927_o = n24916_o;
      19'b0000000000100000000: n24927_o = n24915_o;
      19'b0000000000010000000: n24927_o = n24914_o;
      19'b0000000000001000000: n24927_o = n24913_o;
      19'b0000000000000100000: n24927_o = n24912_o;
      19'b0000000000000010000: n24927_o = n24911_o;
      19'b0000000000000001000: n24927_o = n24910_o;
      19'b0000000000000000100: n24927_o = 1'b0;
      19'b0000000000000000010: n24927_o = n24777_o;
      19'b0000000000000000001: n24927_o = n24770_o;
      default: n24927_o = n24926_o;
    endcase
  assign n24928_o = n24771_o[0];
  assign n24929_o = n24805_o[1];
  assign n24930_o = n24816_o[1];
  assign n24931_o = n24821_o[1];
  assign n24932_o = n24826_o[1];
  assign n24933_o = n24831_o[1];
  assign n24934_o = n24842_o[1];
  assign n24935_o = n24847_o[1];
  assign n24936_o = n24852_o[1];
  assign n24937_o = n24857_o[1];
  assign n24938_o = n24868_o[1];
  assign n24939_o = n24873_o[1];
  assign n24940_o = n24878_o[1];
  assign n24941_o = n24883_o[1];
  assign n24942_o = n24894_o[1];
  assign n24943_o = n24899_o[1];
  assign n24944_o = n24904_o[1];
  assign n24945_o = n24908_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n24946_o = n24944_o;
      19'b0100000000000000000: n24946_o = n24943_o;
      19'b0010000000000000000: n24946_o = n24942_o;
      19'b0001000000000000000: n24946_o = n24941_o;
      19'b0000100000000000000: n24946_o = n24940_o;
      19'b0000010000000000000: n24946_o = n24939_o;
      19'b0000001000000000000: n24946_o = n24938_o;
      19'b0000000100000000000: n24946_o = n24937_o;
      19'b0000000010000000000: n24946_o = n24936_o;
      19'b0000000001000000000: n24946_o = n24935_o;
      19'b0000000000100000000: n24946_o = n24934_o;
      19'b0000000000010000000: n24946_o = n24933_o;
      19'b0000000000001000000: n24946_o = n24932_o;
      19'b0000000000000100000: n24946_o = n24931_o;
      19'b0000000000000010000: n24946_o = n24930_o;
      19'b0000000000000001000: n24946_o = n24929_o;
      19'b0000000000000000100: n24946_o = 1'b0;
      19'b0000000000000000010: n24946_o = n24781_o;
      19'b0000000000000000001: n24946_o = n24928_o;
      default: n24946_o = n24945_o;
    endcase
  assign n24947_o = n24771_o[1];
  assign n24948_o = n24805_o[2];
  assign n24949_o = n24816_o[2];
  assign n24950_o = n24821_o[2];
  assign n24951_o = n24826_o[2];
  assign n24952_o = n24831_o[2];
  assign n24953_o = n24842_o[2];
  assign n24954_o = n24847_o[2];
  assign n24955_o = n24852_o[2];
  assign n24956_o = n24857_o[2];
  assign n24957_o = n24868_o[2];
  assign n24958_o = n24873_o[2];
  assign n24959_o = n24878_o[2];
  assign n24960_o = n24883_o[2];
  assign n24961_o = n24894_o[2];
  assign n24962_o = n24899_o[2];
  assign n24963_o = n24904_o[2];
  assign n24964_o = n24908_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n24965_o = n24963_o;
      19'b0100000000000000000: n24965_o = n24962_o;
      19'b0010000000000000000: n24965_o = n24961_o;
      19'b0001000000000000000: n24965_o = n24960_o;
      19'b0000100000000000000: n24965_o = n24959_o;
      19'b0000010000000000000: n24965_o = n24958_o;
      19'b0000001000000000000: n24965_o = n24957_o;
      19'b0000000100000000000: n24965_o = n24956_o;
      19'b0000000010000000000: n24965_o = n24955_o;
      19'b0000000001000000000: n24965_o = n24954_o;
      19'b0000000000100000000: n24965_o = n24953_o;
      19'b0000000000010000000: n24965_o = n24952_o;
      19'b0000000000001000000: n24965_o = n24951_o;
      19'b0000000000000100000: n24965_o = n24950_o;
      19'b0000000000000010000: n24965_o = n24949_o;
      19'b0000000000000001000: n24965_o = n24948_o;
      19'b0000000000000000100: n24965_o = 1'b0;
      19'b0000000000000000010: n24965_o = n24785_o;
      19'b0000000000000000001: n24965_o = n24947_o;
      default: n24965_o = n24964_o;
    endcase
  assign n24966_o = n24771_o[2];
  assign n24967_o = n24805_o[3];
  assign n24968_o = n24816_o[3];
  assign n24969_o = n24821_o[3];
  assign n24970_o = n24826_o[3];
  assign n24971_o = n24831_o[3];
  assign n24972_o = n24842_o[3];
  assign n24973_o = n24847_o[3];
  assign n24974_o = n24852_o[3];
  assign n24975_o = n24857_o[3];
  assign n24976_o = n24868_o[3];
  assign n24977_o = n24873_o[3];
  assign n24978_o = n24878_o[3];
  assign n24979_o = n24883_o[3];
  assign n24980_o = n24894_o[3];
  assign n24981_o = n24899_o[3];
  assign n24982_o = n24904_o[3];
  assign n24983_o = n24908_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n24984_o = n24982_o;
      19'b0100000000000000000: n24984_o = n24981_o;
      19'b0010000000000000000: n24984_o = n24980_o;
      19'b0001000000000000000: n24984_o = n24979_o;
      19'b0000100000000000000: n24984_o = n24978_o;
      19'b0000010000000000000: n24984_o = n24977_o;
      19'b0000001000000000000: n24984_o = n24976_o;
      19'b0000000100000000000: n24984_o = n24975_o;
      19'b0000000010000000000: n24984_o = n24974_o;
      19'b0000000001000000000: n24984_o = n24973_o;
      19'b0000000000100000000: n24984_o = n24972_o;
      19'b0000000000010000000: n24984_o = n24971_o;
      19'b0000000000001000000: n24984_o = n24970_o;
      19'b0000000000000100000: n24984_o = n24969_o;
      19'b0000000000000010000: n24984_o = n24968_o;
      19'b0000000000000001000: n24984_o = n24967_o;
      19'b0000000000000000100: n24984_o = 1'b0;
      19'b0000000000000000010: n24984_o = n24789_o;
      19'b0000000000000000001: n24984_o = n24966_o;
      default: n24984_o = n24983_o;
    endcase
  assign n24985_o = n24771_o[7:3];
  assign n24986_o = n24790_o[4:0];
  assign n24987_o = n24801_o[4:0];
  assign n24988_o = n24805_o[8:4];
  assign n24989_o = n24816_o[8:4];
  assign n24990_o = n24821_o[8:4];
  assign n24991_o = n24827_o[4:0];
  assign n24992_o = n24831_o[8:4];
  assign n24993_o = n24842_o[8:4];
  assign n24994_o = n24847_o[8:4];
  assign n24995_o = n24853_o[4:0];
  assign n24996_o = n24857_o[8:4];
  assign n24997_o = n24868_o[8:4];
  assign n24998_o = n24873_o[8:4];
  assign n24999_o = n24879_o[4:0];
  assign n25000_o = n24883_o[8:4];
  assign n25001_o = n24894_o[8:4];
  assign n25002_o = n24899_o[8:4];
  assign n25003_o = n24905_o[4:0];
  assign n25004_o = n24908_o[8:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n25005_o = n25003_o;
      19'b0100000000000000000: n25005_o = n25002_o;
      19'b0010000000000000000: n25005_o = n25001_o;
      19'b0001000000000000000: n25005_o = n25000_o;
      19'b0000100000000000000: n25005_o = n24999_o;
      19'b0000010000000000000: n25005_o = n24998_o;
      19'b0000001000000000000: n25005_o = n24997_o;
      19'b0000000100000000000: n25005_o = n24996_o;
      19'b0000000010000000000: n25005_o = n24995_o;
      19'b0000000001000000000: n25005_o = n24994_o;
      19'b0000000000100000000: n25005_o = n24993_o;
      19'b0000000000010000000: n25005_o = n24992_o;
      19'b0000000000001000000: n25005_o = n24991_o;
      19'b0000000000000100000: n25005_o = n24990_o;
      19'b0000000000000010000: n25005_o = n24989_o;
      19'b0000000000000001000: n25005_o = n24988_o;
      19'b0000000000000000100: n25005_o = n24987_o;
      19'b0000000000000000010: n25005_o = n24986_o;
      19'b0000000000000000001: n25005_o = n24985_o;
      default: n25005_o = n25004_o;
    endcase
  assign n25006_o = n24771_o[8];
  assign n25007_o = n24790_o[5];
  assign n25008_o = n24801_o[5];
  assign n25009_o = n24805_o[9];
  assign n25010_o = n24817_o[0];
  assign n25011_o = n24821_o[9];
  assign n25012_o = n24827_o[5];
  assign n25013_o = n24831_o[9];
  assign n25014_o = n24843_o[0];
  assign n25015_o = n24847_o[9];
  assign n25016_o = n24853_o[5];
  assign n25017_o = n24857_o[9];
  assign n25018_o = n24869_o[0];
  assign n25019_o = n24873_o[9];
  assign n25020_o = n24879_o[5];
  assign n25021_o = n24883_o[9];
  assign n25022_o = n24895_o[0];
  assign n25023_o = n24899_o[9];
  assign n25024_o = n24905_o[5];
  assign n25025_o = n24908_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n25026_o = n25024_o;
      19'b0100000000000000000: n25026_o = n25023_o;
      19'b0010000000000000000: n25026_o = n25022_o;
      19'b0001000000000000000: n25026_o = n25021_o;
      19'b0000100000000000000: n25026_o = n25020_o;
      19'b0000010000000000000: n25026_o = n25019_o;
      19'b0000001000000000000: n25026_o = n25018_o;
      19'b0000000100000000000: n25026_o = n25017_o;
      19'b0000000010000000000: n25026_o = n25016_o;
      19'b0000000001000000000: n25026_o = n25015_o;
      19'b0000000000100000000: n25026_o = n25014_o;
      19'b0000000000010000000: n25026_o = n25013_o;
      19'b0000000000001000000: n25026_o = n25012_o;
      19'b0000000000000100000: n25026_o = n25011_o;
      19'b0000000000000010000: n25026_o = n25010_o;
      19'b0000000000000001000: n25026_o = n25009_o;
      19'b0000000000000000100: n25026_o = n25008_o;
      19'b0000000000000000010: n25026_o = n25007_o;
      19'b0000000000000000001: n25026_o = n25006_o;
      default: n25026_o = n25025_o;
    endcase
  assign n25027_o = n24771_o[13:9];
  assign n25028_o = n24790_o[10:6];
  assign n25029_o = n24801_o[10:6];
  assign n25030_o = n24817_o[5:1];
  assign n25031_o = n24821_o[14:10];
  assign n25032_o = n24827_o[10:6];
  assign n25033_o = n24843_o[5:1];
  assign n25034_o = n24847_o[14:10];
  assign n25035_o = n24853_o[10:6];
  assign n25036_o = n24869_o[5:1];
  assign n25037_o = n24873_o[14:10];
  assign n25038_o = n24879_o[10:6];
  assign n25039_o = n24895_o[5:1];
  assign n25040_o = n24899_o[14:10];
  assign n25041_o = n24905_o[10:6];
  assign n25042_o = n24908_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n25043_o = n25041_o;
      19'b0100000000000000000: n25043_o = n25040_o;
      19'b0010000000000000000: n25043_o = n25039_o;
      19'b0001000000000000000: n25043_o = n24887_o;
      19'b0000100000000000000: n25043_o = n25038_o;
      19'b0000010000000000000: n25043_o = n25037_o;
      19'b0000001000000000000: n25043_o = n25036_o;
      19'b0000000100000000000: n25043_o = n24861_o;
      19'b0000000010000000000: n25043_o = n25035_o;
      19'b0000000001000000000: n25043_o = n25034_o;
      19'b0000000000100000000: n25043_o = n25033_o;
      19'b0000000000010000000: n25043_o = n24835_o;
      19'b0000000000001000000: n25043_o = n25032_o;
      19'b0000000000000100000: n25043_o = n25031_o;
      19'b0000000000000010000: n25043_o = n25030_o;
      19'b0000000000000001000: n25043_o = n24809_o;
      19'b0000000000000000100: n25043_o = n25029_o;
      19'b0000000000000000010: n25043_o = n25028_o;
      19'b0000000000000000001: n25043_o = n25027_o;
      default: n25043_o = n25042_o;
    endcase
  assign n25044_o = n24771_o[14];
  assign n25045_o = n24790_o[11];
  assign n25046_o = n24801_o[11];
  assign n25047_o = n24817_o[6];
  assign n25048_o = n24821_o[15];
  assign n25049_o = n24827_o[11];
  assign n25050_o = n24843_o[6];
  assign n25051_o = n24847_o[15];
  assign n25052_o = n24853_o[11];
  assign n25053_o = n24869_o[6];
  assign n25054_o = n24873_o[15];
  assign n25055_o = n24879_o[11];
  assign n25056_o = n24895_o[6];
  assign n25057_o = n24899_o[15];
  assign n25058_o = n24905_o[11];
  assign n25059_o = n24908_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n25060_o = n25058_o;
      19'b0100000000000000000: n25060_o = n25057_o;
      19'b0010000000000000000: n25060_o = n25056_o;
      19'b0001000000000000000: n25060_o = n24885_o;
      19'b0000100000000000000: n25060_o = n25055_o;
      19'b0000010000000000000: n25060_o = n25054_o;
      19'b0000001000000000000: n25060_o = n25053_o;
      19'b0000000100000000000: n25060_o = n24859_o;
      19'b0000000010000000000: n25060_o = n25052_o;
      19'b0000000001000000000: n25060_o = n25051_o;
      19'b0000000000100000000: n25060_o = n25050_o;
      19'b0000000000010000000: n25060_o = n24833_o;
      19'b0000000000001000000: n25060_o = n25049_o;
      19'b0000000000000100000: n25060_o = n25048_o;
      19'b0000000000000010000: n25060_o = n25047_o;
      19'b0000000000000001000: n25060_o = n24807_o;
      19'b0000000000000000100: n25060_o = n25046_o;
      19'b0000000000000000010: n25060_o = n25045_o;
      19'b0000000000000000001: n25060_o = n25044_o;
      default: n25060_o = n25059_o;
    endcase
  assign n25061_o = n24771_o[19:15];
  assign n25062_o = n24790_o[16:12];
  assign n25063_o = n24801_o[16:12];
  assign n25064_o = n24817_o[11:7];
  assign n25065_o = n24822_o[4:0];
  assign n25066_o = n24827_o[16:12];
  assign n25067_o = n24843_o[11:7];
  assign n25068_o = n24848_o[4:0];
  assign n25069_o = n24853_o[16:12];
  assign n25070_o = n24869_o[11:7];
  assign n25071_o = n24874_o[4:0];
  assign n25072_o = n24879_o[16:12];
  assign n25073_o = n24895_o[11:7];
  assign n25074_o = n24900_o[4:0];
  assign n25075_o = n24905_o[16:12];
  assign n25076_o = n24908_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n25077_o = n25075_o;
      19'b0100000000000000000: n25077_o = n25074_o;
      19'b0010000000000000000: n25077_o = n25073_o;
      19'b0001000000000000000: n25077_o = n24888_o;
      19'b0000100000000000000: n25077_o = n25072_o;
      19'b0000010000000000000: n25077_o = n25071_o;
      19'b0000001000000000000: n25077_o = n25070_o;
      19'b0000000100000000000: n25077_o = n24862_o;
      19'b0000000010000000000: n25077_o = n25069_o;
      19'b0000000001000000000: n25077_o = n25068_o;
      19'b0000000000100000000: n25077_o = n25067_o;
      19'b0000000000010000000: n25077_o = n24836_o;
      19'b0000000000001000000: n25077_o = n25066_o;
      19'b0000000000000100000: n25077_o = n25065_o;
      19'b0000000000000010000: n25077_o = n25064_o;
      19'b0000000000000001000: n25077_o = n24810_o;
      19'b0000000000000000100: n25077_o = n25063_o;
      19'b0000000000000000010: n25077_o = n25062_o;
      19'b0000000000000000001: n25077_o = n25061_o;
      default: n25077_o = n25076_o;
    endcase
  assign n25078_o = n24771_o[20];
  assign n25079_o = n24790_o[17];
  assign n25080_o = n24801_o[17];
  assign n25081_o = n24817_o[12];
  assign n25082_o = n24822_o[5];
  assign n25083_o = n24827_o[17];
  assign n25084_o = n24843_o[12];
  assign n25085_o = n24848_o[5];
  assign n25086_o = n24853_o[17];
  assign n25087_o = n24869_o[12];
  assign n25088_o = n24874_o[5];
  assign n25089_o = n24879_o[17];
  assign n25090_o = n24895_o[12];
  assign n25091_o = n24900_o[5];
  assign n25092_o = n24905_o[17];
  assign n25093_o = n24908_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:748:9  */
  always @*
    case (n24909_o)
      19'b1000000000000000000: n25094_o = n25092_o;
      19'b0100000000000000000: n25094_o = n25091_o;
      19'b0010000000000000000: n25094_o = n25090_o;
      19'b0001000000000000000: n25094_o = n24890_o;
      19'b0000100000000000000: n25094_o = n25089_o;
      19'b0000010000000000000: n25094_o = n25088_o;
      19'b0000001000000000000: n25094_o = n25087_o;
      19'b0000000100000000000: n25094_o = n24864_o;
      19'b0000000010000000000: n25094_o = n25086_o;
      19'b0000000001000000000: n25094_o = n25085_o;
      19'b0000000000100000000: n25094_o = n25084_o;
      19'b0000000000010000000: n25094_o = n24838_o;
      19'b0000000000001000000: n25094_o = n25083_o;
      19'b0000000000000100000: n25094_o = n25082_o;
      19'b0000000000000010000: n25094_o = n25081_o;
      19'b0000000000000001000: n25094_o = n24812_o;
      19'b0000000000000000100: n25094_o = n25080_o;
      19'b0000000000000000010: n25094_o = n25079_o;
      19'b0000000000000000001: n25094_o = n25078_o;
      default: n25094_o = n25093_o;
    endcase
  assign n25095_o = {n25094_o, n25077_o, n25060_o, n25043_o, n25026_o, n25005_o, n24984_o, n24965_o, n24946_o, n24927_o};
  assign n25096_o = n25103_q[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:747:7  */
  assign n25097_o = n24767_o ? n25095_o : n25096_o;
  assign n25098_o = {n24766_o, n25097_o};
  assign n25100_o = {1'b0, 22'b0000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:744:5  */
  always @(posedge clk_i or posedge n24760_o)
    if (n24760_o)
      n25103_q <= n25100_o;
    else
      n25103_q <= n25098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_regfile.vhd:741:5  */
  assign n25104_o = {hibi_dma_trigger_mask3, n24757_o, n24751_o, hibi_dma_hibi_addr3, n24729_o, n24723_o, hibi_dma_mem_addr3, n24701_o, n24695_o, hibi_dma_cfg3, n24673_o, n24667_o, hibi_dma_trigger_mask2, n24641_o, n24635_o, hibi_dma_hibi_addr2, n24613_o, n24607_o, hibi_dma_mem_addr2, n24585_o, n24579_o, hibi_dma_cfg2, n24557_o, n24551_o, hibi_dma_trigger_mask1, n24525_o, n24519_o, hibi_dma_hibi_addr1, n24497_o, n24491_o, hibi_dma_mem_addr1, n24469_o, n24463_o, hibi_dma_cfg1, n24441_o, n24435_o, hibi_dma_trigger_mask0, n24409_o, n24403_o, hibi_dma_hibi_addr0, n24381_o, n24375_o, hibi_dma_mem_addr0, n24353_o, n24347_o, hibi_dma_cfg0, n24325_o, n24319_o, n24294_o, n24293_o, n24292_o, n24291_o, n24289_o, n24283_o, n24277_o, n24271_o, hibi_dma_ctrl, n24265_o, n24259_o};
endmodule

module hibi_wishbone_bridge_gif_mux
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] m0_gif_req_i_addr,
   input  [31:0] m0_gif_req_i_wdata,
   input  m0_gif_req_i_wr,
   input  m0_gif_req_i_rd,
   input  [3:0] m1_gif_req_i_addr,
   input  [31:0] m1_gif_req_i_wdata,
   input  m1_gif_req_i_wr,
   input  m1_gif_req_i_rd,
   input  [31:0] mux_gif_rsp_i_rdata,
   input  mux_gif_rsp_i_ack,
   output [31:0] m0_gif_rsp_o_rdata,
   output m0_gif_rsp_o_ack,
   output [31:0] m1_gif_rsp_o_rdata,
   output m1_gif_rsp_o_ack,
   output [3:0] mux_gif_req_o_addr,
   output [31:0] mux_gif_req_o_wdata,
   output mux_gif_req_o_wr,
   output mux_gif_req_o_rd);
  wire [37:0] n24133_o;
  wire [31:0] n24135_o;
  wire n24136_o;
  wire [37:0] n24137_o;
  wire [31:0] n24139_o;
  wire n24140_o;
  wire [3:0] n24142_o;
  wire [31:0] n24143_o;
  wire n24144_o;
  wire n24145_o;
  wire [32:0] n24146_o;
  wire [39:0] r;
  wire [39:0] rin;
  wire n24151_o;
  wire n24152_o;
  wire n24153_o;
  wire n24154_o;
  wire n24155_o;
  wire n24156_o;
  wire [37:0] n24157_o;
  wire [37:0] n24158_o;
  wire [1:0] n24159_o;
  wire [39:0] n24160_o;
  wire n24161_o;
  wire n24164_o;
  wire n24165_o;
  wire n24167_o;
  wire n24168_o;
  wire n24170_o;
  wire n24172_o;
  wire n24176_o;
  wire [1:0] n24177_o;
  wire n24178_o;
  reg n24179_o;
  wire n24180_o;
  reg n24181_o;
  wire [39:0] n24183_o;
  wire n24186_o;
  wire n24187_o;
  wire [37:0] n24188_o;
  wire [37:0] n24189_o;
  wire [31:0] n24190_o;
  wire [31:0] n24191_o;
  wire n24192_o;
  wire n24193_o;
  wire n24194_o;
  wire n24195_o;
  wire n24197_o;
  wire n24198_o;
  wire n24199_o;
  wire n24202_o;
  wire [39:0] n24205_o;
  wire [39:0] n24211_o;
  reg [39:0] n24212_q;
  wire [32:0] n24213_o;
  wire [32:0] n24214_o;
  assign m0_gif_rsp_o_rdata = n24135_o;
  assign m0_gif_rsp_o_ack = n24136_o;
  assign m1_gif_rsp_o_rdata = n24139_o;
  assign m1_gif_rsp_o_ack = n24140_o;
  assign mux_gif_req_o_addr = n24142_o;
  assign mux_gif_req_o_wdata = n24143_o;
  assign mux_gif_req_o_wr = n24144_o;
  assign mux_gif_req_o_rd = n24145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:42:5  */
  assign n24133_o = {m0_gif_req_i_rd, m0_gif_req_i_wr, m0_gif_req_i_wdata, m0_gif_req_i_addr};
  assign n24135_o = n24213_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  assign n24136_o = n24213_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:146:3  */
  assign n24137_o = {m1_gif_req_i_rd, m1_gif_req_i_wr, m1_gif_req_i_wdata, m1_gif_req_i_addr};
  assign n24139_o = n24214_o[31:0];
  assign n24140_o = n24214_o[32];
  assign n24142_o = n24188_o[3:0];
  assign n24143_o = n24188_o[35:4];
  assign n24144_o = n24188_o[36];
  assign n24145_o = n24188_o[37];
  assign n24146_o = {mux_gif_rsp_i_ack, mux_gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:57:10  */
  assign r = n24212_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:57:13  */
  assign rin = n24183_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:31  */
  assign n24151_o = n24133_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:50  */
  assign n24152_o = n24133_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:70:34  */
  assign n24153_o = n24151_o | n24152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:31  */
  assign n24154_o = n24137_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:50  */
  assign n24155_o = n24137_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:71:34  */
  assign n24156_o = n24154_o | n24155_o;
  assign n24157_o = r[39:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:75:5  */
  assign n24158_o = n24156_o ? n24137_o : n24157_o;
  assign n24159_o = r[1:0];
  assign n24160_o = {n24158_o, n24159_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:12  */
  assign n24161_o = n24160_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:35  */
  assign n24164_o = ~n24153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:41  */
  assign n24165_o = n24164_o & n24156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:89:22  */
  assign n24167_o = n24165_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:93:41  */
  assign n24168_o = n24153_o & n24156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:93:22  */
  assign n24170_o = n24168_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:86:7  */
  assign n24172_o = n24161_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:97:7  */
  assign n24176_o = n24161_o == 1'b1;
  assign n24177_o = {n24176_o, n24172_o};
  assign n24178_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:5  */
  always @*
    case (n24177_o)
      2'b10: n24179_o = 1'b0;
      2'b01: n24179_o = n24170_o;
      default: n24179_o = n24178_o;
    endcase
  assign n24180_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:85:5  */
  always @*
    case (n24177_o)
      2'b10: n24181_o = 1'b1;
      2'b01: n24181_o = n24167_o;
      default: n24181_o = n24180_o;
    endcase
  assign n24183_o = {n24158_o, n24181_o, n24179_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:47  */
  assign n24186_o = rin[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:55  */
  assign n24187_o = ~n24186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:38  */
  assign n24188_o = n24187_o ? n24133_o : n24189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:106:70  */
  assign n24189_o = rin[39:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:108:39  */
  assign n24190_o = n24146_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:109:39  */
  assign n24191_o = n24146_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:39  */
  assign n24192_o = n24146_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:50  */
  assign n24193_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:58  */
  assign n24194_o = ~n24193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:111:43  */
  assign n24195_o = n24194_o ? n24192_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:39  */
  assign n24197_o = n24146_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:50  */
  assign n24198_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:112:43  */
  assign n24199_o = n24198_o ? n24197_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:119:18  */
  assign n24202_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:123:9  */
  assign n24205_o = init_i ? 40'b0000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  assign n24211_o = en_i ? n24205_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:121:5  */
  always @(posedge clk_i or posedge n24202_o)
    if (n24202_o)
      n24212_q <= 40'b0000000000000000000000000000000000000000;
    else
      n24212_q <= n24211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_gif_mux.vhd:119:5  */
  assign n24213_o = {n24195_o, n24190_o};
  assign n24214_o = {n24199_o, n24191_o};
endmodule

module hibi_wishbone_bridge_ctrl
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [31:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [3:0] gif_req_o_addr,
   output [31:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [3:0] n23979_o;
  wire [31:0] n23980_o;
  wire n23981_o;
  wire n23982_o;
  wire [32:0] n23983_o;
  wire n23985_o;
  wire [31:0] n23986_o;
  wire [4:0] n23987_o;
  wire n23988_o;
  wire [1:0] n23989_o;
  wire n23991_o;
  wire [39:0] n23992_o;
  wire [80:0] r;
  wire [80:0] rin;
  wire [2:0] n24004_o;
  wire n24005_o;
  wire n24006_o;
  wire [2:0] n24009_o;
  wire [2:0] n24010_o;
  wire n24011_o;
  wire n24013_o;
  wire n24014_o;
  wire n24015_o;
  wire n24016_o;
  wire n24017_o;
  wire n24018_o;
  wire n24019_o;
  wire n24022_o;
  wire [3:0] n24023_o;
  wire [4:0] n24024_o;
  wire n24026_o;
  wire [4:0] n24028_o;
  wire n24030_o;
  wire [2:0] n24033_o;
  wire [2:0] n24034_o;
  wire n24035_o;
  wire [2:0] n24036_o;
  wire n24037_o;
  wire [6:0] n24038_o;
  wire [6:0] n24039_o;
  wire [6:0] n24040_o;
  wire n24041_o;
  wire [1:0] n24042_o;
  wire [6:0] n24043_o;
  wire [6:0] n24044_o;
  wire n24045_o;
  wire n24046_o;
  wire n24047_o;
  wire n24048_o;
  wire n24050_o;
  wire [31:0] n24052_o;
  wire n24056_o;
  wire [31:0] n24057_o;
  wire n24059_o;
  wire n24060_o;
  wire [5:0] n24064_o;
  wire n24065_o;
  wire n24066_o;
  wire [4:0] n24067_o;
  wire [5:0] n24068_o;
  wire [5:0] n24069_o;
  wire n24071_o;
  wire n24073_o;
  wire [38:0] n24074_o;
  wire n24075_o;
  wire n24076_o;
  wire n24077_o;
  wire n24078_o;
  wire [31:0] n24081_o;
  wire [2:0] n24083_o;
  wire [2:0] n24084_o;
  wire [31:0] n24085_o;
  wire [31:0] n24086_o;
  wire n24087_o;
  wire n24089_o;
  wire [4:0] n24090_o;
  wire [2:0] n24091_o;
  wire [2:0] n24092_o;
  reg [2:0] n24093_o;
  wire [3:0] n24094_o;
  wire [3:0] n24095_o;
  reg [3:0] n24096_o;
  wire [31:0] n24097_o;
  reg [31:0] n24098_o;
  reg n24099_o;
  reg n24100_o;
  reg n24101_o;
  wire n24102_o;
  reg n24103_o;
  wire [31:0] n24104_o;
  reg [31:0] n24105_o;
  wire [4:0] n24106_o;
  wire [4:0] n24107_o;
  reg [4:0] n24108_o;
  wire n24109_o;
  reg n24110_o;
  wire [38:0] n24115_o;
  wire n24116_o;
  wire [37:0] n24117_o;
  wire [80:0] n24118_o;
  wire n24122_o;
  wire [80:0] n24125_o;
  wire [80:0] n24131_o;
  reg [80:0] n24132_q;
  assign gif_req_o_addr = n23979_o;
  assign gif_req_o_wdata = n23980_o;
  assign gif_req_o_wr = n23981_o;
  assign gif_req_o_rd = n23982_o;
  assign agent_msg_txreq_o_av = n23985_o;
  assign agent_msg_txreq_o_data = n23986_o;
  assign agent_msg_txreq_o_comm = n23987_o;
  assign agent_msg_txreq_o_we = n23988_o;
  assign agent_msg_rxreq_o_re = n23991_o;
  assign n23979_o = n24117_o[3:0];
  assign n23980_o = n24117_o[35:4];
  assign n23981_o = n24117_o[36];
  assign n23982_o = n24117_o[37];
  assign n23983_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  assign n23985_o = n24115_o[0];
  assign n23986_o = n24115_o[32:1];
  assign n23987_o = n24115_o[37:33];
  assign n23988_o = n24115_o[38];
  assign n23989_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n23991_o = n24116_o;
  assign n23992_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:66:10  */
  assign r = n24132_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:66:13  */
  assign rin = n24118_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:12  */
  assign n24004_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:44  */
  assign n24005_o = n23992_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:50  */
  assign n24006_o = ~n24005_o;
  assign n24009_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:23  */
  assign n24010_o = n24006_o ? 3'b001 : n24009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:23  */
  assign n24011_o = n24006_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:86:7  */
  assign n24013_o = n24004_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:44  */
  assign n24014_o = n23992_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:62  */
  assign n24015_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:73  */
  assign n24016_o = n24015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:104  */
  assign n24017_o = n23992_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:82  */
  assign n24018_o = n24016_o & n24017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:56  */
  assign n24019_o = n24014_o | n24018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:46  */
  assign n24022_o = n23992_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:96:70  */
  assign n24023_o = n23992_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:48  */
  assign n24024_o = n23992_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:53  */
  assign n24026_o = n24024_o == 5'b00011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:51  */
  assign n24028_o = n23992_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:56  */
  assign n24030_o = n24028_o == 5'b00101;
  assign n24033_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:27  */
  assign n24034_o = n24030_o ? 3'b011 : n24033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:99:27  */
  assign n24035_o = n24030_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:27  */
  assign n24036_o = n24026_o ? 3'b010 : n24034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:97:27  */
  assign n24037_o = n24026_o ? 1'b0 : n24035_o;
  assign n24038_o = {n24023_o, n24036_o};
  assign n24039_o = r[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:25  */
  assign n24040_o = n24022_o ? n24038_o : n24039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:95:25  */
  assign n24041_o = n24022_o ? n24037_o : 1'b0;
  assign n24042_o = {1'b1, n24041_o};
  assign n24043_o = r[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n24044_o = n24019_o ? n24043_o : n24040_o;
  assign n24045_o = n24042_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n24046_o = n24019_o ? 1'b0 : n24045_o;
  assign n24047_o = n24042_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:23  */
  assign n24048_o = n24019_o ? 1'b0 : n24047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:91:7  */
  assign n24050_o = n24004_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:107:70  */
  assign n24052_o = n23992_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:106:7  */
  assign n24056_o = n24004_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:111:66  */
  assign n24057_o = n23992_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:44  */
  assign n24059_o = n23989_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:49  */
  assign n24060_o = ~n24059_o;
  assign n24064_o = {1'b1, 5'b00010};
  assign n24065_o = r[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:23  */
  assign n24066_o = n24060_o ? 1'b1 : n24065_o;
  assign n24067_o = r[79:75];
  assign n24068_o = {1'b0, n24067_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:115:23  */
  assign n24069_o = n24060_o ? n24064_o : n24068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:111:7  */
  assign n24071_o = n24004_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:44  */
  assign n24073_o = n23989_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:61  */
  assign n24074_o = r[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:72  */
  assign n24075_o = n24074_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:103  */
  assign n24076_o = n23989_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:81  */
  assign n24077_o = n24075_o & n24076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:55  */
  assign n24078_o = n24073_o | n24077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:126:92  */
  assign n24081_o = n23983_o[31:0];
  assign n24083_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n24084_o = n24078_o ? n24083_o : 3'b000;
  assign n24085_o = r[74:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n24086_o = n24078_o ? n24085_o : n24081_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:122:23  */
  assign n24087_o = n24078_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:121:7  */
  assign n24089_o = n24004_o == 3'b101;
  assign n24090_o = {n24089_o, n24071_o, n24056_o, n24050_o, n24013_o};
  assign n24091_o = n24044_o[2:0];
  assign n24092_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24093_o = n24084_o;
      5'b01000: n24093_o = 3'b101;
      5'b00100: n24093_o = 3'b000;
      5'b00010: n24093_o = n24091_o;
      5'b00001: n24093_o = n24010_o;
      default: n24093_o = n24092_o;
    endcase
  assign n24094_o = n24044_o[6:3];
  assign n24095_o = r[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24096_o = n24095_o;
      5'b01000: n24096_o = n24095_o;
      5'b00100: n24096_o = n24095_o;
      5'b00010: n24096_o = n24094_o;
      5'b00001: n24096_o = n24095_o;
      default: n24096_o = n24095_o;
    endcase
  assign n24097_o = r[38:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24098_o = n24097_o;
      5'b01000: n24098_o = n24097_o;
      5'b00100: n24098_o = n24052_o;
      5'b00010: n24098_o = n24097_o;
      5'b00001: n24098_o = n24097_o;
      default: n24098_o = n24097_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24099_o = 1'b0;
      5'b01000: n24099_o = 1'b0;
      5'b00100: n24099_o = 1'b1;
      5'b00010: n24099_o = 1'b0;
      5'b00001: n24099_o = 1'b0;
      default: n24099_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24100_o = 1'b0;
      5'b01000: n24100_o = 1'b0;
      5'b00100: n24100_o = 1'b0;
      5'b00010: n24100_o = n24046_o;
      5'b00001: n24100_o = 1'b0;
      default: n24100_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24101_o = 1'b0;
      5'b01000: n24101_o = 1'b0;
      5'b00100: n24101_o = 1'b0;
      5'b00010: n24101_o = n24048_o;
      5'b00001: n24101_o = n24011_o;
      default: n24101_o = 1'b0;
    endcase
  assign n24102_o = r[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24103_o = 1'b0;
      5'b01000: n24103_o = n24066_o;
      5'b00100: n24103_o = n24102_o;
      5'b00010: n24103_o = n24102_o;
      5'b00001: n24103_o = n24102_o;
      default: n24103_o = n24102_o;
    endcase
  assign n24104_o = r[74:43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24105_o = n24086_o;
      5'b01000: n24105_o = n24057_o;
      5'b00100: n24105_o = n24104_o;
      5'b00010: n24105_o = n24104_o;
      5'b00001: n24105_o = n24104_o;
      default: n24105_o = n24104_o;
    endcase
  assign n24106_o = n24069_o[4:0];
  assign n24107_o = r[79:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24108_o = n24107_o;
      5'b01000: n24108_o = n24106_o;
      5'b00100: n24108_o = n24107_o;
      5'b00010: n24108_o = n24107_o;
      5'b00001: n24108_o = n24107_o;
      default: n24108_o = n24107_o;
    endcase
  assign n24109_o = n24069_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:85:5  */
  always @*
    case (n24090_o)
      5'b10000: n24110_o = n24087_o;
      5'b01000: n24110_o = n24109_o;
      5'b00100: n24110_o = 1'b0;
      5'b00010: n24110_o = 1'b0;
      5'b00001: n24110_o = 1'b0;
      default: n24110_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:136:28  */
  assign n24115_o = r[80:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:137:28  */
  assign n24116_o = r[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:138:28  */
  assign n24117_o = r[40:3];
  assign n24118_o = {n24110_o, n24108_o, n24105_o, n24103_o, n24101_o, n24100_o, n24099_o, n24098_o, n24096_o, n24093_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:148:18  */
  assign n24122_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:152:9  */
  assign n24125_o = init_i ? 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  assign n24131_o = en_i ? n24125_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_ctrl.vhd:150:5  */
  always @(posedge clk_i or posedge n24122_o)
    if (n24122_o)
      n24132_q <= 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n24132_q <= n24131_o;
endmodule

module hibi_wishbone_bridge_core_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [1:0] ctrl_i,
   input  [71:0] cfg_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   output [1:0] status_o,
   output [2:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re);
  wire [2:0] n22432_o;
  wire n22433_o;
  wire n22434_o;
  wire [31:0] n22435_o;
  wire n22437_o;
  wire [31:0] n22438_o;
  wire [4:0] n22439_o;
  wire n22440_o;
  wire [1:0] n22441_o;
  wire n22443_o;
  wire [39:0] n22444_o;
  wire [1:0] tx_arbi0_grant;
  wire [1:0] tx_arb_req;
  wire tx_arb_ack;
  wire [725:0] r;
  wire [725:0] rin;
  wire [1:0] tx_arbi0_grant_comb_o;
  wire [1:0] tx_arbi0_grant_o;
  wire n22460_o;
  wire n22464_o;
  wire n22468_o;
  wire [31:0] n22470_o;
  wire n22471_o;
  wire n22476_o;
  wire [31:0] n22477_o;
  wire n22479_o;
  wire n22480_o;
  wire n22482_o;
  wire n22483_o;
  wire [31:0] n22489_o;
  wire n22490_o;
  wire [37:0] n22491_o;
  wire n22492_o;
  wire n22494_o;
  wire [75:0] n22495_o;
  wire [31:0] n22496_o;
  wire [4:0] n22497_o;
  wire n22498_o;
  wire [75:0] n22499_o;
  wire n22500_o;
  wire n22502_o;
  wire [75:0] n22504_o;
  wire [31:0] n22505_o;
  wire [2:0] n22506_o;
  wire [2:0] n22509_o;
  wire [31:0] n22512_o;
  wire [579:0] n22513_o;
  wire [75:0] n22515_o;
  wire [31:0] n22516_o;
  wire [2:0] n22517_o;
  wire [2:0] n22519_o;
  wire [75:0] n22520_o;
  wire [31:0] n22521_o;
  wire [9:0] n22522_o;
  wire [9:0] n22524_o;
  wire [75:0] n22525_o;
  wire [31:0] n22526_o;
  wire [3:0] n22527_o;
  wire [3:0] n22529_o;
  wire [6:0] n22530_o;
  wire [9:0] n22531_o;
  wire [9:0] n22532_o;
  wire [6:0] n22533_o;
  wire [6:0] n22534_o;
  wire [579:0] n22535_o;
  wire [579:0] n22536_o;
  wire n22538_o;
  wire n22540_o;
  wire n22541_o;
  wire n22542_o;
  wire n22544_o;
  wire [2:0] n22546_o;
  wire [9:0] n22548_o;
  wire [44:0] n22550_o;
  wire [31:0] n22551_o;
  wire [37:0] n22553_o;
  wire n22554_o;
  wire n22555_o;
  wire n22556_o;
  wire n22557_o;
  wire n22558_o;
  wire n22560_o;
  wire [37:0] n22562_o;
  wire [31:0] n22563_o;
  wire [2:0] n22564_o;
  wire [2:0] n22567_o;
  wire [31:0] n22570_o;
  wire [37:0] n22572_o;
  wire [31:0] n22573_o;
  wire [2:0] n22574_o;
  wire [2:0] n22576_o;
  wire [37:0] n22577_o;
  wire [31:0] n22578_o;
  wire [9:0] n22579_o;
  wire [9:0] n22581_o;
  wire [37:0] n22582_o;
  wire [31:0] n22583_o;
  wire [3:0] n22584_o;
  wire [3:0] n22586_o;
  wire [6:0] n22587_o;
  wire [9:0] n22588_o;
  wire [9:0] n22589_o;
  wire [6:0] n22590_o;
  wire [6:0] n22591_o;
  wire [2:0] n22594_o;
  wire [7:0] n22595_o;
  wire [9:0] n22596_o;
  wire [75:0] n22597_o;
  wire [38:0] n22598_o;
  wire n22599_o;
  wire [75:0] n22600_o;
  wire [38:0] n22601_o;
  wire n22602_o;
  wire n22603_o;
  wire n22604_o;
  wire [75:0] n22605_o;
  wire [31:0] n22606_o;
  wire [2:0] n22607_o;
  wire [2:0] n22609_o;
  wire [75:0] n22610_o;
  wire [31:0] n22611_o;
  wire [9:0] n22612_o;
  wire [9:0] n22614_o;
  wire [75:0] n22615_o;
  wire [31:0] n22616_o;
  wire [3:0] n22617_o;
  wire [3:0] n22619_o;
  wire [16:0] n22620_o;
  wire [16:0] n22621_o;
  wire [16:0] n22622_o;
  wire n22623_o;
  wire [37:0] n22624_o;
  wire [31:0] n22625_o;
  wire [4:0] n22626_o;
  wire n22627_o;
  wire [37:0] n22628_o;
  wire [31:0] n22629_o;
  wire [2:0] n22630_o;
  wire [2:0] n22632_o;
  wire [37:0] n22633_o;
  wire [31:0] n22634_o;
  wire [9:0] n22635_o;
  wire [9:0] n22637_o;
  wire [37:0] n22638_o;
  wire [31:0] n22639_o;
  wire [3:0] n22640_o;
  wire [3:0] n22642_o;
  wire [16:0] n22643_o;
  wire [16:0] n22644_o;
  wire [16:0] n22645_o;
  wire [16:0] n22646_o;
  wire [16:0] n22647_o;
  wire n22648_o;
  wire n22649_o;
  wire [35:0] n22650_o;
  wire [9:0] n22651_o;
  wire n22653_o;
  wire n22654_o;
  wire [35:0] n22657_o;
  wire [9:0] n22658_o;
  wire [35:0] n22659_o;
  wire [9:0] n22660_o;
  wire [35:0] n22661_o;
  wire [2:0] n22662_o;
  wire [35:0] n22663_o;
  wire n22664_o;
  wire n22665_o;
  wire [35:0] n22667_o;
  wire [9:0] n22668_o;
  wire n22670_o;
  wire [3:0] n22671_o;
  wire [3:0] n22672_o;
  wire [23:0] n22673_o;
  wire [3:0] n22674_o;
  wire [1:0] n22675_o;
  wire [23:0] n22676_o;
  wire [23:0] n22677_o;
  wire [23:0] n22678_o;
  wire [23:0] n22679_o;
  wire [23:0] n22680_o;
  wire [23:0] n22681_o;
  wire [3:0] n22682_o;
  wire [3:0] n22683_o;
  wire [3:0] n22684_o;
  wire [3:0] n22685_o;
  wire [3:0] n22686_o;
  wire [3:0] n22687_o;
  wire [1:0] n22688_o;
  wire [1:0] n22689_o;
  wire [1:0] n22690_o;
  wire [1:0] n22691_o;
  wire [1:0] n22692_o;
  wire [1:0] n22693_o;
  wire [2:0] n22709_o;
  wire [2:0] n22710_o;
  wire [2:0] n22711_o;
  wire [2:0] n22712_o;
  wire [2:0] n22713_o;
  wire n22714_o;
  wire n22715_o;
  wire n22716_o;
  wire n22717_o;
  wire n22718_o;
  wire n22719_o;
  wire n22720_o;
  wire [35:0] n22721_o;
  wire [9:0] n22722_o;
  wire n22724_o;
  wire n22725_o;
  wire [35:0] n22728_o;
  wire [9:0] n22729_o;
  wire [35:0] n22730_o;
  wire [9:0] n22731_o;
  wire [35:0] n22732_o;
  wire [2:0] n22733_o;
  wire [35:0] n22734_o;
  wire n22735_o;
  wire n22736_o;
  wire [35:0] n22738_o;
  wire [9:0] n22739_o;
  wire n22741_o;
  wire [3:0] n22742_o;
  wire [3:0] n22743_o;
  wire [23:0] n22744_o;
  wire [3:0] n22745_o;
  wire [1:0] n22746_o;
  wire [23:0] n22747_o;
  wire [23:0] n22748_o;
  wire [23:0] n22749_o;
  wire [23:0] n22750_o;
  wire [23:0] n22751_o;
  wire [23:0] n22752_o;
  wire [3:0] n22753_o;
  wire [3:0] n22754_o;
  wire [3:0] n22755_o;
  wire [3:0] n22756_o;
  wire [3:0] n22757_o;
  wire [3:0] n22758_o;
  wire [1:0] n22759_o;
  wire [1:0] n22760_o;
  wire [1:0] n22761_o;
  wire [1:0] n22762_o;
  wire [1:0] n22763_o;
  wire [1:0] n22764_o;
  wire [255:0] n22770_o;
  wire [255:0] n22771_o;
  wire [255:0] n22772_o;
  wire [255:0] n22773_o;
  wire [255:0] n22774_o;
  wire [2:0] n22780_o;
  wire [2:0] n22781_o;
  wire [2:0] n22782_o;
  wire [2:0] n22783_o;
  wire [2:0] n22784_o;
  wire [255:0] n22785_o;
  wire [255:0] n22786_o;
  wire [255:0] n22787_o;
  wire [255:0] n22788_o;
  wire [255:0] n22789_o;
  wire n22790_o;
  wire n22791_o;
  wire n22792_o;
  wire n22793_o;
  wire n22794_o;
  wire [579:0] n22796_o;
  wire [289:0] n22802_o;
  wire n22803_o;
  wire [289:0] n22804_o;
  wire [31:0] n22805_o;
  wire [4:0] n22806_o;
  wire n22807_o;
  wire n22808_o;
  wire n22809_o;
  wire [289:0] n22812_o;
  wire n22813_o;
  wire [289:0] n22814_o;
  wire [31:0] n22815_o;
  wire [4:0] n22816_o;
  wire n22817_o;
  wire n22818_o;
  wire n22819_o;
  wire [1:0] n22820_o;
  wire [725:0] n22821_o;
  wire [75:0] n22822_o;
  wire [2:0] n22823_o;
  wire n22825_o;
  wire [2:0] n22827_o;
  wire n22829_o;
  wire n22831_o;
  wire [725:0] n22833_o;
  wire [7:0] n22837_o;
  wire [19:0] n22838_o;
  wire [39:0] n22839_o;
  wire [725:0] n22840_o;
  wire [75:0] n22841_o;
  wire [31:0] n22842_o;
  wire [9:0] n22843_o;
  wire n22845_o;
  wire [39:0] n22846_o;
  wire [725:0] n22847_o;
  wire [3:0] n22848_o;
  wire [3:0] n22849_o;
  wire [6:0] n22852_o;
  wire [37:0] n22854_o;
  wire n22855_o;
  wire n22856_o;
  wire [2:0] n22860_o;
  wire n22861_o;
  wire n22862_o;
  wire n22864_o;
  wire n22865_o;
  wire [37:0] n22866_o;
  wire n22867_o;
  wire n22868_o;
  wire n22869_o;
  wire [2:0] n22873_o;
  wire n22874_o;
  wire n22875_o;
  wire n22876_o;
  wire n22877_o;
  wire n22879_o;
  wire n22880_o;
  wire n22882_o;
  wire n22885_o;
  wire n22886_o;
  wire [75:0] n22887_o;
  wire [31:0] n22888_o;
  wire [4:0] n22889_o;
  wire [2:0] n22890_o;
  wire [2:0] n22892_o;
  wire [2:0] n22893_o;
  wire [2:0] n22894_o;
  wire [41:0] n22895_o;
  wire [725:0] n22896_o;
  wire [75:0] n22897_o;
  wire [31:0] n22898_o;
  wire [3:0] n22899_o;
  wire n22901_o;
  wire [2:0] n22905_o;
  wire n22906_o;
  wire n22907_o;
  wire n22908_o;
  wire n22909_o;
  wire n22910_o;
  wire [2:0] n22911_o;
  wire [2:0] n22912_o;
  wire n22914_o;
  wire n22916_o;
  wire n22918_o;
  wire n22919_o;
  wire n22923_o;
  wire [4:0] n22926_o;
  wire [9:0] n22930_o;
  wire [9:0] n22931_o;
  wire [9:0] n22932_o;
  wire [4:0] n22933_o;
  wire [31:0] n22934_o;
  wire n22935_o;
  wire [725:0] n22936_o;
  wire [75:0] n22937_o;
  wire [31:0] n22938_o;
  wire [9:0] n22939_o;
  wire n22941_o;
  wire [9:0] n22942_o;
  wire [9:0] n22943_o;
  wire [9:0] n22944_o;
  wire [4:0] n22945_o;
  wire [31:0] n22946_o;
  wire n22947_o;
  wire [725:0] n22948_o;
  wire [3:0] n22949_o;
  wire [3:0] n22950_o;
  wire n22951_o;
  wire [2:0] n22954_o;
  wire n22955_o;
  wire [6:0] n22956_o;
  wire [5:0] n22957_o;
  wire [2:0] n22958_o;
  wire [6:0] n22959_o;
  wire [6:0] n22960_o;
  wire [6:0] n22961_o;
  wire [6:0] n22962_o;
  wire n22963_o;
  wire n22964_o;
  wire [5:0] n22965_o;
  wire [5:0] n22966_o;
  wire n22968_o;
  wire n22969_o;
  wire n22970_o;
  wire [2:0] n22973_o;
  wire n22974_o;
  wire n22975_o;
  wire n22977_o;
  wire n22979_o;
  wire [75:0] n22980_o;
  wire [38:0] n22981_o;
  wire n22982_o;
  wire n22983_o;
  wire n22984_o;
  wire n22985_o;
  wire n22988_o;
  wire [4:0] n22989_o;
  wire [36:0] n22990_o;
  wire n22991_o;
  wire [725:0] n22992_o;
  wire [75:0] n22993_o;
  wire [31:0] n22994_o;
  wire [3:0] n22995_o;
  wire n22997_o;
  wire [4:0] n22998_o;
  wire [36:0] n22999_o;
  wire n23000_o;
  wire [725:0] n23001_o;
  wire [75:0] n23002_o;
  wire [31:0] n23003_o;
  wire [9:0] n23004_o;
  wire n23006_o;
  wire n23007_o;
  wire n23009_o;
  wire [579:0] n23011_o;
  wire [579:0] n23014_o;
  wire [579:0] n23015_o;
  wire [4:0] n23016_o;
  wire [36:0] n23017_o;
  wire n23018_o;
  wire [725:0] n23019_o;
  wire [75:0] n23020_o;
  wire [31:0] n23021_o;
  wire [3:0] n23022_o;
  wire n23024_o;
  wire n23027_o;
  wire [13:0] n23029_o;
  wire [13:0] n23030_o;
  wire [13:0] n23031_o;
  wire [4:0] n23032_o;
  wire [36:0] n23033_o;
  wire n23034_o;
  wire [725:0] n23035_o;
  wire [75:0] n23036_o;
  wire [31:0] n23037_o;
  wire [13:0] n23041_o;
  wire [13:0] n23042_o;
  wire [13:0] n23043_o;
  wire [4:0] n23044_o;
  wire [36:0] n23045_o;
  wire n23046_o;
  wire [725:0] n23047_o;
  wire [75:0] n23048_o;
  wire [31:0] n23049_o;
  wire [9:0] n23050_o;
  wire n23052_o;
  wire n23054_o;
  wire n23059_o;
  wire [2:0] n23064_o;
  wire [579:0] n23065_o;
  wire [2:0] n23066_o;
  wire [2:0] n23067_o;
  wire [2:0] n23068_o;
  wire [2:0] n23069_o;
  wire [2:0] n23070_o;
  wire n23071_o;
  wire [579:0] n23072_o;
  wire n23075_o;
  wire n23077_o;
  wire [6:0] n23078_o;
  reg [2:0] n23079_o;
  wire [9:0] n23080_o;
  wire [9:0] n23081_o;
  wire [9:0] n23082_o;
  wire [19:0] n23083_o;
  reg [19:0] n23084_o;
  wire [3:0] n23085_o;
  wire [3:0] n23086_o;
  wire [3:0] n23087_o;
  wire [3:0] n23088_o;
  reg [3:0] n23089_o;
  wire [2:0] n23090_o;
  wire [2:0] n23091_o;
  wire [2:0] n23092_o;
  wire [2:0] n23093_o;
  wire [2:0] n23094_o;
  reg [2:0] n23095_o;
  wire [2:0] n23096_o;
  wire [2:0] n23097_o;
  reg [2:0] n23098_o;
  wire n23099_o;
  wire n23100_o;
  reg n23101_o;
  wire n23102_o;
  reg n23103_o;
  wire n23104_o;
  reg n23105_o;
  wire [4:0] n23106_o;
  wire [4:0] n23107_o;
  reg [4:0] n23108_o;
  wire n23109_o;
  wire n23110_o;
  reg n23111_o;
  wire n23112_o;
  reg n23113_o;
  wire [579:0] n23114_o;
  reg [579:0] n23115_o;
  wire [31:0] n23127_o;
  reg n23130_o;
  wire n23132_o;
  wire [725:0] n23134_o;
  wire [37:0] n23135_o;
  wire [2:0] n23136_o;
  wire [579:0] n23138_o;
  wire [289:0] n23144_o;
  wire n23145_o;
  wire [289:0] n23146_o;
  wire [31:0] n23147_o;
  wire [4:0] n23148_o;
  wire n23149_o;
  wire n23150_o;
  wire [289:0] n23153_o;
  wire n23154_o;
  wire [289:0] n23155_o;
  wire [31:0] n23156_o;
  wire [4:0] n23157_o;
  wire n23158_o;
  wire n23159_o;
  wire [1:0] n23160_o;
  wire n23162_o;
  wire [579:0] n23165_o;
  wire [289:0] n23171_o;
  wire n23172_o;
  wire [289:0] n23173_o;
  wire [31:0] n23174_o;
  wire [4:0] n23175_o;
  wire n23176_o;
  wire n23177_o;
  wire [289:0] n23180_o;
  wire n23181_o;
  wire [289:0] n23182_o;
  wire [31:0] n23183_o;
  wire [4:0] n23184_o;
  wire n23185_o;
  wire n23186_o;
  wire [1:0] n23187_o;
  wire n23195_o;
  wire n23202_o;
  wire n23206_o;
  wire n23208_o;
  wire n23210_o;
  wire n23216_o;
  wire n23219_o;
  wire [5:0] n23221_o;
  wire n23222_o;
  wire [725:0] n23223_o;
  wire [37:0] n23224_o;
  wire n23225_o;
  wire n23228_o;
  wire [31:0] n23231_o;
  wire n23232_o;
  wire [2:0] n23237_o;
  wire n23238_o;
  wire [36:0] n23239_o;
  wire [6:0] n23240_o;
  wire [36:0] n23241_o;
  wire [36:0] n23242_o;
  wire n23244_o;
  wire n23245_o;
  wire n23246_o;
  wire [2:0] n23249_o;
  wire n23250_o;
  wire n23251_o;
  wire n23253_o;
  wire n23254_o;
  wire [37:0] n23255_o;
  wire n23256_o;
  wire n23257_o;
  wire n23258_o;
  wire n23259_o;
  wire n23260_o;
  wire n23263_o;
  wire n23264_o;
  wire n23265_o;
  wire n23267_o;
  wire [4:0] n23269_o;
  wire n23270_o;
  wire [725:0] n23271_o;
  wire [31:0] n23273_o;
  wire [4:0] n23274_o;
  wire n23275_o;
  wire n23276_o;
  wire [2:0] n23278_o;
  wire [4:0] n23279_o;
  wire n23280_o;
  wire [725:0] n23281_o;
  wire [37:0] n23282_o;
  wire n23283_o;
  wire [37:0] n23284_o;
  wire n23285_o;
  wire n23286_o;
  wire n23288_o;
  wire [37:0] n23290_o;
  wire [31:0] n23291_o;
  wire n23294_o;
  wire [31:0] n23297_o;
  wire [4:0] n23298_o;
  wire [31:0] n23299_o;
  wire [31:0] n23300_o;
  wire [579:0] n23301_o;
  wire [4:0] n23302_o;
  wire [1:0] n23303_o;
  wire [725:0] n23304_o;
  wire [37:0] n23305_o;
  wire [31:0] n23306_o;
  wire [3:0] n23307_o;
  wire n23309_o;
  wire [3:0] n23314_o;
  wire n23315_o;
  wire [725:0] n23316_o;
  wire [75:0] n23317_o;
  wire n23318_o;
  wire n23319_o;
  wire [75:0] n23320_o;
  wire n23321_o;
  wire n23322_o;
  wire [2:0] n23326_o;
  wire n23327_o;
  wire n23328_o;
  wire [9:0] n23331_o;
  wire [9:0] n23332_o;
  wire [9:0] n23333_o;
  wire [9:0] n23334_o;
  wire [9:0] n23335_o;
  wire [3:0] n23336_o;
  wire n23337_o;
  wire [725:0] n23338_o;
  wire [37:0] n23339_o;
  wire [31:0] n23340_o;
  wire [9:0] n23341_o;
  wire n23343_o;
  wire [9:0] n23344_o;
  wire [9:0] n23345_o;
  wire [9:0] n23346_o;
  wire [9:0] n23347_o;
  wire [9:0] n23348_o;
  wire [3:0] n23349_o;
  wire n23350_o;
  wire [725:0] n23351_o;
  wire [3:0] n23352_o;
  wire [3:0] n23353_o;
  wire [6:0] n23354_o;
  wire [1:0] n23355_o;
  wire [2:0] n23356_o;
  wire [6:0] n23357_o;
  wire [6:0] n23358_o;
  wire [6:0] n23359_o;
  wire [6:0] n23360_o;
  wire [6:0] n23361_o;
  wire [6:0] n23362_o;
  wire n23363_o;
  wire [1:0] n23364_o;
  wire [1:0] n23365_o;
  wire n23366_o;
  wire n23367_o;
  wire [34:0] n23368_o;
  wire [2:0] n23369_o;
  wire [2:0] n23370_o;
  wire [19:0] n23371_o;
  wire [9:0] n23372_o;
  wire [9:0] n23373_o;
  wire [9:0] n23374_o;
  wire [9:0] n23375_o;
  wire [9:0] n23376_o;
  wire [19:0] n23377_o;
  wire [19:0] n23378_o;
  wire [6:0] n23379_o;
  wire [6:0] n23380_o;
  wire [3:0] n23381_o;
  wire [3:0] n23382_o;
  wire [3:0] n23383_o;
  wire n23384_o;
  wire n23385_o;
  wire n23386_o;
  wire n23387_o;
  wire n23388_o;
  wire n23389_o;
  wire n23390_o;
  wire n23391_o;
  wire n23392_o;
  wire n23393_o;
  wire n23395_o;
  wire n23396_o;
  wire [725:0] n23397_o;
  wire [75:0] n23398_o;
  wire n23399_o;
  wire n23400_o;
  wire n23401_o;
  wire [75:0] n23402_o;
  wire n23403_o;
  wire n23404_o;
  wire n23405_o;
  wire [2:0] n23409_o;
  wire n23410_o;
  wire n23411_o;
  wire n23412_o;
  wire n23413_o;
  wire n23415_o;
  wire n23416_o;
  wire n23418_o;
  wire n23421_o;
  wire n23422_o;
  wire [37:0] n23423_o;
  wire [31:0] n23424_o;
  wire [4:0] n23425_o;
  wire [2:0] n23426_o;
  wire [2:0] n23428_o;
  wire [2:0] n23429_o;
  wire [2:0] n23430_o;
  wire [4:0] n23431_o;
  wire [725:0] n23432_o;
  wire [37:0] n23433_o;
  wire [31:0] n23434_o;
  wire [3:0] n23435_o;
  wire n23437_o;
  wire [9:0] n23444_o;
  wire [9:0] n23445_o;
  wire [9:0] n23446_o;
  wire [9:0] n23447_o;
  wire [9:0] n23448_o;
  wire n23449_o;
  wire n23450_o;
  wire [725:0] n23451_o;
  wire [37:0] n23452_o;
  wire [31:0] n23453_o;
  wire [9:0] n23454_o;
  wire n23456_o;
  wire [9:0] n23457_o;
  wire [9:0] n23458_o;
  wire [9:0] n23459_o;
  wire [9:0] n23460_o;
  wire [9:0] n23461_o;
  wire n23462_o;
  wire n23463_o;
  wire [725:0] n23464_o;
  wire [3:0] n23465_o;
  wire [3:0] n23466_o;
  wire n23467_o;
  wire [2:0] n23470_o;
  wire n23471_o;
  wire [9:0] n23472_o;
  wire [9:0] n23473_o;
  wire [9:0] n23474_o;
  wire [9:0] n23475_o;
  wire [9:0] n23476_o;
  wire n23477_o;
  wire n23478_o;
  wire [725:0] n23479_o;
  wire [37:0] n23480_o;
  wire [31:0] n23481_o;
  wire [9:0] n23482_o;
  wire n23484_o;
  wire n23488_o;
  wire n23493_o;
  wire [2:0] n23497_o;
  wire n23498_o;
  wire [4:0] n23499_o;
  wire [4:0] n23500_o;
  wire [579:0] n23501_o;
  wire [12:0] n23502_o;
  wire [580:0] n23503_o;
  wire [2:0] n23504_o;
  wire [6:0] n23505_o;
  wire [6:0] n23506_o;
  wire [6:0] n23507_o;
  wire [6:0] n23508_o;
  wire [6:0] n23509_o;
  wire [2:0] n23510_o;
  wire [12:0] n23511_o;
  wire [12:0] n23512_o;
  wire n23513_o;
  wire [580:0] n23514_o;
  wire [580:0] n23515_o;
  wire n23516_o;
  wire [6:0] n23517_o;
  wire [6:0] n23518_o;
  wire [6:0] n23519_o;
  wire [6:0] n23520_o;
  wire [6:0] n23521_o;
  wire [5:0] n23522_o;
  wire [12:0] n23523_o;
  wire [12:0] n23524_o;
  wire n23525_o;
  wire [580:0] n23526_o;
  wire [580:0] n23527_o;
  wire n23529_o;
  wire n23532_o;
  wire n23537_o;
  wire n23542_o;
  wire [5:0] n23543_o;
  wire [2:0] n23544_o;
  reg [2:0] n23545_o;
  wire [19:0] n23546_o;
  wire [9:0] n23547_o;
  wire [9:0] n23548_o;
  wire [9:0] n23549_o;
  wire [9:0] n23550_o;
  wire [9:0] n23551_o;
  wire [19:0] n23552_o;
  reg [19:0] n23553_o;
  wire [6:0] n23554_o;
  wire [6:0] n23555_o;
  wire [6:0] n23556_o;
  wire [6:0] n23557_o;
  wire [6:0] n23558_o;
  wire [6:0] n23559_o;
  wire [6:0] n23560_o;
  reg [6:0] n23561_o;
  wire [3:0] n23562_o;
  wire [3:0] n23563_o;
  wire [3:0] n23564_o;
  reg [3:0] n23565_o;
  wire n23566_o;
  wire n23567_o;
  wire n23568_o;
  reg n23569_o;
  wire n23570_o;
  wire n23571_o;
  wire n23572_o;
  reg n23573_o;
  wire n23574_o;
  wire n23575_o;
  reg n23576_o;
  wire n23577_o;
  wire n23578_o;
  reg n23579_o;
  wire [579:0] n23580_o;
  reg [579:0] n23581_o;
  wire n23592_o;
  wire [725:0] n23594_o;
  wire [37:0] n23595_o;
  wire [31:0] n23596_o;
  wire [2:0] n23597_o;
  wire [2:0] n23600_o;
  wire [725:0] n23603_o;
  wire n23606_o;
  wire [725:0] n23608_o;
  wire [75:0] n23609_o;
  wire [31:0] n23610_o;
  wire [2:0] n23611_o;
  wire [2:0] n23614_o;
  wire [725:0] n23617_o;
  wire [725:0] n23619_o;
  wire [75:0] n23620_o;
  wire [38:0] n23621_o;
  wire n23622_o;
  wire n23624_o;
  wire [15:0] n23627_o;
  wire [31:0] n23628_o;
  wire [31:0] n23629_o;
  wire [75:0] n23630_o;
  wire n23631_o;
  wire [75:0] n23632_o;
  wire [31:0] n23633_o;
  wire [4:0] n23634_o;
  wire [37:0] n23635_o;
  wire [31:0] n23636_o;
  wire [4:0] n23637_o;
  wire [4:0] n23638_o;
  wire [289:0] n23639_o;
  wire n23640_o;
  wire [289:0] n23641_o;
  wire n23642_o;
  wire [1:0] n23643_o;
  wire [75:0] n23644_o;
  wire [38:0] n23645_o;
  wire [37:0] n23646_o;
  wire n23647_o;
  wire [2:0] n23648_o;
  wire n23649_o;
  wire n23650_o;
  wire [31:0] n23651_o;
  wire [36:0] n23652_o;
  wire [725:0] n23653_o;
  wire n23658_o;
  wire [725:0] n23661_o;
  wire [725:0] n23667_o;
  reg [725:0] n23668_q;
  wire [3:0] n23669_o;
  wire n23670_o;
  wire n23671_o;
  wire n23672_o;
  wire n23673_o;
  wire n23674_o;
  wire n23675_o;
  wire n23676_o;
  wire n23677_o;
  wire n23678_o;
  wire n23679_o;
  wire n23680_o;
  wire n23681_o;
  wire n23682_o;
  wire n23683_o;
  wire n23684_o;
  wire n23685_o;
  wire n23686_o;
  wire n23687_o;
  wire n23688_o;
  wire n23689_o;
  wire n23690_o;
  wire n23691_o;
  wire n23692_o;
  wire n23693_o;
  wire n23694_o;
  wire n23695_o;
  wire n23696_o;
  wire n23697_o;
  wire n23698_o;
  wire n23699_o;
  wire n23700_o;
  wire n23701_o;
  wire n23702_o;
  wire n23703_o;
  wire n23704_o;
  wire n23705_o;
  wire [31:0] n23706_o;
  wire [31:0] n23707_o;
  wire [31:0] n23708_o;
  wire [31:0] n23709_o;
  wire [31:0] n23710_o;
  wire [31:0] n23711_o;
  wire [31:0] n23712_o;
  wire [31:0] n23713_o;
  wire [31:0] n23714_o;
  wire [31:0] n23715_o;
  wire [31:0] n23716_o;
  wire [31:0] n23717_o;
  wire [31:0] n23718_o;
  wire [31:0] n23719_o;
  wire [31:0] n23720_o;
  wire [31:0] n23721_o;
  wire [33:0] n23722_o;
  wire [31:0] n23723_o;
  wire [31:0] n23724_o;
  wire [31:0] n23725_o;
  wire [31:0] n23726_o;
  wire [31:0] n23727_o;
  wire [31:0] n23728_o;
  wire [31:0] n23729_o;
  wire [31:0] n23730_o;
  wire [31:0] n23731_o;
  wire [31:0] n23732_o;
  wire [31:0] n23733_o;
  wire [31:0] n23734_o;
  wire [31:0] n23735_o;
  wire [31:0] n23736_o;
  wire [31:0] n23737_o;
  wire [31:0] n23738_o;
  wire [33:0] n23739_o;
  wire [579:0] n23740_o;
  wire [3:0] n23741_o;
  wire n23742_o;
  wire n23743_o;
  wire n23744_o;
  wire n23745_o;
  wire n23746_o;
  wire n23747_o;
  wire n23748_o;
  wire n23749_o;
  wire n23750_o;
  wire n23751_o;
  wire n23752_o;
  wire n23753_o;
  wire n23754_o;
  wire n23755_o;
  wire n23756_o;
  wire n23757_o;
  wire n23758_o;
  wire n23759_o;
  wire n23760_o;
  wire n23761_o;
  wire n23762_o;
  wire n23763_o;
  wire n23764_o;
  wire n23765_o;
  wire n23766_o;
  wire n23767_o;
  wire n23768_o;
  wire n23769_o;
  wire n23770_o;
  wire n23771_o;
  wire n23772_o;
  wire n23773_o;
  wire n23774_o;
  wire n23775_o;
  wire n23776_o;
  wire n23777_o;
  wire [31:0] n23778_o;
  wire [31:0] n23779_o;
  wire [31:0] n23780_o;
  wire [31:0] n23781_o;
  wire [31:0] n23782_o;
  wire [31:0] n23783_o;
  wire [31:0] n23784_o;
  wire [31:0] n23785_o;
  wire [31:0] n23786_o;
  wire [31:0] n23787_o;
  wire [31:0] n23788_o;
  wire [31:0] n23789_o;
  wire [31:0] n23790_o;
  wire [31:0] n23791_o;
  wire [31:0] n23792_o;
  wire [31:0] n23793_o;
  wire [33:0] n23794_o;
  wire [31:0] n23795_o;
  wire [31:0] n23796_o;
  wire [31:0] n23797_o;
  wire [31:0] n23798_o;
  wire [31:0] n23799_o;
  wire [31:0] n23800_o;
  wire [31:0] n23801_o;
  wire [31:0] n23802_o;
  wire [31:0] n23803_o;
  wire [31:0] n23804_o;
  wire [31:0] n23805_o;
  wire [31:0] n23806_o;
  wire [31:0] n23807_o;
  wire [31:0] n23808_o;
  wire [31:0] n23809_o;
  wire [31:0] n23810_o;
  wire [33:0] n23811_o;
  wire [579:0] n23812_o;
  wire [289:0] n23813_o;
  wire [289:0] n23814_o;
  wire [289:0] n23815_o;
  wire [35:0] n23816_o;
  wire [35:0] n23817_o;
  wire [35:0] n23818_o;
  wire [35:0] n23819_o;
  wire [35:0] n23820_o;
  wire [35:0] n23821_o;
  wire n23822_o;
  wire n23823_o;
  wire [287:0] n23824_o;
  wire n23825_o;
  wire n23826_o;
  wire [288:0] n23827_o;
  wire n23828_o;
  wire n23829_o;
  wire n23830_o;
  wire [579:0] n23831_o;
  wire n23832_o;
  wire n23833_o;
  wire [255:0] n23834_o;
  wire [31:0] n23835_o;
  wire [31:0] n23836_o;
  wire [257:0] n23837_o;
  wire [31:0] n23838_o;
  wire [31:0] n23839_o;
  wire [1:0] n23840_o;
  wire [579:0] n23841_o;
  wire n23842_o;
  wire n23843_o;
  wire [288:0] n23844_o;
  wire n23845_o;
  wire n23846_o;
  wire [288:0] n23847_o;
  wire n23848_o;
  wire n23849_o;
  wire [579:0] n23850_o;
  wire n23851_o;
  wire n23852_o;
  wire [287:0] n23853_o;
  wire n23854_o;
  wire n23855_o;
  wire [288:0] n23856_o;
  wire n23857_o;
  wire n23858_o;
  wire n23859_o;
  wire [579:0] n23860_o;
  wire [289:0] n23861_o;
  wire [289:0] n23862_o;
  wire [289:0] n23863_o;
  wire [289:0] n23864_o;
  wire [289:0] n23865_o;
  wire [289:0] n23866_o;
  wire n23867_o;
  wire n23868_o;
  wire [255:0] n23869_o;
  wire [31:0] n23870_o;
  wire [31:0] n23871_o;
  wire [257:0] n23872_o;
  wire [31:0] n23873_o;
  wire [31:0] n23874_o;
  wire [1:0] n23875_o;
  wire [579:0] n23876_o;
  wire [289:0] n23877_o;
  wire [289:0] n23878_o;
  wire [289:0] n23879_o;
  wire [35:0] n23880_o;
  wire [35:0] n23881_o;
  wire [35:0] n23882_o;
  wire n23883_o;
  wire n23884_o;
  wire [288:0] n23885_o;
  wire n23886_o;
  wire n23887_o;
  wire [288:0] n23888_o;
  wire n23889_o;
  wire n23890_o;
  wire [579:0] n23891_o;
  wire n23892_o;
  wire n23893_o;
  wire [287:0] n23894_o;
  wire n23895_o;
  wire n23896_o;
  wire [288:0] n23897_o;
  wire n23898_o;
  wire n23899_o;
  wire n23900_o;
  wire [579:0] n23901_o;
  wire n23902_o;
  wire n23903_o;
  wire [288:0] n23904_o;
  wire n23905_o;
  wire n23906_o;
  wire [288:0] n23907_o;
  wire n23908_o;
  wire n23909_o;
  wire [579:0] n23910_o;
  wire n23911_o;
  wire n23912_o;
  wire [287:0] n23913_o;
  wire n23914_o;
  wire n23915_o;
  wire [288:0] n23916_o;
  wire n23917_o;
  wire n23918_o;
  wire n23919_o;
  wire [579:0] n23920_o;
  wire [31:0] n23921_o;
  wire [31:0] n23922_o;
  wire [31:0] n23923_o;
  wire [31:0] n23924_o;
  wire [31:0] n23925_o;
  wire [31:0] n23926_o;
  wire [31:0] n23927_o;
  wire [31:0] n23928_o;
  wire [31:0] n23929_o;
  wire [31:0] n23930_o;
  wire [31:0] n23931_o;
  wire [31:0] n23932_o;
  wire [31:0] n23933_o;
  wire [31:0] n23934_o;
  wire [31:0] n23935_o;
  wire [31:0] n23936_o;
  wire [3:0] n23937_o;
  wire [1:0] n23938_o;
  reg [31:0] n23939_o;
  wire [1:0] n23940_o;
  reg [31:0] n23941_o;
  wire [1:0] n23942_o;
  reg [31:0] n23943_o;
  wire [1:0] n23944_o;
  reg [31:0] n23945_o;
  wire [1:0] n23946_o;
  reg [31:0] n23947_o;
  wire [31:0] n23948_o;
  wire [31:0] n23949_o;
  wire [31:0] n23950_o;
  wire [31:0] n23951_o;
  wire [31:0] n23952_o;
  wire [31:0] n23953_o;
  wire [31:0] n23954_o;
  wire [31:0] n23955_o;
  wire [31:0] n23956_o;
  wire [31:0] n23957_o;
  wire [31:0] n23958_o;
  wire [31:0] n23959_o;
  wire [31:0] n23960_o;
  wire [31:0] n23961_o;
  wire [31:0] n23962_o;
  wire [31:0] n23963_o;
  wire [3:0] n23964_o;
  wire [1:0] n23965_o;
  reg [31:0] n23966_o;
  wire [1:0] n23967_o;
  reg [31:0] n23968_o;
  wire [1:0] n23969_o;
  reg [31:0] n23970_o;
  wire [1:0] n23971_o;
  reg [31:0] n23972_o;
  wire [1:0] n23973_o;
  reg [31:0] n23974_o;
  wire [35:0] n23975_o;
  wire [35:0] n23976_o;
  wire [35:0] n23977_o;
  assign status_o = n23643_o;
  assign mem_req_o_adr = n22432_o;
  assign mem_req_o_we = n22433_o;
  assign mem_req_o_ena = n22434_o;
  assign mem_req_o_dat = n22435_o;
  assign agent_txreq_o_av = n22437_o;
  assign agent_txreq_o_data = n22438_o;
  assign agent_txreq_o_comm = n22439_o;
  assign agent_txreq_o_we = n22440_o;
  assign agent_rxreq_o_re = n22443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  assign n22432_o = n23652_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:136:3  */
  assign n22433_o = n23652_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:74  */
  assign n22434_o = n23652_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22435_o = n23652_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n22437_o = n23645_o[0];
  assign n22438_o = n23645_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:67:3  */
  assign n22439_o = n23645_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:69:14  */
  assign n22440_o = n23645_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n22441_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  assign n22443_o = n23647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:138:5  */
  assign n22444_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:202:10  */
  assign tx_arbi0_grant = tx_arbi0_grant_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:203:10  */
  assign tx_arb_req = n22820_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:204:10  */
  assign tx_arb_ack = n23130_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:206:10  */
  assign r = n23668_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:206:13  */
  assign rin = n23653_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:212:3  */
  round_robin_arb_2 tx_arbi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .req_i(tx_arb_req),
    .ack_i(tx_arb_ack),
    .grant_comb_o(),
    .grant_o(tx_arbi0_grant_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:16  */
  assign n22460_o = tx_arbi0_grant[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22464_o = n22460_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22468_o = n22460_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22470_o = n22460_o ? 32'b00000000000000000000000000000001 : 32'bX;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:16  */
  assign n22471_o = tx_arbi0_grant[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22476_o = n22482_o ? 1'b0 : n22468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22477_o = n22483_o ? 32'b00000000000000000000000000000000 : n22470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22479_o = n22471_o & n22464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22480_o = n22471_o & n22464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22482_o = n22464_o & n22479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n22483_o = n22464_o & n22480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:183:5  */
  assign n22489_o = n22476_o ? 32'b00000000000000000000000000000000 : n22477_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:244:5  */
  assign n22490_o = n22489_o[0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:45  */
  assign n22491_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:48  */
  assign n22492_o = n22491_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:19  */
  assign n22494_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:43  */
  assign n22495_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:46  */
  assign n22496_o = n22495_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:57  */
  assign n22497_o = n22496_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:251:65  */
  assign n22498_o = n22497_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:12  */
  assign n22499_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:252:15  */
  assign n22500_o = n22499_o[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:20  */
  assign n22502_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:57  */
  assign n22504_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:60  */
  assign n22505_o = n22504_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:71  */
  assign n22506_o = n22505_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:44  */
  assign n22509_o = 3'b111 - n22506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:254:51  */
  assign n22512_o = mem_rsp_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22513_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:43  */
  assign n22515_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:46  */
  assign n22516_o = n22515_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:57  */
  assign n22517_o = n22516_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:255:70  */
  assign n22519_o = n22517_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:43  */
  assign n22520_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:46  */
  assign n22521_o = n22520_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:57  */
  assign n22522_o = n22521_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:256:68  */
  assign n22524_o = n22522_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:43  */
  assign n22525_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:46  */
  assign n22526_o = n22525_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:57  */
  assign n22527_o = n22526_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:257:69  */
  assign n22529_o = n22527_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22530_o = {n22519_o, n22529_o};
  assign n22531_o = r[12:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22532_o = n22538_o ? n22524_o : n22531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22533_o = r[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22534_o = n22540_o ? n22530_o : n22533_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22535_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22536_o = n22544_o ? n23740_o : n22535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22538_o = n22494_o & n22500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22540_o = n22494_o & n22500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22541_o = r[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22542_o = n22494_o ? n22498_o : n22541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22544_o = n22494_o & n22500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22546_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:257:3  */
  assign n22548_o = r[22:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:580:12  */
  assign n22550_o = r[74:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:276:14  */
  assign n22551_o = r[725:694];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:10  */
  assign n22553_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:13  */
  assign n22554_o = n22553_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:24  */
  assign n22555_o = n22554_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:51  */
  assign n22556_o = n22444_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:54  */
  assign n22557_o = ~n22556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:33  */
  assign n22558_o = n22555_o & n22557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:18  */
  assign n22560_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:55  */
  assign n22562_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:58  */
  assign n22563_o = n22562_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:69  */
  assign n22564_o = n22563_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n22567_o = 3'b111 - n22564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:266:55  */
  assign n22570_o = n22444_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:43  */
  assign n22572_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:46  */
  assign n22573_o = n22572_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:57  */
  assign n22574_o = n22573_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:267:70  */
  assign n22576_o = n22574_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:43  */
  assign n22577_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:46  */
  assign n22578_o = n22577_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:57  */
  assign n22579_o = n22578_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:268:68  */
  assign n22581_o = n22579_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:43  */
  assign n22582_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:46  */
  assign n22583_o = n22582_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:57  */
  assign n22584_o = n22583_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:269:69  */
  assign n22586_o = n22584_o - 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:258:14  */
  assign n22587_o = {n22576_o, n22586_o};
  assign n22588_o = r[88:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22589_o = n22558_o ? n22581_o : n22588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:225:12  */
  assign n22590_o = r[105:99];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22591_o = n22558_o ? n22587_o : n22590_o;
  assign n22594_o = r[78:76];
  assign n22595_o = r[113:106];
  assign n22596_o = r[98:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:10  */
  assign n22597_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:13  */
  assign n22598_o = n22597_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:24  */
  assign n22599_o = n22598_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:39  */
  assign n22600_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:42  */
  assign n22601_o = n22600_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:53  */
  assign n22602_o = n22601_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:56  */
  assign n22603_o = ~n22602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:33  */
  assign n22604_o = n22599_o & n22603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:43  */
  assign n22605_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:46  */
  assign n22606_o = n22605_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:57  */
  assign n22607_o = n22606_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:276:70  */
  assign n22609_o = n22607_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:43  */
  assign n22610_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:46  */
  assign n22611_o = n22610_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:57  */
  assign n22612_o = n22611_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:277:68  */
  assign n22614_o = n22612_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:43  */
  assign n22615_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:46  */
  assign n22616_o = n22615_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:57  */
  assign n22617_o = n22616_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:278:69  */
  assign n22619_o = n22617_o - 4'b0001;
  assign n22620_o = {n22609_o, n22619_o, n22614_o};
  assign n22621_o = {n22534_o, n22548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22622_o = n22604_o ? n22620_o : n22621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:19  */
  assign n22623_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:12  */
  assign n22624_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:15  */
  assign n22625_o = n22624_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:26  */
  assign n22626_o = n22625_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:34  */
  assign n22627_o = n22626_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:43  */
  assign n22628_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:46  */
  assign n22629_o = n22628_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:57  */
  assign n22630_o = n22629_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:286:70  */
  assign n22632_o = n22630_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:43  */
  assign n22633_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:46  */
  assign n22634_o = n22633_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:57  */
  assign n22635_o = n22634_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:287:68  */
  assign n22637_o = n22635_o - 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:43  */
  assign n22638_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:46  */
  assign n22639_o = n22638_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:57  */
  assign n22640_o = n22639_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:288:69  */
  assign n22642_o = n22640_o - 4'b0001;
  assign n22643_o = {n22632_o, n22642_o, n22637_o};
  assign n22644_o = {n22591_o, n22596_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n22645_o = n22627_o ? n22643_o : n22644_o;
  assign n22646_o = {n22591_o, n22596_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n22647_o = n22623_o ? n22645_o : n22646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:16  */
  assign n22648_o = ctrl_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:20  */
  assign n22649_o = n22648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:50  */
  assign n22650_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:54  */
  assign n22651_o = n22650_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:61  */
  assign n22653_o = n22651_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:32  */
  assign n22654_o = n22649_o & n22653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:65  */
  assign n22657_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:69  */
  assign n22658_o = n22657_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:65  */
  assign n22659_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:69  */
  assign n22660_o = n22659_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:65  */
  assign n22661_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:69  */
  assign n22662_o = n22661_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:60  */
  assign n22663_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:64  */
  assign n22664_o = n22663_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:51  */
  assign n22665_o = ~n22664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:26  */
  assign n22667_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:30  */
  assign n22668_o = n22667_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:37  */
  assign n22670_o = $unsigned(n22668_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:306:74  */
  assign n22671_o = cfg_i[58:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:9  */
  assign n22672_o = n22670_o ? n22671_o : 4'b1000;
  assign n22673_o = {n22672_o, n22660_o, n22658_o};
  assign n22674_o = {n22665_o, n22662_o};
  assign n22675_o = {1'b1, 1'b1};
  assign n22676_o = n23812_o[569:546];
  assign n22677_o = n23740_o[569:546];
  assign n22678_o = r[683:660];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22679_o = n22544_o ? n22677_o : n22678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22680_o = n22558_o ? n22676_o : n22679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22681_o = n22654_o ? n22673_o : n22680_o;
  assign n22682_o = n23812_o[576:573];
  assign n22683_o = n23740_o[576:573];
  assign n22684_o = r[690:687];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22685_o = n22544_o ? n22683_o : n22684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22686_o = n22558_o ? n22682_o : n22685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22687_o = n22654_o ? n22674_o : n22686_o;
  assign n22688_o = n23812_o[579:578];
  assign n22689_o = n23740_o[579:578];
  assign n22690_o = r[693:692];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22691_o = n22544_o ? n22689_o : n22690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22692_o = n22558_o ? n22688_o : n22691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22693_o = n22654_o ? n22675_o : n22692_o;
  assign n22709_o = n23812_o[572:570];
  assign n22710_o = n23740_o[572:570];
  assign n22711_o = r[686:684];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22712_o = n22544_o ? n22710_o : n22711_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22713_o = n22558_o ? n22709_o : n22712_o;
  assign n22714_o = n23812_o[577];
  assign n22715_o = n23740_o[577];
  assign n22716_o = r[691];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22717_o = n22544_o ? n22715_o : n22716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22718_o = n22558_o ? n22714_o : n22717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:16  */
  assign n22719_o = ctrl_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:20  */
  assign n22720_o = n22719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:50  */
  assign n22721_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:54  */
  assign n22722_o = n22721_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:61  */
  assign n22724_o = n22722_o != 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:32  */
  assign n22725_o = n22720_o & n22724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:65  */
  assign n22728_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:299:69  */
  assign n22729_o = n22728_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:65  */
  assign n22730_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:300:69  */
  assign n22731_o = n22730_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:65  */
  assign n22732_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:301:69  */
  assign n22733_o = n22732_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:60  */
  assign n22734_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:64  */
  assign n22735_o = n22734_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:302:51  */
  assign n22736_o = ~n22735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:26  */
  assign n22738_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:30  */
  assign n22739_o = n22738_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:37  */
  assign n22741_o = $unsigned(n22739_o) < $unsigned(10'b0000001000);
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:306:74  */
  assign n22742_o = cfg_i[22:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:305:9  */
  assign n22743_o = n22741_o ? n22742_o : 4'b1000;
  assign n22744_o = {n22743_o, n22731_o, n22729_o};
  assign n22745_o = {n22736_o, n22733_o};
  assign n22746_o = {1'b1, 1'b1};
  assign n22747_o = n23812_o[279:256];
  assign n22748_o = n23740_o[279:256];
  assign n22749_o = r[393:370];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22750_o = n22544_o ? n22748_o : n22749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22751_o = n22558_o ? n22747_o : n22750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22752_o = n22725_o ? n22744_o : n22751_o;
  assign n22753_o = n23812_o[286:283];
  assign n22754_o = n23740_o[286:283];
  assign n22755_o = r[400:397];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22756_o = n22544_o ? n22754_o : n22755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22757_o = n22558_o ? n22753_o : n22756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22758_o = n22725_o ? n22745_o : n22757_o;
  assign n22759_o = n23812_o[289:288];
  assign n22760_o = n23740_o[289:288];
  assign n22761_o = r[403:402];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22762_o = n22544_o ? n22760_o : n22761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22763_o = n22558_o ? n22759_o : n22762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:296:7  */
  assign n22764_o = n22725_o ? n22746_o : n22763_o;
  assign n22770_o = n23812_o[255:0];
  assign n22771_o = n23740_o[255:0];
  assign n22772_o = r[369:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22773_o = n22544_o ? n22771_o : n22772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22774_o = n22558_o ? n22770_o : n22773_o;
  assign n22780_o = n23812_o[282:280];
  assign n22781_o = n23740_o[282:280];
  assign n22782_o = r[396:394];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22783_o = n22544_o ? n22781_o : n22782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22784_o = n22558_o ? n22780_o : n22783_o;
  assign n22785_o = n23812_o[545:290];
  assign n22786_o = n23740_o[545:290];
  assign n22787_o = r[659:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22788_o = n22544_o ? n22786_o : n22787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22789_o = n22558_o ? n22785_o : n22788_o;
  assign n22790_o = n23812_o[287];
  assign n22791_o = n23740_o[287];
  assign n22792_o = r[401];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n22793_o = n22544_o ? n22791_o : n22792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:264:5  */
  assign n22794_o = n22558_o ? n22790_o : n22793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:315:39  */
  assign n22796_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:22  */
  assign n22802_o = n22796_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:26  */
  assign n22803_o = n22802_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:43  */
  assign n22804_o = n22796_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:47  */
  assign n22805_o = n22804_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:58  */
  assign n22806_o = n22805_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:66  */
  assign n22807_o = n22806_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:37  */
  assign n22808_o = ~n22807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:33  */
  assign n22809_o = n22803_o & n22808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:22  */
  assign n22812_o = n22796_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:26  */
  assign n22813_o = n22812_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:43  */
  assign n22814_o = n22796_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:47  */
  assign n22815_o = n22814_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:58  */
  assign n22816_o = n22815_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:66  */
  assign n22817_o = n22816_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:37  */
  assign n22818_o = ~n22817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:156:33  */
  assign n22819_o = n22813_o & n22818_o;
  assign n22820_o = {n22819_o, n22809_o};
  assign n22821_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22550_o, n22622_o, n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:12  */
  assign n22822_o = n22821_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:15  */
  assign n22823_o = n22822_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:57  */
  assign n22825_o = n22820_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:31  */
  assign n22827_o = n22825_o ? 3'b001 : n22546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:321:7  */
  assign n22829_o = n22823_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:78  */
  assign n22831_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n22833_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22550_o, n22622_o, n22532_o, n22546_o};
  assign n22837_o = n23815_o[287:280];
  assign n22838_o = n23815_o[275:256];
  assign n22839_o = r[74:35];
  assign n22840_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22839_o, n22837_o, 4'b1000, n22838_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:36  */
  assign n22841_o = n22840_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:39  */
  assign n22842_o = n22841_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:50  */
  assign n22843_o = n22842_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:61  */
  assign n22845_o = $unsigned(n22843_o) < $unsigned(10'b0000001000);
  assign n22846_o = r[74:35];
  assign n22847_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22846_o, n22837_o, 4'b1000, n22838_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:329:93  */
  assign n22848_o = n22847_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:328:31  */
  assign n22849_o = n22845_o ? n22848_o : 4'b1000;
  assign n22852_o = n23815_o[286:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:56  */
  assign n22854_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:59  */
  assign n22855_o = n22854_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:51  */
  assign n22856_o = mem_wait_i | n22855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n22860_o = n22856_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n22861_o = n22856_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:336:31  */
  assign n22862_o = n22856_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:7  */
  assign n22864_o = n22823_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:45  */
  assign n22865_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:57  */
  assign n22866_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:60  */
  assign n22867_o = n22866_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:69  */
  assign n22868_o = ~n22867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:51  */
  assign n22869_o = n22865_o & n22868_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n22873_o = n22869_o ? 3'b011 : n22546_o;
  assign n22874_o = r[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n22875_o = n22869_o ? 1'b1 : n22874_o;
  assign n22876_o = r[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:31  */
  assign n22877_o = n22869_o ? 1'b1 : n22876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:342:7  */
  assign n22879_o = n22823_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:45  */
  assign n22880_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:42  */
  assign n22882_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:54  */
  assign n22885_o = n23818_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:65  */
  assign n22886_o = ~n22885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:69  */
  assign n22887_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:72  */
  assign n22888_o = n22887_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:83  */
  assign n22889_o = n22888_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:91  */
  assign n22890_o = n22889_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:350:96  */
  assign n22892_o = n22890_o + 3'b001;
  assign n22893_o = r[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:33  */
  assign n22894_o = n22886_o ? n22892_o : n22893_o;
  assign n22895_o = r[74:33];
  assign n22896_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22895_o, n22894_o, n22622_o, n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:38  */
  assign n22897_o = n22896_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:41  */
  assign n22898_o = n22897_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:52  */
  assign n22899_o = n22898_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:353:64  */
  assign n22901_o = n22899_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22905_o = n22910_o ? 3'b100 : n22546_o;
  assign n22906_o = r[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22907_o = n22914_o ? 1'b0 : n22906_o;
  assign n22908_o = r[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22909_o = n22916_o ? 1'b0 : n22908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22910_o = n22880_o & n22901_o;
  assign n22911_o = r[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22912_o = n22880_o ? n22894_o : n22911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22914_o = n22880_o & n22901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:31  */
  assign n22916_o = n22880_o & n22901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:348:7  */
  assign n22918_o = n22823_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:45  */
  assign n22919_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:73  */
  assign n22923_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:85  */
  assign n22926_o = n23821_o[35:31];
  assign n22930_o = n22620_o[9:0];
  assign n22931_o = n22621_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22932_o = n22604_o ? n22930_o : n22931_o;
  assign n22933_o = r[34:30];
  assign n22934_o = r[67:36];
  assign n22935_o = r[74];
  assign n22936_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22935_o, 1'b1, n22926_o, n22934_o, 1'b1, n22933_o, 3'b000, 4'b1000, n22932_o, n22532_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:38  */
  assign n22937_o = n22936_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:41  */
  assign n22938_o = n22937_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:52  */
  assign n22939_o = n22938_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:63  */
  assign n22941_o = $unsigned(n22939_o) < $unsigned(10'b0000001000);
  assign n22942_o = n22620_o[9:0];
  assign n22943_o = n22621_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22944_o = n22604_o ? n22942_o : n22943_o;
  assign n22945_o = r[34:30];
  assign n22946_o = r[67:36];
  assign n22947_o = r[74];
  assign n22948_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22947_o, 1'b1, n22926_o, n22946_o, 1'b1, n22945_o, 3'b000, 4'b1000, n22944_o, n22532_o, 3'b110};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:369:93  */
  assign n22949_o = n22948_o[16:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:368:33  */
  assign n22950_o = n22941_o ? n22949_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:50  */
  assign n22951_o = n22441_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:33  */
  assign n22954_o = n22951_o ? 3'b101 : 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:372:33  */
  assign n22955_o = n22951_o ? 1'b0 : 1'b1;
  assign n22956_o = {3'b000, n22950_o};
  assign n22957_o = {n22955_o, n22926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22958_o = n22919_o ? n22954_o : n22546_o;
  assign n22959_o = n22620_o[16:10];
  assign n22960_o = n22621_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n22961_o = n22604_o ? n22959_o : n22960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22962_o = n22919_o ? n22956_o : n22961_o;
  assign n22963_o = r[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22964_o = n22919_o ? 1'b1 : n22963_o;
  assign n22965_o = r[73:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:31  */
  assign n22966_o = n22919_o ? n22957_o : n22965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:360:7  */
  assign n22968_o = n22823_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:48  */
  assign n22969_o = n22441_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:53  */
  assign n22970_o = ~n22969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:31  */
  assign n22973_o = n22970_o ? 3'b110 : n22546_o;
  assign n22974_o = r[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:31  */
  assign n22975_o = n22970_o ? 1'b1 : n22974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:378:7  */
  assign n22977_o = n22823_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:48  */
  assign n22979_o = n22441_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:65  */
  assign n22980_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:68  */
  assign n22981_o = n22980_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:79  */
  assign n22982_o = n22981_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:106  */
  assign n22983_o = n22441_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:88  */
  assign n22984_o = n22982_o & n22983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:59  */
  assign n22985_o = n22979_o | n22984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:385:31  */
  assign n22988_o = n22985_o ? 1'b0 : 1'b1;
  assign n22989_o = r[34:30];
  assign n22990_o = r[72:36];
  assign n22991_o = r[74];
  assign n22992_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n22991_o, n22988_o, n22990_o, 1'b0, n22989_o, n22622_o, n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:36  */
  assign n22993_o = n22992_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:39  */
  assign n22994_o = n22993_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:50  */
  assign n22995_o = n22994_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:62  */
  assign n22997_o = n22995_o == 4'b0001;
  assign n22998_o = r[34:30];
  assign n22999_o = r[72:36];
  assign n23000_o = r[74];
  assign n23001_o = {n22551_o, n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n23000_o, n22988_o, n22999_o, 1'b0, n22998_o, n22622_o, n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:72  */
  assign n23002_o = n23001_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:75  */
  assign n23003_o = n23002_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:86  */
  assign n23004_o = n23003_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:97  */
  assign n23006_o = n23004_o == 10'b0000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:66  */
  assign n23007_o = n22997_o & n23006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:44  */
  assign n23009_o = 1'b1 - n22490_o;
  assign n23011_o = {n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o};
  assign n23014_o = {n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:395:31  */
  assign n23015_o = n23007_o ? n23831_o : n23014_o;
  assign n23016_o = r[34:30];
  assign n23017_o = r[72:36];
  assign n23018_o = r[74];
  assign n23019_o = {n22551_o, n23015_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n23018_o, n22988_o, n23017_o, 1'b0, n23016_o, n22622_o, n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:36  */
  assign n23020_o = n23019_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:39  */
  assign n23021_o = n23020_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:50  */
  assign n23022_o = n23021_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:62  */
  assign n23024_o = n23022_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:44  */
  assign n23027_o = 1'b1 - n22490_o;
  assign n23029_o = n22620_o[13:0];
  assign n23030_o = n22621_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23031_o = n22604_o ? n23029_o : n23030_o;
  assign n23032_o = r[34:30];
  assign n23033_o = r[72:36];
  assign n23034_o = r[74];
  assign n23035_o = {n22551_o, n23015_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n23034_o, n22988_o, n23033_o, 1'b0, n23032_o, 3'b000, n23031_o, n22532_o, n22546_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:75  */
  assign n23036_o = n23035_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:78  */
  assign n23037_o = n23036_o[34:3];
  assign n23041_o = n22620_o[13:0];
  assign n23042_o = n22621_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23043_o = n22604_o ? n23041_o : n23042_o;
  assign n23044_o = r[34:30];
  assign n23045_o = r[72:36];
  assign n23046_o = r[74];
  assign n23047_o = {n22551_o, n23841_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n23046_o, 1'b0, n23045_o, 1'b0, n23044_o, 3'b000, n23043_o, n22532_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:38  */
  assign n23048_o = n23047_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:41  */
  assign n23049_o = n23048_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:52  */
  assign n23050_o = n23049_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:63  */
  assign n23052_o = n23050_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:46  */
  assign n23054_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:46  */
  assign n23059_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:33  */
  assign n23064_o = n23052_o ? 3'b000 : 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:406:33  */
  assign n23065_o = n23052_o ? n23860_o : n23841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23066_o = n23024_o ? n23064_o : n22546_o;
  assign n23067_o = n22620_o[16:14];
  assign n23068_o = n22621_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23069_o = n22604_o ? n23067_o : n23068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23070_o = n23024_o ? 3'b000 : n23069_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23071_o = n23024_o ? 1'b0 : n22988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23072_o = n23024_o ? n23065_o : n23015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:399:31  */
  assign n23075_o = n23024_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:383:7  */
  assign n23077_o = n22823_o == 3'b110;
  assign n23078_o = {n23077_o, n22977_o, n22968_o, n22918_o, n22879_o, n22864_o, n22829_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23079_o = n23066_o;
      7'b0100000: n23079_o = n22973_o;
      7'b0010000: n23079_o = n22958_o;
      7'b0001000: n23079_o = n22905_o;
      7'b0000100: n23079_o = n22873_o;
      7'b0000010: n23079_o = n22860_o;
      7'b0000001: n23079_o = n22827_o;
      default: n23079_o = n22546_o;
    endcase
  assign n23080_o = n22620_o[9:0];
  assign n23081_o = n22621_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23082_o = n22604_o ? n23080_o : n23081_o;
  assign n23083_o = {n23082_o, n22532_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23084_o = n23083_o;
      7'b0100000: n23084_o = n23083_o;
      7'b0010000: n23084_o = n23083_o;
      7'b0001000: n23084_o = n23083_o;
      7'b0000100: n23084_o = n23083_o;
      7'b0000010: n23084_o = n22838_o;
      7'b0000001: n23084_o = n23083_o;
      default: n23084_o = n23083_o;
    endcase
  assign n23085_o = n22962_o[3:0];
  assign n23086_o = n22620_o[13:10];
  assign n23087_o = n22621_o[13:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23088_o = n22604_o ? n23086_o : n23087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23089_o = n23088_o;
      7'b0100000: n23089_o = n23088_o;
      7'b0010000: n23089_o = n23085_o;
      7'b0001000: n23089_o = n23088_o;
      7'b0000100: n23089_o = n23088_o;
      7'b0000010: n23089_o = n22849_o;
      7'b0000001: n23089_o = n23088_o;
      default: n23089_o = n23088_o;
    endcase
  assign n23090_o = n22852_o[2:0];
  assign n23091_o = n22962_o[6:4];
  assign n23092_o = n22620_o[16:14];
  assign n23093_o = n22621_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:275:5  */
  assign n23094_o = n22604_o ? n23092_o : n23093_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23095_o = n23070_o;
      7'b0100000: n23095_o = n23094_o;
      7'b0010000: n23095_o = n23091_o;
      7'b0001000: n23095_o = n23094_o;
      7'b0000100: n23095_o = n23094_o;
      7'b0000010: n23095_o = n23090_o;
      7'b0000001: n23095_o = n23094_o;
      default: n23095_o = n23094_o;
    endcase
  assign n23096_o = n22852_o[5:3];
  assign n23097_o = r[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23098_o = n23097_o;
      7'b0100000: n23098_o = n23097_o;
      7'b0010000: n23098_o = n23097_o;
      7'b0001000: n23098_o = n22912_o;
      7'b0000100: n23098_o = n23097_o;
      7'b0000010: n23098_o = n23096_o;
      7'b0000001: n23098_o = n23097_o;
      default: n23098_o = n23097_o;
    endcase
  assign n23099_o = n22852_o[6];
  assign n23100_o = r[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23101_o = n23100_o;
      7'b0100000: n23101_o = n23100_o;
      7'b0010000: n23101_o = n23100_o;
      7'b0001000: n23101_o = n23100_o;
      7'b0000100: n23101_o = n23100_o;
      7'b0000010: n23101_o = n23099_o;
      7'b0000001: n23101_o = n23100_o;
      default: n23101_o = n23100_o;
    endcase
  assign n23102_o = r[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23103_o = n23102_o;
      7'b0100000: n23103_o = n23102_o;
      7'b0010000: n23103_o = n23102_o;
      7'b0001000: n23103_o = n22907_o;
      7'b0000100: n23103_o = n22875_o;
      7'b0000010: n23103_o = n22861_o;
      7'b0000001: n23103_o = n23102_o;
      default: n23103_o = n23102_o;
    endcase
  assign n23104_o = r[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23105_o = 1'b0;
      7'b0100000: n23105_o = n23104_o;
      7'b0010000: n23105_o = n22964_o;
      7'b0001000: n23105_o = n23104_o;
      7'b0000100: n23105_o = n23104_o;
      7'b0000010: n23105_o = n23104_o;
      7'b0000001: n23105_o = n23104_o;
      default: n23105_o = n23104_o;
    endcase
  assign n23106_o = n22966_o[4:0];
  assign n23107_o = r[72:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23108_o = n23107_o;
      7'b0100000: n23108_o = n23107_o;
      7'b0010000: n23108_o = n23106_o;
      7'b0001000: n23108_o = n23107_o;
      7'b0000100: n23108_o = n23107_o;
      7'b0000010: n23108_o = n23107_o;
      7'b0000001: n23108_o = n23107_o;
      default: n23108_o = n23107_o;
    endcase
  assign n23109_o = n22966_o[5];
  assign n23110_o = r[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23111_o = n23071_o;
      7'b0100000: n23111_o = n22975_o;
      7'b0010000: n23111_o = n23109_o;
      7'b0001000: n23111_o = n23110_o;
      7'b0000100: n23111_o = n23110_o;
      7'b0000010: n23111_o = n23110_o;
      7'b0000001: n23111_o = n23110_o;
      default: n23111_o = n23110_o;
    endcase
  assign n23112_o = r[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23113_o = n23112_o;
      7'b0100000: n23113_o = n23112_o;
      7'b0010000: n23113_o = n23112_o;
      7'b0001000: n23113_o = n22909_o;
      7'b0000100: n23113_o = n22877_o;
      7'b0000010: n23113_o = n22862_o;
      7'b0000001: n23113_o = n23112_o;
      default: n23113_o = n23112_o;
    endcase
  assign n23114_o = {n22693_o, n22718_o, n22687_o, n22713_o, n22681_o, n22789_o, n22764_o, n22794_o, n22758_o, n22784_o, n22752_o, n22774_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23115_o = n23072_o;
      7'b0100000: n23115_o = n23114_o;
      7'b0010000: n23115_o = n23114_o;
      7'b0001000: n23115_o = n23114_o;
      7'b0000100: n23115_o = n23114_o;
      7'b0000010: n23115_o = n23114_o;
      7'b0000001: n23115_o = n23114_o;
      default: n23115_o = n23114_o;
    endcase
  assign n23127_o = r[67:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:320:5  */
  always @*
    case (n23078_o)
      7'b1000000: n23130_o = n23075_o;
      7'b0100000: n23130_o = 1'b0;
      7'b0010000: n23130_o = 1'b0;
      7'b0001000: n23130_o = 1'b0;
      7'b0000100: n23130_o = 1'b0;
      7'b0000010: n23130_o = 1'b0;
      7'b0000001: n23130_o = 1'b0;
      default: n23130_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:419:62  */
  assign n23132_o = n22444_o[1];
  assign n23134_o = {n22551_o, n23115_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:12  */
  assign n23135_o = n23134_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:15  */
  assign n23136_o = n23135_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:61  */
  assign n23138_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23144_o = n23138_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23145_o = n23144_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23146_o = n23138_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23147_o = n23146_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23148_o = n23147_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23149_o = n23148_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23150_o = n23145_o & n23149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23153_o = n23138_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23154_o = n23153_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23155_o = n23138_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23156_o = n23155_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23157_o = n23156_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23158_o = n23157_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23159_o = n23154_o & n23158_o;
  assign n23160_o = {n23159_o, n23150_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:72  */
  assign n23162_o = n23160_o != 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:423:92  */
  assign n23165_o = r[693:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23171_o = n23165_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23172_o = n23171_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23173_o = n23165_o[579:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23174_o = n23173_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23175_o = n23174_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23176_o = n23175_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23177_o = n23172_o & n23176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:22  */
  assign n23180_o = n23165_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:26  */
  assign n23181_o = n23180_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:39  */
  assign n23182_o = n23165_o[289:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:43  */
  assign n23183_o = n23182_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:54  */
  assign n23184_o = n23183_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:62  */
  assign n23185_o = n23184_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:168:33  */
  assign n23186_o = n23181_o & n23185_o;
  assign n23187_o = {n23186_o, n23177_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:13  */
  assign n23195_o = n23187_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23202_o = n23195_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23206_o = n23195_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:13  */
  assign n23208_o = n23187_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23210_o = n23219_o ? 1'b0 : n23202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23216_o = n23208_o & n23206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:194:7  */
  assign n23219_o = n23206_o & n23216_o;
  assign n23221_o = r[111:106];
  assign n23222_o = r[113];
  assign n23223_o = {n22551_o, n23115_o, n23222_o, n23210_o, n23221_o, n22647_o, n22589_o, n22594_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:99  */
  assign n23224_o = n23223_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:102  */
  assign n23225_o = n23224_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:77  */
  assign n23228_o = 1'b1 - n23225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:118  */
  assign n23231_o = n23863_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:50  */
  assign n23232_o = n22444_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:33  */
  assign n23237_o = n23232_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:426:33  */
  assign n23238_o = n23232_o ? 1'b0 : 1'b1;
  assign n23239_o = {n23210_o, n23238_o, n23231_o, n23237_o};
  assign n23240_o = r[112:106];
  assign n23241_o = {n23240_o, n22647_o, n22589_o, n22594_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:31  */
  assign n23242_o = n23162_o ? n23239_o : n23241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:422:7  */
  assign n23244_o = n23136_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:48  */
  assign n23245_o = n22444_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:54  */
  assign n23246_o = ~n23245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:31  */
  assign n23249_o = n23246_o ? 3'b010 : n22594_o;
  assign n23250_o = r[111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:31  */
  assign n23251_o = n23246_o ? 1'b1 : n23250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:435:7  */
  assign n23253_o = n23136_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:48  */
  assign n23254_o = n22444_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:66  */
  assign n23255_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:69  */
  assign n23256_o = n23255_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:80  */
  assign n23257_o = n23256_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:107  */
  assign n23258_o = n22444_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:89  */
  assign n23259_o = n23257_o & n23258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:60  */
  assign n23260_o = n23254_o | n23259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:31  */
  assign n23263_o = n23260_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:48  */
  assign n23264_o = n22444_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:447:84  */
  assign n23265_o = n22444_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:47  */
  assign n23267_o = 1'b1 - n23132_o;
  assign n23269_o = r[110:106];
  assign n23270_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n23271_o = {n22551_o, n23115_o, n23270_o, n23265_o, n23263_o, n23269_o, n22647_o, n22589_o, n22594_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:64  */
  assign n23273_o = n23866_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:75  */
  assign n23274_o = n23273_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:83  */
  assign n23275_o = n23274_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:86  */
  assign n23276_o = ~n23275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:33  */
  assign n23278_o = n23276_o ? 3'b110 : n22594_o;
  assign n23279_o = r[110:106];
  assign n23280_o = r[113];
  assign n23281_o = {n22551_o, n23115_o, n23280_o, n23265_o, n23263_o, n23279_o, n22647_o, n22589_o, n23278_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:38  */
  assign n23282_o = n23281_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:41  */
  assign n23283_o = n23282_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:59  */
  assign n23284_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:62  */
  assign n23285_o = n23284_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:54  */
  assign n23286_o = n23283_o != n23285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:46  */
  assign n23288_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:74  */
  assign n23290_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:77  */
  assign n23291_o = n23290_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:83  */
  assign n23294_o = 1'b1 - n23132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:100  */
  assign n23297_o = n23879_o[287:256];
  assign n23298_o = r[110:106];
  assign n23299_o = {n23298_o, n22647_o, n22589_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:453:33  */
  assign n23300_o = n23286_o ? n23297_o : n23299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23301_o = n23393_o ? n23876_o : n23115_o;
  assign n23302_o = r[110:106];
  assign n23303_o = r[113:112];
  assign n23304_o = {n22551_o, n23115_o, n23303_o, n23263_o, n23302_o, n22647_o, n22589_o, n22594_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:38  */
  assign n23305_o = n23304_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:41  */
  assign n23306_o = n23305_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:52  */
  assign n23307_o = n23306_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:64  */
  assign n23309_o = n23307_o == 4'b0000;
  assign n23314_o = r[109:106];
  assign n23315_o = r[112];
  assign n23316_o = {n22551_o, n23115_o, 1'b1, n23315_o, 1'b0, 1'b1, n23314_o, n22647_o, n22589_o, 3'b100, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:60  */
  assign n23317_o = n23316_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:63  */
  assign n23318_o = n23317_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:55  */
  assign n23319_o = mem_wait_i | n23318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:83  */
  assign n23320_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:86  */
  assign n23321_o = n23320_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:78  */
  assign n23322_o = n23319_o | n23321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n23326_o = n23322_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n23327_o = n23322_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:464:35  */
  assign n23328_o = n23322_o ? 1'b0 : 1'b1;
  assign n23331_o = n22643_o[9:0];
  assign n23332_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23333_o = n22627_o ? n23331_o : n23332_o;
  assign n23334_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23335_o = n22623_o ? n23333_o : n23334_o;
  assign n23336_o = r[109:106];
  assign n23337_o = r[112];
  assign n23338_o = {n22551_o, n23115_o, n23328_o, n23337_o, 1'b0, n23327_o, n23336_o, 3'b000, 4'b1000, n23335_o, n22589_o, n23326_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:40  */
  assign n23339_o = n23338_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:43  */
  assign n23340_o = n23339_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:54  */
  assign n23341_o = n23340_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:65  */
  assign n23343_o = $unsigned(n23341_o) < $unsigned(10'b0000001000);
  assign n23344_o = n22643_o[9:0];
  assign n23345_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23346_o = n22627_o ? n23344_o : n23345_o;
  assign n23347_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23348_o = n22623_o ? n23346_o : n23347_o;
  assign n23349_o = r[109:106];
  assign n23350_o = r[112];
  assign n23351_o = {n22551_o, n23115_o, n23328_o, n23350_o, 1'b0, n23327_o, n23349_o, 3'b000, 4'b1000, n23348_o, n22589_o, n23326_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:473:98  */
  assign n23352_o = n23351_o[92:89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:472:35  */
  assign n23353_o = n23343_o ? n23352_o : 4'b1000;
  assign n23354_o = {3'b000, n23353_o};
  assign n23355_o = {1'b0, n23327_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23356_o = n23309_o ? n23326_o : n22594_o;
  assign n23357_o = n22643_o[16:10];
  assign n23358_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23359_o = n22627_o ? n23357_o : n23358_o;
  assign n23360_o = n22646_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23361_o = n22623_o ? n23359_o : n23360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23362_o = n23309_o ? n23354_o : n23361_o;
  assign n23363_o = r[110];
  assign n23364_o = {n23263_o, n23363_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23365_o = n23309_o ? n23355_o : n23364_o;
  assign n23366_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:458:33  */
  assign n23367_o = n23309_o ? n23328_o : n23366_o;
  assign n23368_o = {n23300_o, n23278_o};
  assign n23369_o = n23368_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23370_o = n23264_o ? n23369_o : n23356_o;
  assign n23371_o = n23368_o[22:3];
  assign n23372_o = n22643_o[9:0];
  assign n23373_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23374_o = n22627_o ? n23372_o : n23373_o;
  assign n23375_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23376_o = n22623_o ? n23374_o : n23375_o;
  assign n23377_o = {n23376_o, n22589_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23378_o = n23264_o ? n23371_o : n23377_o;
  assign n23379_o = n23368_o[29:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23380_o = n23264_o ? n23379_o : n23362_o;
  assign n23381_o = n23368_o[33:30];
  assign n23382_o = r[109:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23383_o = n23264_o ? n23381_o : n23382_o;
  assign n23384_o = n23365_o[0];
  assign n23385_o = n23368_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23386_o = n23264_o ? n23385_o : n23384_o;
  assign n23387_o = n23365_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23388_o = n23264_o ? n23263_o : n23387_o;
  assign n23389_o = r[112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23390_o = n23264_o ? n23265_o : n23389_o;
  assign n23391_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23392_o = n23264_o ? n23391_o : n23367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:446:31  */
  assign n23393_o = n23264_o & n23286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:440:7  */
  assign n23395_o = n23136_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:45  */
  assign n23396_o = ~mem_wait_i;
  assign n23397_o = {n22551_o, n23115_o, n22595_o, n22647_o, n22589_o, n22594_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:57  */
  assign n23398_o = n23397_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:60  */
  assign n23399_o = n23398_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:69  */
  assign n23400_o = ~n23399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:51  */
  assign n23401_o = n23396_o & n23400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:81  */
  assign n23402_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:84  */
  assign n23403_o = n23402_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:93  */
  assign n23404_o = ~n23403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:75  */
  assign n23405_o = n23401_o & n23404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n23409_o = n23405_o ? 3'b100 : n22594_o;
  assign n23410_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n23411_o = n23405_o ? 1'b1 : n23410_o;
  assign n23412_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:31  */
  assign n23413_o = n23405_o ? 1'b1 : n23412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:478:7  */
  assign n23415_o = n23136_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:45  */
  assign n23416_o = ~mem_wait_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:42  */
  assign n23418_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:54  */
  assign n23421_o = n23882_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:65  */
  assign n23422_o = ~n23421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:74  */
  assign n23423_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:77  */
  assign n23424_o = n23423_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:88  */
  assign n23425_o = n23424_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:96  */
  assign n23426_o = n23425_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:486:101  */
  assign n23428_o = n23426_o + 3'b001;
  assign n23429_o = r[108:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:33  */
  assign n23430_o = n23422_o ? n23428_o : n23429_o;
  assign n23431_o = r[113:109];
  assign n23432_o = {n22551_o, n23115_o, n23431_o, n23430_o, n22647_o, n22589_o, n22594_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:38  */
  assign n23433_o = n23432_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:41  */
  assign n23434_o = n23433_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:52  */
  assign n23435_o = n23434_o[23:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:64  */
  assign n23437_o = n23435_o == 4'b0000;
  assign n23444_o = n22643_o[9:0];
  assign n23445_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23446_o = n22627_o ? n23444_o : n23445_o;
  assign n23447_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23448_o = n22623_o ? n23446_o : n23447_o;
  assign n23449_o = r[109];
  assign n23450_o = r[112];
  assign n23451_o = {n22551_o, n23115_o, 1'b0, n23450_o, 1'b1, 1'b0, n23449_o, n23430_o, 3'b000, 4'b1000, n23448_o, n22589_o, 3'b010, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:40  */
  assign n23452_o = n23451_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:43  */
  assign n23453_o = n23452_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:54  */
  assign n23454_o = n23453_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:65  */
  assign n23456_o = $unsigned(n23454_o) < $unsigned(10'b0000001000);
  assign n23457_o = n22643_o[9:0];
  assign n23458_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23459_o = n22627_o ? n23457_o : n23458_o;
  assign n23460_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23461_o = n22623_o ? n23459_o : n23460_o;
  assign n23462_o = r[109];
  assign n23463_o = r[112];
  assign n23464_o = {n22551_o, n23115_o, 1'b0, n23463_o, 1'b1, 1'b0, n23462_o, n23430_o, 3'b000, 4'b1000, n23461_o, n22589_o, 3'b010, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:498:98  */
  assign n23465_o = n23464_o[82:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:497:35  */
  assign n23466_o = n23456_o ? n23465_o : 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:52  */
  assign n23467_o = n22444_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:35  */
  assign n23470_o = n23467_o ? 3'b001 : 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:501:35  */
  assign n23471_o = n23467_o ? 1'b0 : 1'b1;
  assign n23472_o = n22643_o[9:0];
  assign n23473_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23474_o = n22627_o ? n23472_o : n23473_o;
  assign n23475_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23476_o = n22623_o ? n23474_o : n23475_o;
  assign n23477_o = r[109];
  assign n23478_o = r[112];
  assign n23479_o = {n22551_o, n23115_o, 1'b0, n23478_o, n23471_o, 1'b0, n23477_o, n23430_o, 3'b000, n23466_o, n23476_o, n22589_o, n23470_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:40  */
  assign n23480_o = n23479_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:43  */
  assign n23481_o = n23480_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:54  */
  assign n23482_o = n23481_o[19:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:65  */
  assign n23484_o = n23482_o == 10'b0000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:48  */
  assign n23488_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:48  */
  assign n23493_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n23497_o = n23484_o ? 3'b000 : n23470_o;
  assign n23498_o = r[109];
  assign n23499_o = {1'b0, n23498_o, n23430_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n23500_o = n23484_o ? 5'b00000 : n23499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:506:35  */
  assign n23501_o = n23484_o ? n23901_o : n23115_o;
  assign n23502_o = {n23471_o, n23500_o, 3'b000, n23466_o};
  assign n23503_o = {n23501_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23504_o = n23516_o ? n23497_o : n22594_o;
  assign n23505_o = n22643_o[16:10];
  assign n23506_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23507_o = n22627_o ? n23505_o : n23506_o;
  assign n23508_o = n22646_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23509_o = n22623_o ? n23507_o : n23508_o;
  assign n23510_o = r[111:109];
  assign n23511_o = {n23510_o, n23430_o, n23509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:33  */
  assign n23512_o = n23437_o ? n23502_o : n23511_o;
  assign n23513_o = r[113];
  assign n23514_o = {n23115_o, n23513_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:489:33  */
  assign n23515_o = n23437_o ? n23503_o : n23514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23516_o = n23416_o & n23437_o;
  assign n23517_o = n22643_o[16:10];
  assign n23518_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23519_o = n22627_o ? n23517_o : n23518_o;
  assign n23520_o = n22646_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23521_o = n22623_o ? n23519_o : n23520_o;
  assign n23522_o = r[111:106];
  assign n23523_o = {n23522_o, n23521_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23524_o = n23416_o ? n23512_o : n23523_o;
  assign n23525_o = r[113];
  assign n23526_o = {n23115_o, n23525_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:31  */
  assign n23527_o = n23416_o ? n23515_o : n23526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:484:7  */
  assign n23529_o = n23136_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:42  */
  assign n23532_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:42  */
  assign n23537_o = 1'b1 - n22492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:516:7  */
  assign n23542_o = n23136_o == 3'b110;
  assign n23543_o = {n23542_o, n23529_o, n23415_o, n23395_o, n23253_o, n23244_o};
  assign n23544_o = n23242_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23545_o = n22594_o;
      6'b010000: n23545_o = n23504_o;
      6'b001000: n23545_o = n23409_o;
      6'b000100: n23545_o = n23370_o;
      6'b000010: n23545_o = n23249_o;
      6'b000001: n23545_o = n23544_o;
      default: n23545_o = n22594_o;
    endcase
  assign n23546_o = n23242_o[22:3];
  assign n23547_o = n22643_o[9:0];
  assign n23548_o = n22644_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23549_o = n22627_o ? n23547_o : n23548_o;
  assign n23550_o = n22646_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23551_o = n22623_o ? n23549_o : n23550_o;
  assign n23552_o = {n23551_o, n22589_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23553_o = n23552_o;
      6'b010000: n23553_o = n23552_o;
      6'b001000: n23553_o = n23552_o;
      6'b000100: n23553_o = n23378_o;
      6'b000010: n23553_o = n23552_o;
      6'b000001: n23553_o = n23546_o;
      default: n23553_o = n23552_o;
    endcase
  assign n23554_o = n23242_o[29:23];
  assign n23555_o = n23524_o[6:0];
  assign n23556_o = n22643_o[16:10];
  assign n23557_o = n22644_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:285:7  */
  assign n23558_o = n22627_o ? n23556_o : n23557_o;
  assign n23559_o = n22646_o[16:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:284:5  */
  assign n23560_o = n22623_o ? n23558_o : n23559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23561_o = n23560_o;
      6'b010000: n23561_o = n23555_o;
      6'b001000: n23561_o = n23560_o;
      6'b000100: n23561_o = n23380_o;
      6'b000010: n23561_o = n23560_o;
      6'b000001: n23561_o = n23554_o;
      default: n23561_o = n23560_o;
    endcase
  assign n23562_o = n23242_o[33:30];
  assign n23563_o = n23524_o[10:7];
  assign n23564_o = r[109:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23565_o = n23564_o;
      6'b010000: n23565_o = n23563_o;
      6'b001000: n23565_o = n23564_o;
      6'b000100: n23565_o = n23383_o;
      6'b000010: n23565_o = n23564_o;
      6'b000001: n23565_o = n23562_o;
      default: n23565_o = n23564_o;
    endcase
  assign n23566_o = n23242_o[34];
  assign n23567_o = n23524_o[11];
  assign n23568_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23569_o = n23568_o;
      6'b010000: n23569_o = n23567_o;
      6'b001000: n23569_o = n23411_o;
      6'b000100: n23569_o = n23386_o;
      6'b000010: n23569_o = n23568_o;
      6'b000001: n23569_o = n23566_o;
      default: n23569_o = n23568_o;
    endcase
  assign n23570_o = n23242_o[35];
  assign n23571_o = n23524_o[12];
  assign n23572_o = r[111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23573_o = 1'b0;
      6'b010000: n23573_o = n23571_o;
      6'b001000: n23573_o = n23572_o;
      6'b000100: n23573_o = n23388_o;
      6'b000010: n23573_o = n23251_o;
      6'b000001: n23573_o = n23570_o;
      default: n23573_o = n23572_o;
    endcase
  assign n23574_o = n23242_o[36];
  assign n23575_o = r[112];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23576_o = n23575_o;
      6'b010000: n23576_o = n23575_o;
      6'b001000: n23576_o = n23575_o;
      6'b000100: n23576_o = n23390_o;
      6'b000010: n23576_o = n23575_o;
      6'b000001: n23576_o = n23574_o;
      default: n23576_o = n23575_o;
    endcase
  assign n23577_o = n23527_o[0];
  assign n23578_o = r[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23579_o = n23578_o;
      6'b010000: n23579_o = n23577_o;
      6'b001000: n23579_o = n23413_o;
      6'b000100: n23579_o = n23392_o;
      6'b000010: n23579_o = n23578_o;
      6'b000001: n23579_o = n23578_o;
      default: n23579_o = n23578_o;
    endcase
  assign n23580_o = n23527_o[580:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:421:5  */
  always @*
    case (n23543_o)
      6'b100000: n23581_o = n23920_o;
      6'b010000: n23581_o = n23580_o;
      6'b001000: n23581_o = n23115_o;
      6'b000100: n23581_o = n23301_o;
      6'b000010: n23581_o = n23115_o;
      6'b000001: n23581_o = n23115_o;
      default: n23581_o = n23115_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:42  */
  assign n23592_o = 1'b1 - n22492_o;
  assign n23594_o = {n22551_o, n23581_o, n23579_o, n23576_o, n23573_o, n23569_o, n23565_o, n23561_o, n23553_o, n23545_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:79  */
  assign n23595_o = n23594_o[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:82  */
  assign n23596_o = n23595_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:93  */
  assign n23597_o = n23596_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:66  */
  assign n23600_o = 3'b111 - n23597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23603_o = {n22551_o, n23581_o, n23579_o, n23576_o, n23573_o, n23569_o, n23565_o, n23561_o, n23553_o, n23545_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:42  */
  assign n23606_o = 1'b1 - n22490_o;
  assign n23608_o = {n23947_o, n23581_o, n23579_o, n23576_o, n23573_o, n23569_o, n23565_o, n23561_o, n23553_o, n23545_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:79  */
  assign n23609_o = n23608_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:82  */
  assign n23610_o = n23609_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:93  */
  assign n23611_o = n23610_o[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:66  */
  assign n23614_o = 3'b111 - n23611_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23617_o = {n23947_o, n23581_o, n23579_o, n23576_o, n23573_o, n23569_o, n23565_o, n23561_o, n23553_o, n23545_o, n22542_o, n23113_o, n23111_o, n23108_o, n23127_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  assign n23619_o = {n23947_o, n23581_o, n23579_o, n23576_o, n23573_o, n23569_o, n23565_o, n23561_o, n23553_o, n23545_o, n22542_o, n23113_o, n23111_o, n23108_o, n23974_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:10  */
  assign n23620_o = n23619_o[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:13  */
  assign n23621_o = n23620_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:24  */
  assign n23622_o = n23621_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:71  */
  assign n23624_o = 1'b1 - n22490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:83  */
  assign n23627_o = n23977_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:49  */
  assign n23628_o = {16'b0, n23627_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:534:5  */
  assign n23629_o = n23622_o ? n23628_o : n23974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:10  */
  assign n23630_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:13  */
  assign n23631_o = n23630_o[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:20  */
  assign n23632_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:23  */
  assign n23633_o = n23632_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:542:34  */
  assign n23634_o = n23633_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:20  */
  assign n23635_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:23  */
  assign n23636_o = n23635_o[34:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:544:34  */
  assign n23637_o = n23636_o[31:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:541:5  */
  assign n23638_o = n23631_o ? n23634_o : n23637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:30  */
  assign n23639_o = r[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:34  */
  assign n23640_o = n23639_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:30  */
  assign n23641_o = r[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:551:34  */
  assign n23642_o = n23641_o[289];
  assign n23643_o = {n23640_o, n23642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:565:25  */
  assign n23644_o = r[75:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:565:28  */
  assign n23645_o = n23644_o[73:35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:566:25  */
  assign n23646_o = r[113:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:566:28  */
  assign n23647_o = n23646_o[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:56  */
  assign n23648_o = n23638_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:77  */
  assign n23649_o = n23638_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:96  */
  assign n23650_o = n23638_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:568:109  */
  assign n23651_o = r[725:694];
  assign n23652_o = {n23651_o, n23650_o, n23649_o, n23648_o};
  assign n23653_o = {n23947_o, n23581_o, n23579_o, n23576_o, n23573_o, n23569_o, n23565_o, n23561_o, n23553_o, n23545_o, n22542_o, n23113_o, n23111_o, n23108_o, n23629_o, n23105_o, n23103_o, n23101_o, n23098_o, n23095_o, n23089_o, n23084_o, n23079_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:578:18  */
  assign n23658_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:582:9  */
  assign n23661_o = init_i ? 726'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:580:5  */
  assign n23667_o = en_i ? n23661_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:580:5  */
  always @(posedge clk_i or posedge n23658_o)
    if (n23658_o)
      n23668_q <= 726'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n23668_q <= n23667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:43  */
  assign n23669_o = {n22502_o, n22509_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23670_o = n23669_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23671_o = ~n23670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23672_o = n23669_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23673_o = ~n23672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23674_o = n23671_o & n23673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23675_o = n23671_o & n23672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23676_o = n23670_o & n23673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23677_o = n23670_o & n23672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23678_o = n23669_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23679_o = ~n23678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23680_o = n23674_o & n23679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23681_o = n23674_o & n23678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23682_o = n23675_o & n23679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23683_o = n23675_o & n23678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23684_o = n23676_o & n23679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23685_o = n23676_o & n23678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23686_o = n23677_o & n23679_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23687_o = n23677_o & n23678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23688_o = n23669_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23689_o = ~n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23690_o = n23680_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23691_o = n23680_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23692_o = n23681_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23693_o = n23681_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23694_o = n23682_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23695_o = n23682_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23696_o = n23683_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23697_o = n23683_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23698_o = n23684_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23699_o = n23684_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23700_o = n23685_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23701_o = n23685_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23702_o = n23686_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23703_o = n23686_o & n23688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23704_o = n23687_o & n23689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23705_o = n23687_o & n23688_o;
  assign n23706_o = n22513_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23707_o = n23690_o ? n22512_o : n23706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:190:14  */
  assign n23708_o = n22513_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23709_o = n23691_o ? n22512_o : n23708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:189:12  */
  assign n23710_o = n22513_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23711_o = n23692_o ? n22512_o : n23710_o;
  assign n23712_o = n22513_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23713_o = n23693_o ? n22512_o : n23712_o;
  assign n23714_o = n22513_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23715_o = n23694_o ? n22512_o : n23714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:165:14  */
  assign n23716_o = n22513_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23717_o = n23695_o ? n22512_o : n23716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n23718_o = n22513_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23719_o = n23696_o ? n22512_o : n23718_o;
  assign n23720_o = n22513_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23721_o = n23697_o ? n22512_o : n23720_o;
  assign n23722_o = n22513_o[289:256];
  assign n23723_o = n22513_o[321:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23724_o = n23698_o ? n22512_o : n23723_o;
  assign n23725_o = n22513_o[353:322];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23726_o = n23699_o ? n22512_o : n23725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n23727_o = n22513_o[385:354];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23728_o = n23700_o ? n22512_o : n23727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:164:12  */
  assign n23729_o = n22513_o[417:386];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23730_o = n23701_o ? n22512_o : n23729_o;
  assign n23731_o = n22513_o[449:418];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23732_o = n23702_o ? n22512_o : n23731_o;
  assign n23733_o = n22513_o[481:450];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23734_o = n23703_o ? n22512_o : n23733_o;
  assign n23735_o = n22513_o[513:482];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23736_o = n23704_o ? n22512_o : n23735_o;
  assign n23737_o = n22513_o[545:514];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:9  */
  assign n23738_o = n23705_o ? n22512_o : n23737_o;
  assign n23739_o = n22513_o[579:546];
  assign n23740_o = {n23739_o, n23738_o, n23736_o, n23734_o, n23732_o, n23730_o, n23728_o, n23726_o, n23724_o, n23722_o, n23721_o, n23719_o, n23717_o, n23715_o, n23713_o, n23711_o, n23709_o, n23707_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:41  */
  assign n23741_o = {n22560_o, n22567_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23742_o = n23741_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23743_o = ~n23742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23744_o = n23741_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23745_o = ~n23744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23746_o = n23743_o & n23745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23747_o = n23743_o & n23744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23748_o = n23742_o & n23745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23749_o = n23742_o & n23744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23750_o = n23741_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23751_o = ~n23750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23752_o = n23746_o & n23751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23753_o = n23746_o & n23750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23754_o = n23747_o & n23751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23755_o = n23747_o & n23750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23756_o = n23748_o & n23751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23757_o = n23748_o & n23750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23758_o = n23749_o & n23751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23759_o = n23749_o & n23750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23760_o = n23741_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23761_o = ~n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23762_o = n23752_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23763_o = n23752_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23764_o = n23753_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23765_o = n23753_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23766_o = n23754_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23767_o = n23754_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23768_o = n23755_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23769_o = n23755_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23770_o = n23756_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23771_o = n23756_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23772_o = n23757_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23773_o = n23757_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23774_o = n23758_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23775_o = n23758_o & n23760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23776_o = n23759_o & n23761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23777_o = n23759_o & n23760_o;
  assign n23778_o = n22536_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23779_o = n23762_o ? n22570_o : n23778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:250:5  */
  assign n23780_o = n22536_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23781_o = n23763_o ? n22570_o : n23780_o;
  assign n23782_o = n22536_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23783_o = n23764_o ? n22570_o : n23782_o;
  assign n23784_o = n22536_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23785_o = n23765_o ? n22570_o : n23784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n23786_o = n22536_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23787_o = n23766_o ? n22570_o : n23786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:277:20  */
  assign n23788_o = n22536_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23789_o = n23767_o ? n22570_o : n23788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23790_o = n22536_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23791_o = n23768_o ? n22570_o : n23790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23792_o = n22536_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23793_o = n23769_o ? n22570_o : n23792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:253:44  */
  assign n23794_o = n22536_o[289:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:245:23  */
  assign n23795_o = n22536_o[321:290];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23796_o = n23770_o ? n22570_o : n23795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n23797_o = n22536_o[353:322];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23798_o = n23771_o ? n22570_o : n23797_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n23799_o = n22536_o[385:354];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23800_o = n23772_o ? n22570_o : n23799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:179:7  */
  assign n23801_o = n22536_o[417:386];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23802_o = n23773_o ? n22570_o : n23801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23803_o = n22536_o[449:418];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23804_o = n23774_o ? n22570_o : n23803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23805_o = n22536_o[481:450];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23806_o = n23775_o ? n22570_o : n23805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:176:12  */
  assign n23807_o = n22536_o[513:482];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23808_o = n23776_o ? n22570_o : n23807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:229:3  */
  assign n23809_o = n22536_o[545:514];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:7  */
  assign n23810_o = n23777_o ? n22570_o : n23809_o;
  assign n23811_o = n22536_o[579:546];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:236:14  */
  assign n23812_o = {n23811_o, n23810_o, n23808_o, n23806_o, n23804_o, n23802_o, n23800_o, n23798_o, n23796_o, n23794_o, n23793_o, n23791_o, n23789_o, n23787_o, n23785_o, n23783_o, n23781_o, n23779_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:42  */
  assign n23813_o = n22833_o[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:265:18  */
  assign n23814_o = n22833_o[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n23815_o = n22831_o ? n23814_o : n23813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:78  */
  assign n23816_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:325:77  */
  assign n23817_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n23818_o = n22882_o ? n23817_o : n23816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:42  */
  assign n23819_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:349:41  */
  assign n23820_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:363:72  */
  assign n23821_o = n22923_o ? n23820_o : n23819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23822_o = n23009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23823_o = ~n23822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:614:14  */
  assign n23824_o = n23011_o[287:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:234:14  */
  assign n23825_o = n23011_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23826_o = n23823_o ? 1'b0 : n23825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:233:14  */
  assign n23827_o = n23011_o[577:289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23828_o = n23011_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:396:33  */
  assign n23829_o = n23822_o ? 1'b0 : n23828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n23830_o = n23011_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:231:14  */
  assign n23831_o = {n23830_o, n23829_o, n23827_o, n23826_o, n23824_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23832_o = n23027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23833_o = ~n23832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n23834_o = n23015_o[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:230:14  */
  assign n23835_o = n23015_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23836_o = n23833_o ? n23037_o : n23835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:578:5  */
  assign n23837_o = n23015_o[545:288];
  assign n23838_o = n23015_o[577:546];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:401:33  */
  assign n23839_o = n23832_o ? n23037_o : n23838_o;
  assign n23840_o = n23015_o[579:578];
  assign n23841_o = {n23840_o, n23839_o, n23837_o, n23836_o, n23834_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23842_o = n23054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23843_o = ~n23842_o;
  assign n23844_o = n23841_o[288:0];
  assign n23845_o = n23841_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23846_o = n23843_o ? 1'b0 : n23845_o;
  assign n23847_o = n23841_o[578:290];
  assign n23848_o = n23841_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:407:35  */
  assign n23849_o = n23842_o ? 1'b0 : n23848_o;
  assign n23850_o = {n23849_o, n23847_o, n23846_o, n23844_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23851_o = n23059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23852_o = ~n23851_o;
  assign n23853_o = n23850_o[287:0];
  assign n23854_o = n23850_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23855_o = n23852_o ? 1'b0 : n23854_o;
  assign n23856_o = n23850_o[577:289];
  assign n23857_o = n23850_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23858_o = n23851_o ? 1'b0 : n23857_o;
  assign n23859_o = n23850_o[579];
  assign n23860_o = {n23859_o, n23858_o, n23856_o, n23855_o, n23853_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:46  */
  assign n23861_o = r[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:408:35  */
  assign n23862_o = r[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n23863_o = n23228_o ? n23862_o : n23861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:77  */
  assign n23864_o = n23271_o[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:424:76  */
  assign n23865_o = n23271_o[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:449:46  */
  assign n23866_o = n23267_o ? n23865_o : n23864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23867_o = n23288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23868_o = ~n23867_o;
  assign n23869_o = n23115_o[255:0];
  assign n23870_o = n23115_o[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23871_o = n23868_o ? n23291_o : n23870_o;
  assign n23872_o = n23115_o[545:288];
  assign n23873_o = n23115_o[577:546];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23874_o = n23867_o ? n23291_o : n23873_o;
  assign n23875_o = n23115_o[579:578];
  assign n23876_o = {n23875_o, n23874_o, n23872_o, n23871_o, n23869_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:46  */
  assign n23877_o = r[403:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:454:35  */
  assign n23878_o = r[693:404];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:82  */
  assign n23879_o = n23294_o ? n23878_o : n23877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:83  */
  assign n23880_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:455:82  */
  assign n23881_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:485:41  */
  assign n23882_o = n23418_o ? n23881_o : n23880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23883_o = n23488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23884_o = ~n23883_o;
  assign n23885_o = n23115_o[288:0];
  assign n23886_o = n23115_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23887_o = n23884_o ? 1'b0 : n23886_o;
  assign n23888_o = n23115_o[578:290];
  assign n23889_o = n23115_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:510:37  */
  assign n23890_o = n23883_o ? 1'b0 : n23889_o;
  assign n23891_o = {n23890_o, n23888_o, n23887_o, n23885_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23892_o = n23493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23893_o = ~n23892_o;
  assign n23894_o = n23891_o[287:0];
  assign n23895_o = n23891_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23896_o = n23893_o ? 1'b0 : n23895_o;
  assign n23897_o = n23891_o[577:289];
  assign n23898_o = n23891_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:511:37  */
  assign n23899_o = n23892_o ? 1'b0 : n23898_o;
  assign n23900_o = n23891_o[579];
  assign n23901_o = {n23900_o, n23899_o, n23897_o, n23896_o, n23894_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23902_o = n23532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23903_o = ~n23902_o;
  assign n23904_o = n23115_o[288:0];
  assign n23905_o = n23115_o[289];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23906_o = n23903_o ? 1'b0 : n23905_o;
  assign n23907_o = n23115_o[578:290];
  assign n23908_o = n23115_o[579];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:519:31  */
  assign n23909_o = n23902_o ? 1'b0 : n23908_o;
  assign n23910_o = {n23909_o, n23907_o, n23906_o, n23904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23911_o = n23537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23912_o = ~n23911_o;
  assign n23913_o = n23910_o[287:0];
  assign n23914_o = n23910_o[288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23915_o = n23912_o ? 1'b0 : n23914_o;
  assign n23916_o = n23910_o[577:289];
  assign n23917_o = n23910_o[578];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23918_o = n23911_o ? 1'b0 : n23917_o;
  assign n23919_o = n23910_o[579];
  assign n23920_o = {n23919_o, n23918_o, n23916_o, n23915_o, n23913_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:42  */
  assign n23921_o = n23603_o[145:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:520:31  */
  assign n23922_o = n23603_o[177:146];
  assign n23923_o = n23603_o[209:178];
  assign n23924_o = n23603_o[241:210];
  assign n23925_o = n23603_o[273:242];
  assign n23926_o = n23603_o[305:274];
  assign n23927_o = n23603_o[337:306];
  assign n23928_o = n23603_o[369:338];
  assign n23929_o = n23603_o[435:404];
  assign n23930_o = n23603_o[467:436];
  assign n23931_o = n23603_o[499:468];
  assign n23932_o = n23603_o[531:500];
  assign n23933_o = n23603_o[563:532];
  assign n23934_o = n23603_o[595:564];
  assign n23935_o = n23603_o[627:596];
  assign n23936_o = n23603_o[659:628];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23937_o = {n23592_o, n23600_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23938_o = n23937_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23938_o)
      2'b00: n23939_o = n23921_o;
      2'b01: n23939_o = n23922_o;
      2'b10: n23939_o = n23923_o;
      2'b11: n23939_o = n23924_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23940_o = n23937_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23940_o)
      2'b00: n23941_o = n23925_o;
      2'b01: n23941_o = n23926_o;
      2'b10: n23941_o = n23927_o;
      2'b11: n23941_o = n23928_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23942_o = n23937_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23942_o)
      2'b00: n23943_o = n23929_o;
      2'b01: n23943_o = n23930_o;
      2'b10: n23943_o = n23931_o;
      2'b11: n23943_o = n23932_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23944_o = n23937_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23944_o)
      2'b00: n23945_o = n23933_o;
      2'b01: n23945_o = n23934_o;
      2'b10: n23945_o = n23935_o;
      2'b11: n23945_o = n23936_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23946_o = n23937_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  always @*
    case (n23946_o)
      2'b00: n23947_o = n23939_o;
      2'b01: n23947_o = n23941_o;
      2'b10: n23947_o = n23943_o;
      2'b11: n23947_o = n23945_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:66  */
  assign n23948_o = n23617_o[145:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:42  */
  assign n23949_o = n23617_o[177:146];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:528:65  */
  assign n23950_o = n23617_o[209:178];
  assign n23951_o = n23617_o[241:210];
  assign n23952_o = n23617_o[273:242];
  assign n23953_o = n23617_o[305:274];
  assign n23954_o = n23617_o[337:306];
  assign n23955_o = n23617_o[369:338];
  assign n23956_o = n23617_o[435:404];
  assign n23957_o = n23617_o[467:436];
  assign n23958_o = n23617_o[499:468];
  assign n23959_o = n23617_o[531:500];
  assign n23960_o = n23617_o[563:532];
  assign n23961_o = n23617_o[595:564];
  assign n23962_o = n23617_o[627:596];
  assign n23963_o = n23617_o[659:628];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23964_o = {n23606_o, n23614_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23965_o = n23964_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23965_o)
      2'b00: n23966_o = n23948_o;
      2'b01: n23966_o = n23949_o;
      2'b10: n23966_o = n23950_o;
      2'b11: n23966_o = n23951_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23967_o = n23964_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23967_o)
      2'b00: n23968_o = n23952_o;
      2'b01: n23968_o = n23953_o;
      2'b10: n23968_o = n23954_o;
      2'b11: n23968_o = n23955_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23969_o = n23964_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23969_o)
      2'b00: n23970_o = n23956_o;
      2'b01: n23970_o = n23957_o;
      2'b10: n23970_o = n23958_o;
      2'b11: n23970_o = n23959_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23971_o = n23964_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23971_o)
      2'b00: n23972_o = n23960_o;
      2'b01: n23972_o = n23961_o;
      2'b10: n23972_o = n23962_o;
      2'b11: n23972_o = n23963_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  assign n23973_o = n23964_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:65  */
  always @*
    case (n23973_o)
      2'b00: n23974_o = n23966_o;
      2'b01: n23974_o = n23968_o;
      2'b10: n23974_o = n23970_o;
      2'b11: n23974_o = n23972_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:66  */
  assign n23975_o = cfg_i[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:533:42  */
  assign n23976_o = cfg_i[71:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_core.vhd:535:70  */
  assign n23977_o = n23624_o ? n23976_o : n23975_o;
endmodule

module hibi_wishbone_bridge_trigger_2
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  start_i,
   input  busy_i,
   input  [1:0] trigger_i,
   input  [1:0] mask_i,
   output trigger_o,
   output start_o);
  wire [5:0] r;
  wire [5:0] rin;
  wire [1:0] n22351_o;
  wire n22354_o;
  wire n22355_o;
  wire n22356_o;
  wire n22357_o;
  wire n22358_o;
  wire n22359_o;
  wire n22360_o;
  wire n22361_o;
  wire [5:0] n22362_o;
  wire [1:0] n22363_o;
  wire n22364_o;
  wire n22367_o;
  wire [1:0] n22369_o;
  wire [2:0] n22373_o;
  wire [1:0] n22374_o;
  wire [1:0] n22375_o;
  wire n22376_o;
  wire n22377_o;
  wire [2:0] n22378_o;
  wire [2:0] n22379_o;
  wire [2:0] n22380_o;
  wire n22382_o;
  wire [2:0] n22385_o;
  wire [2:0] n22386_o;
  wire [2:0] n22387_o;
  wire n22389_o;
  wire [1:0] n22391_o;
  wire n22393_o;
  wire n22394_o;
  wire [2:0] n22398_o;
  wire [1:0] n22399_o;
  wire [2:0] n22400_o;
  wire [2:0] n22401_o;
  wire n22403_o;
  wire [3:0] n22404_o;
  wire [1:0] n22405_o;
  wire [1:0] n22406_o;
  reg [1:0] n22407_o;
  wire n22408_o;
  wire n22409_o;
  reg n22410_o;
  wire [2:0] n22411_o;
  reg [2:0] n22412_o;
  wire n22413_o;
  wire n22414_o;
  wire [5:0] n22415_o;
  wire n22419_o;
  wire [5:0] n22422_o;
  wire [5:0] n22428_o;
  reg [5:0] n22429_q;
  assign trigger_o = n22413_o;
  assign start_o = n22414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:61:10  */
  assign r = n22429_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:61:13  */
  assign rin = n22415_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n22351_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:19  */
  assign n22354_o = trigger_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:81:30  */
  assign n22355_o = mask_i[1];
  assign n22356_o = r[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:7  */
  assign n22357_o = n22354_o ? n22355_o : n22356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:255:14  */
  assign n22358_o = r[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:19  */
  assign n22359_o = trigger_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:81:30  */
  assign n22360_o = mask_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:80:7  */
  assign n22361_o = n22359_o ? n22360_o : n22358_o;
  assign n22362_o = {1'b0, n22357_o, n22361_o, 1'b0, n22351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:10  */
  assign n22363_o = n22362_o[4:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:17  */
  assign n22364_o = n22363_o == mask_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:89:5  */
  assign n22367_o = n22364_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:18  */
  assign n22369_o = r[1:0];
  assign n22373_o = {1'b1, 2'b10};
  assign n22374_o = n22373_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:98:27  */
  assign n22375_o = n22367_o ? n22374_o : 2'b01;
  assign n22376_o = n22373_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:98:27  */
  assign n22377_o = n22367_o ? n22376_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:102:12  */
  assign n22378_o = {n22377_o, n22375_o};
  assign n22379_o = {1'b0, n22351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:97:25  */
  assign n22380_o = start_i ? n22378_o : n22379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:97:7  */
  assign n22382_o = n22369_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  assign n22385_o = {1'b1, 2'b10};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:391:3  */
  assign n22386_o = {1'b0, n22351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:106:25  */
  assign n22387_o = n22367_o ? n22385_o : n22386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:106:7  */
  assign n22389_o = n22369_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:111:25  */
  assign n22391_o = busy_i ? 2'b11 : n22351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:111:7  */
  assign n22393_o = n22369_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:35  */
  assign n22394_o = ~busy_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:239:3  */
  assign n22398_o = {1'b1, 2'b00};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:25  */
  assign n22399_o = n22394_o ? 2'b00 : n22351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  assign n22400_o = {1'b0, n22357_o, n22361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:25  */
  assign n22401_o = n22394_o ? n22398_o : n22400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:115:7  */
  assign n22403_o = n22369_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:169:3  */
  assign n22404_o = {n22403_o, n22393_o, n22389_o, n22382_o};
  assign n22405_o = n22380_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  assign n22406_o = n22387_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n22404_o)
      4'b1000: n22407_o = n22399_o;
      4'b0100: n22407_o = n22391_o;
      4'b0010: n22407_o = n22406_o;
      4'b0001: n22407_o = n22405_o;
      default: n22407_o = n22351_o;
    endcase
  assign n22408_o = n22380_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  assign n22409_o = n22387_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n22404_o)
      4'b1000: n22410_o = 1'b0;
      4'b0100: n22410_o = 1'b0;
      4'b0010: n22410_o = n22409_o;
      4'b0001: n22410_o = n22408_o;
      default: n22410_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22411_o = {1'b0, n22357_o, n22361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:96:5  */
  always @*
    case (n22404_o)
      4'b1000: n22412_o = n22401_o;
      4'b0100: n22412_o = n22411_o;
      4'b0010: n22412_o = n22411_o;
      4'b0001: n22412_o = n22411_o;
      default: n22412_o = n22411_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:127:20  */
  assign n22413_o = r[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:128:20  */
  assign n22414_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22415_o = {n22412_o, n22410_o, n22407_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:138:18  */
  assign n22419_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:142:9  */
  assign n22422_o = init_i ? 6'b000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  assign n22428_o = en_i ? n22422_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_trigger.vhd:140:5  */
  always @(posedge clk_i or posedge n22419_o)
    if (n22419_o)
      n22429_q <= 6'b000000;
    else
      n22429_q <= n22428_o;
endmodule

module hibi_wishbone_bridge_regfile
  (input  clk_i,
   input  reset_n_i,
   input  [3:0] gif_req_i_addr,
   input  [31:0] gif_req_i_wdata,
   input  gif_req_i_wr,
   input  gif_req_i_rd,
   input  [1:0] logic2reg_i_hibi_dma_status,
   input  [15:0] logic2reg_i_hibi_dma_gpio,
   output [31:0] gif_rsp_o_rdata,
   output gif_rsp_o_ack,
   output [2:0] reg2logic_o_hibi_dma_ctrl,
   output [1:0] reg2logic_o_hibi_dma_status,
   output [3:0] reg2logic_o_hibi_dma_trigger,
   output [18:0] reg2logic_o_hibi_dma_cfg0,
   output [4:0] reg2logic_o_hibi_dma_mem_addr0,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr0,
   output [3:0] reg2logic_o_hibi_dma_trigger_mask0,
   output [18:0] reg2logic_o_hibi_dma_cfg1,
   output [4:0] reg2logic_o_hibi_dma_mem_addr1,
   output [17:0] reg2logic_o_hibi_dma_hibi_addr1,
   output [3:0] reg2logic_o_hibi_dma_trigger_mask1,
   output [17:0] reg2logic_o_hibi_dma_gpio,
   output [17:0] reg2logic_o_hibi_dma_gpio_dir);
  wire [37:0] n21526_o;
  wire [31:0] n21528_o;
  wire n21529_o;
  wire [17:0] n21530_o;
  wire [2:0] n21532_o;
  wire [1:0] n21533_o;
  wire [3:0] n21534_o;
  wire [18:0] n21535_o;
  wire [4:0] n21536_o;
  wire [17:0] n21537_o;
  wire [3:0] n21538_o;
  wire [18:0] n21539_o;
  wire [4:0] n21540_o;
  wire [17:0] n21541_o;
  wire [3:0] n21542_o;
  wire [17:0] n21543_o;
  wire [17:0] n21544_o;
  wire hibi_dma_ctrl;
  wire [16:0] hibi_dma_cfg0;
  wire [2:0] hibi_dma_mem_addr0;
  wire [15:0] hibi_dma_hibi_addr0;
  wire [1:0] hibi_dma_trigger_mask0;
  wire [16:0] hibi_dma_cfg1;
  wire [2:0] hibi_dma_mem_addr1;
  wire [15:0] hibi_dma_hibi_addr1;
  wire [1:0] hibi_dma_trigger_mask1;
  wire [15:0] hibi_dma_gpio_dir;
  wire n21546_o;
  wire [3:0] n21548_o;
  wire n21550_o;
  wire n21551_o;
  wire n21552_o;
  wire n21553_o;
  wire n21559_o;
  reg n21560_q;
  wire n21561_o;
  wire [3:0] n21562_o;
  wire n21564_o;
  wire n21565_o;
  wire n21567_o;
  wire [3:0] n21568_o;
  wire n21570_o;
  wire n21571_o;
  wire n21573_o;
  wire [3:0] n21574_o;
  wire n21576_o;
  wire n21577_o;
  wire n21579_o;
  wire [3:0] n21580_o;
  wire n21582_o;
  wire n21583_o;
  wire n21585_o;
  wire [3:0] n21586_o;
  wire n21588_o;
  wire n21589_o;
  wire n21591_o;
  wire [3:0] n21592_o;
  wire n21594_o;
  wire n21595_o;
  wire n21597_o;
  wire n21598_o;
  wire n21600_o;
  wire [3:0] n21602_o;
  wire n21604_o;
  wire n21605_o;
  wire n21606_o;
  wire [9:0] n21607_o;
  wire n21608_o;
  wire [4:0] n21609_o;
  wire n21610_o;
  wire [16:0] n21611_o;
  wire [16:0] n21617_o;
  reg [16:0] n21618_q;
  wire n21619_o;
  wire [3:0] n21620_o;
  wire n21622_o;
  wire n21623_o;
  wire n21625_o;
  wire [3:0] n21626_o;
  wire n21628_o;
  wire n21629_o;
  wire n21632_o;
  wire [3:0] n21634_o;
  wire n21636_o;
  wire n21637_o;
  wire n21638_o;
  wire [2:0] n21639_o;
  wire [2:0] n21645_o;
  reg [2:0] n21646_q;
  wire n21647_o;
  wire [3:0] n21648_o;
  wire n21650_o;
  wire n21651_o;
  wire n21653_o;
  wire [3:0] n21654_o;
  wire n21656_o;
  wire n21657_o;
  wire n21660_o;
  wire [3:0] n21662_o;
  wire n21664_o;
  wire n21665_o;
  wire n21666_o;
  wire [15:0] n21667_o;
  wire [15:0] n21673_o;
  reg [15:0] n21674_q;
  wire n21675_o;
  wire [3:0] n21676_o;
  wire n21678_o;
  wire n21679_o;
  wire n21681_o;
  wire [3:0] n21682_o;
  wire n21684_o;
  wire n21685_o;
  wire n21688_o;
  wire [3:0] n21690_o;
  wire n21692_o;
  wire n21693_o;
  wire n21694_o;
  wire [1:0] n21695_o;
  wire [1:0] n21701_o;
  reg [1:0] n21702_q;
  wire n21703_o;
  wire [3:0] n21704_o;
  wire n21706_o;
  wire n21707_o;
  wire n21709_o;
  wire [3:0] n21710_o;
  wire n21712_o;
  wire n21713_o;
  wire n21716_o;
  wire [3:0] n21718_o;
  wire n21720_o;
  wire n21721_o;
  wire n21722_o;
  wire [9:0] n21723_o;
  wire n21724_o;
  wire [4:0] n21725_o;
  wire n21726_o;
  wire [16:0] n21727_o;
  wire [16:0] n21733_o;
  reg [16:0] n21734_q;
  wire n21735_o;
  wire [3:0] n21736_o;
  wire n21738_o;
  wire n21739_o;
  wire n21741_o;
  wire [3:0] n21742_o;
  wire n21744_o;
  wire n21745_o;
  wire n21748_o;
  wire [3:0] n21750_o;
  wire n21752_o;
  wire n21753_o;
  wire n21754_o;
  wire [2:0] n21755_o;
  wire [2:0] n21761_o;
  reg [2:0] n21762_q;
  wire n21763_o;
  wire [3:0] n21764_o;
  wire n21766_o;
  wire n21767_o;
  wire n21769_o;
  wire [3:0] n21770_o;
  wire n21772_o;
  wire n21773_o;
  wire n21776_o;
  wire [3:0] n21778_o;
  wire n21780_o;
  wire n21781_o;
  wire n21782_o;
  wire [15:0] n21783_o;
  wire [15:0] n21789_o;
  reg [15:0] n21790_q;
  wire n21791_o;
  wire [3:0] n21792_o;
  wire n21794_o;
  wire n21795_o;
  wire n21797_o;
  wire [3:0] n21798_o;
  wire n21800_o;
  wire n21801_o;
  wire n21804_o;
  wire [3:0] n21806_o;
  wire n21808_o;
  wire n21809_o;
  wire n21810_o;
  wire [1:0] n21811_o;
  wire [1:0] n21817_o;
  reg [1:0] n21818_q;
  wire n21819_o;
  wire [3:0] n21820_o;
  wire n21822_o;
  wire n21823_o;
  wire n21825_o;
  wire [3:0] n21826_o;
  wire n21828_o;
  wire n21829_o;
  wire n21831_o;
  wire [3:0] n21832_o;
  wire n21834_o;
  wire n21835_o;
  wire n21837_o;
  wire [3:0] n21838_o;
  wire n21840_o;
  wire n21841_o;
  wire n21843_o;
  wire n21844_o;
  wire n21845_o;
  wire n21846_o;
  wire n21847_o;
  wire n21848_o;
  wire n21849_o;
  wire n21850_o;
  wire n21851_o;
  wire n21852_o;
  wire n21853_o;
  wire n21854_o;
  wire n21855_o;
  wire n21856_o;
  wire n21857_o;
  wire n21858_o;
  wire n21860_o;
  wire [3:0] n21862_o;
  wire n21864_o;
  wire n21865_o;
  wire n21866_o;
  wire n21867_o;
  wire n21868_o;
  wire n21869_o;
  wire n21870_o;
  wire n21871_o;
  wire n21872_o;
  wire n21873_o;
  wire n21874_o;
  wire n21875_o;
  wire n21876_o;
  wire n21877_o;
  wire n21878_o;
  wire n21879_o;
  wire n21880_o;
  wire n21881_o;
  wire n21882_o;
  wire [15:0] n21883_o;
  wire [15:0] n21889_o;
  reg [15:0] n21890_q;
  wire n21891_o;
  wire [3:0] n21892_o;
  wire n21894_o;
  wire n21895_o;
  wire n21897_o;
  wire [3:0] n21898_o;
  wire n21900_o;
  wire n21901_o;
  wire n21904_o;
  wire n21908_o;
  wire n21909_o;
  wire n21910_o;
  wire n21911_o;
  wire [3:0] n21912_o;
  localparam [31:0] n21913_o = 32'b00000000000000000000000000000000;
  wire n21914_o;
  wire [30:0] n21915_o;
  wire n21917_o;
  localparam [31:0] n21918_o = 32'b00000000000000000000000000000000;
  wire [1:0] n21919_o;
  wire [1:0] n21920_o;
  wire n21921_o;
  wire [1:0] n21923_o;
  wire [1:0] n21924_o;
  wire n21925_o;
  wire [29:0] n21926_o;
  wire n21928_o;
  localparam [31:0] n21929_o = 32'b00000000000000000000000000000000;
  wire [29:0] n21933_o;
  wire n21935_o;
  localparam [31:0] n21936_o = 32'b00000000000000000000000000000000;
  wire [9:0] n21937_o;
  wire n21939_o;
  wire [4:0] n21941_o;
  wire [4:0] n21942_o;
  wire n21944_o;
  wire [9:0] n21945_o;
  wire n21947_o;
  localparam [31:0] n21948_o = 32'b00000000000000000000000000000000;
  wire [2:0] n21949_o;
  wire [28:0] n21950_o;
  wire n21952_o;
  localparam [31:0] n21953_o = 32'b00000000000000000000000000000000;
  wire [15:0] n21954_o;
  wire [15:0] n21955_o;
  wire n21957_o;
  localparam [31:0] n21958_o = 32'b00000000000000000000000000000000;
  wire [1:0] n21959_o;
  wire [29:0] n21960_o;
  wire n21962_o;
  localparam [31:0] n21963_o = 32'b00000000000000000000000000000000;
  wire [9:0] n21964_o;
  wire n21966_o;
  wire [4:0] n21968_o;
  wire [4:0] n21969_o;
  wire n21971_o;
  wire [9:0] n21972_o;
  wire n21974_o;
  localparam [31:0] n21975_o = 32'b00000000000000000000000000000000;
  wire [2:0] n21976_o;
  wire [28:0] n21977_o;
  wire n21979_o;
  localparam [31:0] n21980_o = 32'b00000000000000000000000000000000;
  wire [15:0] n21981_o;
  wire [15:0] n21982_o;
  wire n21984_o;
  localparam [31:0] n21985_o = 32'b00000000000000000000000000000000;
  wire [1:0] n21986_o;
  wire [29:0] n21987_o;
  wire n21989_o;
  localparam [31:0] n21990_o = 32'b00000000000000000000000000000000;
  wire [15:0] n21991_o;
  wire [15:0] n21992_o;
  wire n21993_o;
  wire [15:0] n21995_o;
  wire [15:0] n21996_o;
  wire n21997_o;
  wire [15:0] n21999_o;
  wire [15:0] n22000_o;
  wire n22001_o;
  wire [15:0] n22003_o;
  wire [15:0] n22004_o;
  wire n22005_o;
  wire [15:0] n22007_o;
  wire [15:0] n22008_o;
  wire n22009_o;
  wire [15:0] n22011_o;
  wire [15:0] n22012_o;
  wire n22013_o;
  wire [15:0] n22015_o;
  wire [15:0] n22016_o;
  wire n22017_o;
  wire [15:0] n22019_o;
  wire [15:0] n22020_o;
  wire n22021_o;
  wire [15:0] n22023_o;
  wire [15:0] n22024_o;
  wire n22025_o;
  wire [15:0] n22027_o;
  wire [15:0] n22028_o;
  wire n22029_o;
  wire [15:0] n22031_o;
  wire [15:0] n22032_o;
  wire n22033_o;
  wire [15:0] n22035_o;
  wire [15:0] n22036_o;
  wire n22037_o;
  wire [15:0] n22039_o;
  wire [15:0] n22040_o;
  wire n22041_o;
  wire [15:0] n22043_o;
  wire [15:0] n22044_o;
  wire n22045_o;
  wire [15:0] n22047_o;
  wire [15:0] n22048_o;
  wire n22049_o;
  wire [15:0] n22051_o;
  wire [15:0] n22052_o;
  wire n22053_o;
  wire [15:0] n22054_o;
  wire n22056_o;
  localparam [31:0] n22057_o = 32'b00000000000000000000000000000000;
  wire n22058_o;
  wire n22060_o;
  wire n22062_o;
  wire n22064_o;
  wire n22066_o;
  wire n22068_o;
  wire n22070_o;
  wire n22072_o;
  wire n22074_o;
  wire n22076_o;
  wire n22078_o;
  wire n22080_o;
  wire n22082_o;
  wire n22084_o;
  wire n22086_o;
  wire n22088_o;
  wire [15:0] n22089_o;
  wire n22091_o;
  localparam [31:0] n22092_o = 32'b00000000000000000000000000000000;
  wire [12:0] n22093_o;
  wire n22094_o;
  wire n22095_o;
  wire n22096_o;
  wire n22097_o;
  wire n22098_o;
  wire n22099_o;
  wire n22100_o;
  wire n22101_o;
  wire n22102_o;
  reg n22103_o;
  wire n22104_o;
  wire n22105_o;
  wire n22106_o;
  wire n22107_o;
  wire n22108_o;
  wire n22109_o;
  wire n22110_o;
  wire n22111_o;
  wire n22112_o;
  wire n22113_o;
  reg n22114_o;
  wire n22115_o;
  wire n22116_o;
  wire n22117_o;
  wire n22118_o;
  wire n22119_o;
  wire n22120_o;
  wire n22121_o;
  wire n22122_o;
  wire n22123_o;
  wire n22124_o;
  wire n22125_o;
  wire n22126_o;
  reg n22127_o;
  wire n22128_o;
  wire n22129_o;
  wire n22130_o;
  wire n22131_o;
  wire n22132_o;
  wire n22133_o;
  wire n22134_o;
  wire n22135_o;
  wire n22136_o;
  wire n22137_o;
  wire n22138_o;
  wire n22139_o;
  reg n22140_o;
  wire n22141_o;
  wire n22142_o;
  wire n22143_o;
  wire n22144_o;
  wire n22145_o;
  wire n22146_o;
  wire n22147_o;
  wire n22148_o;
  wire n22149_o;
  wire n22150_o;
  wire n22151_o;
  wire n22152_o;
  reg n22153_o;
  wire n22154_o;
  wire n22155_o;
  wire n22156_o;
  wire n22157_o;
  wire n22158_o;
  wire n22159_o;
  wire n22160_o;
  wire n22161_o;
  wire n22162_o;
  wire n22163_o;
  wire n22164_o;
  wire n22165_o;
  reg n22166_o;
  wire n22167_o;
  wire n22168_o;
  wire n22169_o;
  wire n22170_o;
  wire n22171_o;
  wire n22172_o;
  wire n22173_o;
  wire n22174_o;
  wire n22175_o;
  wire n22176_o;
  wire n22177_o;
  wire n22178_o;
  reg n22179_o;
  wire n22180_o;
  wire n22181_o;
  wire n22182_o;
  wire n22183_o;
  wire n22184_o;
  wire n22185_o;
  wire n22186_o;
  wire n22187_o;
  wire n22188_o;
  wire n22189_o;
  wire n22190_o;
  wire n22191_o;
  reg n22192_o;
  wire n22193_o;
  wire n22194_o;
  wire n22195_o;
  wire n22196_o;
  wire n22197_o;
  wire n22198_o;
  wire n22199_o;
  wire n22200_o;
  wire n22201_o;
  wire n22202_o;
  wire n22203_o;
  wire n22204_o;
  reg n22205_o;
  wire n22206_o;
  wire n22207_o;
  wire n22208_o;
  wire n22209_o;
  wire n22210_o;
  wire n22211_o;
  wire n22212_o;
  wire n22213_o;
  wire n22214_o;
  wire n22215_o;
  wire n22216_o;
  wire n22217_o;
  reg n22218_o;
  wire n22219_o;
  wire n22220_o;
  wire n22221_o;
  wire n22222_o;
  wire n22223_o;
  wire n22224_o;
  wire n22225_o;
  wire n22226_o;
  wire n22227_o;
  wire n22228_o;
  wire n22229_o;
  wire n22230_o;
  reg n22231_o;
  wire n22232_o;
  wire n22233_o;
  wire n22234_o;
  wire n22235_o;
  wire n22236_o;
  wire n22237_o;
  wire n22238_o;
  wire n22239_o;
  wire n22240_o;
  wire n22241_o;
  wire n22242_o;
  wire n22243_o;
  reg n22244_o;
  wire n22245_o;
  wire n22246_o;
  wire n22247_o;
  wire n22248_o;
  wire n22249_o;
  wire n22250_o;
  wire n22251_o;
  wire n22252_o;
  wire n22253_o;
  wire n22254_o;
  wire n22255_o;
  wire n22256_o;
  reg n22257_o;
  wire n22258_o;
  wire n22259_o;
  wire n22260_o;
  wire n22261_o;
  wire n22262_o;
  wire n22263_o;
  wire n22264_o;
  wire n22265_o;
  wire n22266_o;
  wire n22267_o;
  wire n22268_o;
  wire n22269_o;
  reg n22270_o;
  wire n22271_o;
  wire n22272_o;
  wire n22273_o;
  wire n22274_o;
  wire n22275_o;
  wire n22276_o;
  wire n22277_o;
  wire n22278_o;
  wire n22279_o;
  wire n22280_o;
  wire n22281_o;
  wire n22282_o;
  reg n22283_o;
  wire n22284_o;
  wire n22285_o;
  wire n22286_o;
  wire n22287_o;
  wire n22288_o;
  wire n22289_o;
  wire n22290_o;
  wire n22291_o;
  wire n22292_o;
  wire n22293_o;
  reg n22294_o;
  wire [4:0] n22295_o;
  wire [4:0] n22296_o;
  wire [4:0] n22297_o;
  wire [4:0] n22298_o;
  wire [4:0] n22299_o;
  wire [4:0] n22300_o;
  wire [4:0] n22301_o;
  wire [4:0] n22302_o;
  wire [4:0] n22303_o;
  wire [4:0] n22304_o;
  wire [4:0] n22305_o;
  wire [4:0] n22306_o;
  reg [4:0] n22307_o;
  wire n22308_o;
  wire n22309_o;
  wire n22310_o;
  wire n22311_o;
  wire n22312_o;
  wire n22313_o;
  wire n22314_o;
  wire n22315_o;
  wire n22316_o;
  wire n22317_o;
  wire n22318_o;
  wire n22319_o;
  reg n22320_o;
  wire [9:0] n22321_o;
  wire [9:0] n22322_o;
  wire [9:0] n22323_o;
  wire [9:0] n22324_o;
  wire [9:0] n22325_o;
  wire [9:0] n22326_o;
  wire [9:0] n22327_o;
  wire [9:0] n22328_o;
  wire [9:0] n22329_o;
  wire [9:0] n22330_o;
  wire [9:0] n22331_o;
  wire [9:0] n22332_o;
  reg [9:0] n22333_o;
  wire [31:0] n22334_o;
  wire [31:0] n22335_o;
  wire [31:0] n22336_o;
  wire [32:0] n22337_o;
  wire [32:0] n22339_o;
  reg [32:0] n22342_q;
  wire [136:0] n22343_o;
  assign gif_rsp_o_rdata = n21528_o;
  assign gif_rsp_o_ack = n21529_o;
  assign reg2logic_o_hibi_dma_ctrl = n21532_o;
  assign reg2logic_o_hibi_dma_status = n21533_o;
  assign reg2logic_o_hibi_dma_trigger = n21534_o;
  assign reg2logic_o_hibi_dma_cfg0 = n21535_o;
  assign reg2logic_o_hibi_dma_mem_addr0 = n21536_o;
  assign reg2logic_o_hibi_dma_hibi_addr0 = n21537_o;
  assign reg2logic_o_hibi_dma_trigger_mask0 = n21538_o;
  assign reg2logic_o_hibi_dma_cfg1 = n21539_o;
  assign reg2logic_o_hibi_dma_mem_addr1 = n21540_o;
  assign reg2logic_o_hibi_dma_hibi_addr1 = n21541_o;
  assign reg2logic_o_hibi_dma_trigger_mask1 = n21542_o;
  assign reg2logic_o_hibi_dma_gpio = n21543_o;
  assign reg2logic_o_hibi_dma_gpio_dir = n21544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:135:25  */
  assign n21526_o = {gif_req_i_rd, gif_req_i_wr, gif_req_i_wdata, gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:135:25  */
  assign n21528_o = n22342_q[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:59:5  */
  assign n21529_o = n22342_q[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:93:10  */
  assign n21530_o = {logic2reg_i_hibi_dma_gpio, logic2reg_i_hibi_dma_status};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:143:11  */
  assign n21532_o = n22343_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:140:11  */
  assign n21533_o = n22343_o[4:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:137:11  */
  assign n21534_o = n22343_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:160:25  */
  assign n21535_o = n22343_o[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:125:14  */
  assign n21536_o = n22343_o[32:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:115:5  */
  assign n21537_o = n22343_o[50:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n21538_o = n22343_o[54:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:113:3  */
  assign n21539_o = n22343_o[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n21540_o = n22343_o[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:99:3  */
  assign n21541_o = n22343_o[96:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.vhd:172:5  */
  assign n21542_o = n22343_o[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n21543_o = n22343_o[118:101];
  assign n21544_o = n22343_o[136:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:56:10  */
  assign hibi_dma_ctrl = n21560_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:57:10  */
  assign hibi_dma_cfg0 = n21618_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:58:10  */
  assign hibi_dma_mem_addr0 = n21646_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:59:10  */
  assign hibi_dma_hibi_addr0 = n21674_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:60:10  */
  assign hibi_dma_trigger_mask0 = n21702_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:61:10  */
  assign hibi_dma_cfg1 = n21734_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:62:10  */
  assign hibi_dma_mem_addr1 = n21762_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:63:10  */
  assign hibi_dma_hibi_addr1 = n21790_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:64:10  */
  assign hibi_dma_trigger_mask1 = n21818_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:65:10  */
  assign hibi_dma_gpio_dir = n21890_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:76:18  */
  assign n21546_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:20  */
  assign n21548_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:25  */
  assign n21550_o = n21548_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:73  */
  assign n21551_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:79:59  */
  assign n21552_o = n21550_o & n21551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:80:44  */
  assign n21553_o = n21526_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  assign n21559_o = n21552_o ? n21553_o : hibi_dma_ctrl;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:78:5  */
  always @(posedge clk_i or posedge n21546_o)
    if (n21546_o)
      n21560_q <= 1'b0;
    else
      n21560_q <= n21559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:47  */
  assign n21561_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:65  */
  assign n21562_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:70  */
  assign n21564_o = n21562_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:100:50  */
  assign n21565_o = n21564_o ? n21561_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:47  */
  assign n21567_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:65  */
  assign n21568_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:70  */
  assign n21570_o = n21568_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:101:50  */
  assign n21571_o = n21570_o ? n21567_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:49  */
  assign n21573_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:67  */
  assign n21574_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:72  */
  assign n21576_o = n21574_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:107:52  */
  assign n21577_o = n21576_o ? n21573_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:49  */
  assign n21579_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:67  */
  assign n21580_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:72  */
  assign n21582_o = n21580_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:108:52  */
  assign n21583_o = n21582_o ? n21579_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:50  */
  assign n21585_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:68  */
  assign n21586_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:73  */
  assign n21588_o = n21586_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:114:53  */
  assign n21589_o = n21588_o ? n21585_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:50  */
  assign n21591_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:68  */
  assign n21592_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:73  */
  assign n21594_o = n21592_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:115:53  */
  assign n21595_o = n21594_o ? n21591_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:116:60  */
  assign n21597_o = n21526_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:117:60  */
  assign n21598_o = n21526_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:127:18  */
  assign n21600_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:20  */
  assign n21602_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:25  */
  assign n21604_o = n21602_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:73  */
  assign n21605_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:130:59  */
  assign n21606_o = n21604_o & n21605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:131:47  */
  assign n21607_o = n21526_o[13:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:132:51  */
  assign n21608_o = n21526_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:133:50  */
  assign n21609_o = n21526_o[24:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:134:52  */
  assign n21610_o = n21526_o[25];
  assign n21611_o = {n21610_o, n21609_o, n21608_o, n21607_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  assign n21617_o = n21606_o ? n21611_o : hibi_dma_cfg0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:129:5  */
  always @(posedge clk_i or posedge n21600_o)
    if (n21600_o)
      n21618_q <= 17'b00001010000000000;
    else
      n21618_q <= n21617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:47  */
  assign n21619_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:65  */
  assign n21620_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:70  */
  assign n21622_o = n21620_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:163:50  */
  assign n21623_o = n21622_o ? n21619_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:47  */
  assign n21625_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:65  */
  assign n21626_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:70  */
  assign n21628_o = n21626_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:164:50  */
  assign n21629_o = n21628_o ? n21625_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:174:18  */
  assign n21632_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:20  */
  assign n21634_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:25  */
  assign n21636_o = n21634_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:78  */
  assign n21637_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:177:64  */
  assign n21638_o = n21636_o & n21637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:178:51  */
  assign n21639_o = n21526_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:176:5  */
  assign n21645_o = n21638_o ? n21639_o : hibi_dma_mem_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:176:5  */
  always @(posedge clk_i or posedge n21632_o)
    if (n21632_o)
      n21646_q <= 3'b000;
    else
      n21646_q <= n21645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:52  */
  assign n21647_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:70  */
  assign n21648_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:75  */
  assign n21650_o = n21648_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:198:55  */
  assign n21651_o = n21650_o ? n21647_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:52  */
  assign n21653_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:70  */
  assign n21654_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:75  */
  assign n21656_o = n21654_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:199:55  */
  assign n21657_o = n21656_o ? n21653_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:209:18  */
  assign n21660_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:20  */
  assign n21662_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:25  */
  assign n21664_o = n21662_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:79  */
  assign n21665_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:212:65  */
  assign n21666_o = n21664_o & n21665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:213:52  */
  assign n21667_o = n21526_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  assign n21673_o = n21666_o ? n21667_o : hibi_dma_hibi_addr0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:211:5  */
  always @(posedge clk_i or posedge n21660_o)
    if (n21660_o)
      n21674_q <= 16'b0000000000000000;
    else
      n21674_q <= n21673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:53  */
  assign n21675_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:71  */
  assign n21676_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:76  */
  assign n21678_o = n21676_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:233:56  */
  assign n21679_o = n21678_o ? n21675_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:53  */
  assign n21681_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:71  */
  assign n21682_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:76  */
  assign n21684_o = n21682_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:234:56  */
  assign n21685_o = n21684_o ? n21681_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:244:18  */
  assign n21688_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:20  */
  assign n21690_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:25  */
  assign n21692_o = n21690_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:82  */
  assign n21693_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:247:68  */
  assign n21694_o = n21692_o & n21693_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:248:55  */
  assign n21695_o = n21526_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:246:5  */
  assign n21701_o = n21694_o ? n21695_o : hibi_dma_trigger_mask0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:246:5  */
  always @(posedge clk_i or posedge n21688_o)
    if (n21688_o)
      n21702_q <= 2'b00;
    else
      n21702_q <= n21701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:56  */
  assign n21703_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:74  */
  assign n21704_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:79  */
  assign n21706_o = n21704_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:268:59  */
  assign n21707_o = n21706_o ? n21703_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:56  */
  assign n21709_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:74  */
  assign n21710_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:79  */
  assign n21712_o = n21710_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:269:59  */
  assign n21713_o = n21712_o ? n21709_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:279:18  */
  assign n21716_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:20  */
  assign n21718_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:25  */
  assign n21720_o = n21718_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:73  */
  assign n21721_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:282:59  */
  assign n21722_o = n21720_o & n21721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:283:47  */
  assign n21723_o = n21526_o[13:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:284:51  */
  assign n21724_o = n21526_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:285:50  */
  assign n21725_o = n21526_o[24:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:286:52  */
  assign n21726_o = n21526_o[25];
  assign n21727_o = {n21726_o, n21725_o, n21724_o, n21723_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:281:5  */
  assign n21733_o = n21722_o ? n21727_o : hibi_dma_cfg1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:281:5  */
  always @(posedge clk_i or posedge n21716_o)
    if (n21716_o)
      n21734_q <= 17'b00001010000000000;
    else
      n21734_q <= n21733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:47  */
  assign n21735_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:65  */
  assign n21736_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:70  */
  assign n21738_o = n21736_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:315:50  */
  assign n21739_o = n21738_o ? n21735_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:47  */
  assign n21741_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:65  */
  assign n21742_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:70  */
  assign n21744_o = n21742_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:316:50  */
  assign n21745_o = n21744_o ? n21741_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:326:18  */
  assign n21748_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:20  */
  assign n21750_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:25  */
  assign n21752_o = n21750_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:78  */
  assign n21753_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:329:64  */
  assign n21754_o = n21752_o & n21753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:330:51  */
  assign n21755_o = n21526_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:328:5  */
  assign n21761_o = n21754_o ? n21755_o : hibi_dma_mem_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:328:5  */
  always @(posedge clk_i or posedge n21748_o)
    if (n21748_o)
      n21762_q <= 3'b000;
    else
      n21762_q <= n21761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:52  */
  assign n21763_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:70  */
  assign n21764_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:75  */
  assign n21766_o = n21764_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:350:55  */
  assign n21767_o = n21766_o ? n21763_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:52  */
  assign n21769_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:70  */
  assign n21770_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:75  */
  assign n21772_o = n21770_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:351:55  */
  assign n21773_o = n21772_o ? n21769_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:361:18  */
  assign n21776_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:20  */
  assign n21778_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:25  */
  assign n21780_o = n21778_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:79  */
  assign n21781_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:364:65  */
  assign n21782_o = n21780_o & n21781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:365:52  */
  assign n21783_o = n21526_o[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:363:5  */
  assign n21789_o = n21782_o ? n21783_o : hibi_dma_hibi_addr1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:363:5  */
  always @(posedge clk_i or posedge n21776_o)
    if (n21776_o)
      n21790_q <= 16'b0000000000000000;
    else
      n21790_q <= n21789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:53  */
  assign n21791_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:71  */
  assign n21792_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:76  */
  assign n21794_o = n21792_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:385:56  */
  assign n21795_o = n21794_o ? n21791_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:53  */
  assign n21797_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:71  */
  assign n21798_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:76  */
  assign n21800_o = n21798_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:386:56  */
  assign n21801_o = n21800_o ? n21797_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:396:18  */
  assign n21804_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:20  */
  assign n21806_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:25  */
  assign n21808_o = n21806_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:82  */
  assign n21809_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:399:68  */
  assign n21810_o = n21808_o & n21809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:400:55  */
  assign n21811_o = n21526_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  assign n21817_o = n21810_o ? n21811_o : hibi_dma_trigger_mask1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:398:5  */
  always @(posedge clk_i or posedge n21804_o)
    if (n21804_o)
      n21818_q <= 2'b00;
    else
      n21818_q <= n21817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:56  */
  assign n21819_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:74  */
  assign n21820_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:79  */
  assign n21822_o = n21820_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:420:59  */
  assign n21823_o = n21822_o ? n21819_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:56  */
  assign n21825_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:74  */
  assign n21826_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:79  */
  assign n21828_o = n21826_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:421:59  */
  assign n21829_o = n21828_o ? n21825_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:47  */
  assign n21831_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:65  */
  assign n21832_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:70  */
  assign n21834_o = n21832_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:427:50  */
  assign n21835_o = n21834_o ? n21831_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:47  */
  assign n21837_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:65  */
  assign n21838_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:70  */
  assign n21840_o = n21838_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:428:50  */
  assign n21841_o = n21840_o ? n21837_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:429:57  */
  assign n21843_o = n21526_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:430:57  */
  assign n21844_o = n21526_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:431:57  */
  assign n21845_o = n21526_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:432:57  */
  assign n21846_o = n21526_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:433:57  */
  assign n21847_o = n21526_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:434:57  */
  assign n21848_o = n21526_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:435:57  */
  assign n21849_o = n21526_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:436:57  */
  assign n21850_o = n21526_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:437:57  */
  assign n21851_o = n21526_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:438:57  */
  assign n21852_o = n21526_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:439:57  */
  assign n21853_o = n21526_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:440:57  */
  assign n21854_o = n21526_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:441:57  */
  assign n21855_o = n21526_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:442:57  */
  assign n21856_o = n21526_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:443:57  */
  assign n21857_o = n21526_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:444:57  */
  assign n21858_o = n21526_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:454:18  */
  assign n21860_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:20  */
  assign n21862_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:25  */
  assign n21864_o = n21862_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:77  */
  assign n21865_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:457:63  */
  assign n21866_o = n21864_o & n21865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:458:52  */
  assign n21867_o = n21526_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:459:52  */
  assign n21868_o = n21526_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:460:52  */
  assign n21869_o = n21526_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:461:52  */
  assign n21870_o = n21526_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:462:52  */
  assign n21871_o = n21526_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:463:52  */
  assign n21872_o = n21526_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:464:52  */
  assign n21873_o = n21526_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:465:52  */
  assign n21874_o = n21526_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:466:52  */
  assign n21875_o = n21526_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:467:52  */
  assign n21876_o = n21526_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:468:52  */
  assign n21877_o = n21526_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:469:52  */
  assign n21878_o = n21526_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:470:52  */
  assign n21879_o = n21526_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:471:52  */
  assign n21880_o = n21526_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:472:52  */
  assign n21881_o = n21526_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:473:52  */
  assign n21882_o = n21526_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:218:12  */
  assign n21883_o = {n21882_o, n21881_o, n21880_o, n21879_o, n21878_o, n21877_o, n21876_o, n21875_o, n21874_o, n21873_o, n21872_o, n21871_o, n21870_o, n21869_o, n21868_o, n21867_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:456:5  */
  assign n21889_o = n21866_o ? n21883_o : hibi_dma_gpio_dir;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:456:5  */
  always @(posedge clk_i or posedge n21860_o)
    if (n21860_o)
      n21890_q <= 16'b0000000000000000;
    else
      n21890_q <= n21889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:51  */
  assign n21891_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:69  */
  assign n21892_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:74  */
  assign n21894_o = n21892_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:538:54  */
  assign n21895_o = n21894_o ? n21891_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:51  */
  assign n21897_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:69  */
  assign n21898_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:74  */
  assign n21900_o = n21898_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:539:54  */
  assign n21901_o = n21900_o ? n21897_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:546:18  */
  assign n21904_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:34  */
  assign n21908_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:50  */
  assign n21909_o = n21526_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:550:37  */
  assign n21910_o = n21908_o | n21909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:552:20  */
  assign n21911_o = n21526_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:24  */
  assign n21912_o = n21526_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:556:49  */
  assign n21914_o = hibi_dma_ctrl;
  assign n21915_o = n21913_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:554:11  */
  assign n21917_o = n21912_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:47  */
  assign n21919_o = n21530_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:63  */
  assign n21920_o = n21919_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:559:66  */
  assign n21921_o = n21920_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:47  */
  assign n21923_o = n21530_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:63  */
  assign n21924_o = n21923_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:560:66  */
  assign n21925_o = n21924_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:103:14  */
  assign n21926_o = n21918_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:557:11  */
  assign n21928_o = n21912_o == 4'b0001;
  assign n21933_o = n21929_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:561:11  */
  assign n21935_o = n21912_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:567:58  */
  assign n21937_o = hibi_dma_cfg0[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:568:50  */
  assign n21939_o = hibi_dma_cfg0[10];
  assign n21941_o = n21936_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:569:60  */
  assign n21942_o = hibi_dma_cfg0[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:570:50  */
  assign n21944_o = hibi_dma_cfg0[16];
  assign n21945_o = n21936_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:565:11  */
  assign n21947_o = n21912_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:573:63  */
  assign n21949_o = hibi_dma_mem_addr0[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:64:14  */
  assign n21950_o = n21948_o[31:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:571:11  */
  assign n21952_o = n21912_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:576:65  */
  assign n21954_o = hibi_dma_hibi_addr0[15:0];
  assign n21955_o = n21953_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:574:11  */
  assign n21957_o = n21912_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:579:67  */
  assign n21959_o = hibi_dma_trigger_mask0[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n21960_o = n21958_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:577:11  */
  assign n21962_o = n21912_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:582:58  */
  assign n21964_o = hibi_dma_cfg1[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:583:50  */
  assign n21966_o = hibi_dma_cfg1[10];
  assign n21968_o = n21963_o[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:584:60  */
  assign n21969_o = hibi_dma_cfg1[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:585:50  */
  assign n21971_o = hibi_dma_cfg1[16];
  assign n21972_o = n21963_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:580:11  */
  assign n21974_o = n21912_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:588:63  */
  assign n21976_o = hibi_dma_mem_addr1[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:63:14  */
  assign n21977_o = n21975_o[31:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:586:11  */
  assign n21979_o = n21912_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:591:65  */
  assign n21981_o = hibi_dma_hibi_addr1[15:0];
  assign n21982_o = n21980_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:589:11  */
  assign n21984_o = n21912_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:594:67  */
  assign n21986_o = hibi_dma_trigger_mask1[1:0];
  assign n21987_o = n21985_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:592:11  */
  assign n21989_o = n21912_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:47  */
  assign n21991_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:61  */
  assign n21992_o = n21991_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:597:64  */
  assign n21993_o = n21992_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:47  */
  assign n21995_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:61  */
  assign n21996_o = n21995_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:598:64  */
  assign n21997_o = n21996_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:47  */
  assign n21999_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:61  */
  assign n22000_o = n21999_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:599:64  */
  assign n22001_o = n22000_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:47  */
  assign n22003_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:61  */
  assign n22004_o = n22003_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:600:64  */
  assign n22005_o = n22004_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:47  */
  assign n22007_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:61  */
  assign n22008_o = n22007_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:601:64  */
  assign n22009_o = n22008_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:47  */
  assign n22011_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:61  */
  assign n22012_o = n22011_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:602:64  */
  assign n22013_o = n22012_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:47  */
  assign n22015_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:61  */
  assign n22016_o = n22015_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:603:64  */
  assign n22017_o = n22016_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:47  */
  assign n22019_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:61  */
  assign n22020_o = n22019_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:604:64  */
  assign n22021_o = n22020_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:47  */
  assign n22023_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:61  */
  assign n22024_o = n22023_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:605:64  */
  assign n22025_o = n22024_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:47  */
  assign n22027_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:61  */
  assign n22028_o = n22027_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:606:64  */
  assign n22029_o = n22028_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:48  */
  assign n22031_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:62  */
  assign n22032_o = n22031_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:607:65  */
  assign n22033_o = n22032_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:48  */
  assign n22035_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:62  */
  assign n22036_o = n22035_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:608:65  */
  assign n22037_o = n22036_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:48  */
  assign n22039_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:62  */
  assign n22040_o = n22039_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:609:65  */
  assign n22041_o = n22040_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:48  */
  assign n22043_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:62  */
  assign n22044_o = n22043_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:610:65  */
  assign n22045_o = n22044_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:48  */
  assign n22047_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:62  */
  assign n22048_o = n22047_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:611:65  */
  assign n22049_o = n22048_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:48  */
  assign n22051_o = n21530_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:62  */
  assign n22052_o = n22051_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:612:65  */
  assign n22053_o = n22052_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:251:14  */
  assign n22054_o = n21990_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:595:11  */
  assign n22056_o = n21912_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:615:53  */
  assign n22058_o = hibi_dma_gpio_dir[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:616:53  */
  assign n22060_o = hibi_dma_gpio_dir[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:617:53  */
  assign n22062_o = hibi_dma_gpio_dir[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:618:53  */
  assign n22064_o = hibi_dma_gpio_dir[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:619:53  */
  assign n22066_o = hibi_dma_gpio_dir[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:620:53  */
  assign n22068_o = hibi_dma_gpio_dir[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:621:53  */
  assign n22070_o = hibi_dma_gpio_dir[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:622:53  */
  assign n22072_o = hibi_dma_gpio_dir[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:623:53  */
  assign n22074_o = hibi_dma_gpio_dir[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:624:53  */
  assign n22076_o = hibi_dma_gpio_dir[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:625:54  */
  assign n22078_o = hibi_dma_gpio_dir[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:626:54  */
  assign n22080_o = hibi_dma_gpio_dir[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:627:54  */
  assign n22082_o = hibi_dma_gpio_dir[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:628:54  */
  assign n22084_o = hibi_dma_gpio_dir[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:629:54  */
  assign n22086_o = hibi_dma_gpio_dir[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:630:54  */
  assign n22088_o = hibi_dma_gpio_dir[15];
  assign n22089_o = n22057_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:613:11  */
  assign n22091_o = n21912_o == 4'b1100;
  assign n22093_o = {n22091_o, n22056_o, n21989_o, n21984_o, n21979_o, n21974_o, n21962_o, n21957_o, n21952_o, n21947_o, n21935_o, n21928_o, n21917_o};
  assign n22094_o = n21937_o[0];
  assign n22095_o = n21949_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:47:14  */
  assign n22096_o = n21954_o[0];
  assign n22097_o = n21959_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22098_o = n21964_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22099_o = n21976_o[0];
  assign n22100_o = n21981_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22101_o = n21986_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22102_o = n22092_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22103_o = n22058_o;
      13'b0100000000000: n22103_o = n21993_o;
      13'b0010000000000: n22103_o = n22101_o;
      13'b0001000000000: n22103_o = n22100_o;
      13'b0000100000000: n22103_o = n22099_o;
      13'b0000010000000: n22103_o = n22098_o;
      13'b0000001000000: n22103_o = n22097_o;
      13'b0000000100000: n22103_o = n22096_o;
      13'b0000000010000: n22103_o = n22095_o;
      13'b0000000001000: n22103_o = n22094_o;
      13'b0000000000100: n22103_o = 1'b0;
      13'b0000000000010: n22103_o = n21921_o;
      13'b0000000000001: n22103_o = n21914_o;
      default: n22103_o = n22102_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n22104_o = n21915_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22105_o = n21937_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22106_o = n21949_o[1];
  assign n22107_o = n21954_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22108_o = n21959_o[1];
  assign n22109_o = n21964_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:47:14  */
  assign n22110_o = n21976_o[1];
  assign n22111_o = n21981_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22112_o = n21986_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22113_o = n22092_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22114_o = n22060_o;
      13'b0100000000000: n22114_o = n21997_o;
      13'b0010000000000: n22114_o = n22112_o;
      13'b0001000000000: n22114_o = n22111_o;
      13'b0000100000000: n22114_o = n22110_o;
      13'b0000010000000: n22114_o = n22109_o;
      13'b0000001000000: n22114_o = n22108_o;
      13'b0000000100000: n22114_o = n22107_o;
      13'b0000000010000: n22114_o = n22106_o;
      13'b0000000001000: n22114_o = n22105_o;
      13'b0000000000100: n22114_o = 1'b0;
      13'b0000000000010: n22114_o = n21925_o;
      13'b0000000000001: n22114_o = n22104_o;
      default: n22114_o = n22113_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:46:12  */
  assign n22115_o = n21915_o[1];
  assign n22116_o = n21926_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22117_o = n21933_o[0];
  assign n22118_o = n21937_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22119_o = n21949_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22120_o = n21954_o[2];
  assign n22121_o = n21960_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22122_o = n21964_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22123_o = n21976_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22124_o = n21981_o[2];
  assign n22125_o = n21987_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22126_o = n22092_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22127_o = n22062_o;
      13'b0100000000000: n22127_o = n22001_o;
      13'b0010000000000: n22127_o = n22125_o;
      13'b0001000000000: n22127_o = n22124_o;
      13'b0000100000000: n22127_o = n22123_o;
      13'b0000010000000: n22127_o = n22122_o;
      13'b0000001000000: n22127_o = n22121_o;
      13'b0000000100000: n22127_o = n22120_o;
      13'b0000000010000: n22127_o = n22119_o;
      13'b0000000001000: n22127_o = n22118_o;
      13'b0000000000100: n22127_o = n22117_o;
      13'b0000000000010: n22127_o = n22116_o;
      13'b0000000000001: n22127_o = n22115_o;
      default: n22127_o = n22126_o;
    endcase
  assign n22128_o = n21915_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22129_o = n21926_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22130_o = n21933_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22131_o = n21937_o[3];
  assign n22132_o = n21950_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22133_o = n21954_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22134_o = n21960_o[1];
  assign n22135_o = n21964_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22136_o = n21977_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22137_o = n21981_o[3];
  assign n22138_o = n21987_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22139_o = n22092_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22140_o = n22064_o;
      13'b0100000000000: n22140_o = n22005_o;
      13'b0010000000000: n22140_o = n22138_o;
      13'b0001000000000: n22140_o = n22137_o;
      13'b0000100000000: n22140_o = n22136_o;
      13'b0000010000000: n22140_o = n22135_o;
      13'b0000001000000: n22140_o = n22134_o;
      13'b0000000100000: n22140_o = n22133_o;
      13'b0000000010000: n22140_o = n22132_o;
      13'b0000000001000: n22140_o = n22131_o;
      13'b0000000000100: n22140_o = n22130_o;
      13'b0000000000010: n22140_o = n22129_o;
      13'b0000000000001: n22140_o = n22128_o;
      default: n22140_o = n22139_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22141_o = n21915_o[3];
  assign n22142_o = n21926_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22143_o = n21933_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22144_o = n21937_o[4];
  assign n22145_o = n21950_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22146_o = n21954_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22147_o = n21960_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22148_o = n21964_o[4];
  assign n22149_o = n21977_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22150_o = n21981_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22151_o = n21987_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22152_o = n22092_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22153_o = n22066_o;
      13'b0100000000000: n22153_o = n22009_o;
      13'b0010000000000: n22153_o = n22151_o;
      13'b0001000000000: n22153_o = n22150_o;
      13'b0000100000000: n22153_o = n22149_o;
      13'b0000010000000: n22153_o = n22148_o;
      13'b0000001000000: n22153_o = n22147_o;
      13'b0000000100000: n22153_o = n22146_o;
      13'b0000000010000: n22153_o = n22145_o;
      13'b0000000001000: n22153_o = n22144_o;
      13'b0000000000100: n22153_o = n22143_o;
      13'b0000000000010: n22153_o = n22142_o;
      13'b0000000000001: n22153_o = n22141_o;
      default: n22153_o = n22152_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22154_o = n21915_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22155_o = n21926_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22156_o = n21933_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22157_o = n21937_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22158_o = n21950_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22159_o = n21954_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22160_o = n21960_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22161_o = n21964_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22162_o = n21977_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22163_o = n21981_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22164_o = n21987_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22165_o = n22092_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22166_o = n22068_o;
      13'b0100000000000: n22166_o = n22013_o;
      13'b0010000000000: n22166_o = n22164_o;
      13'b0001000000000: n22166_o = n22163_o;
      13'b0000100000000: n22166_o = n22162_o;
      13'b0000010000000: n22166_o = n22161_o;
      13'b0000001000000: n22166_o = n22160_o;
      13'b0000000100000: n22166_o = n22159_o;
      13'b0000000010000: n22166_o = n22158_o;
      13'b0000000001000: n22166_o = n22157_o;
      13'b0000000000100: n22166_o = n22156_o;
      13'b0000000000010: n22166_o = n22155_o;
      13'b0000000000001: n22166_o = n22154_o;
      default: n22166_o = n22165_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22167_o = n21915_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22168_o = n21926_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22169_o = n21933_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22170_o = n21937_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22171_o = n21950_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22172_o = n21954_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22173_o = n21960_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22174_o = n21964_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22175_o = n21977_o[3];
  assign n22176_o = n21981_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22177_o = n21987_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22178_o = n22092_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22179_o = n22070_o;
      13'b0100000000000: n22179_o = n22017_o;
      13'b0010000000000: n22179_o = n22177_o;
      13'b0001000000000: n22179_o = n22176_o;
      13'b0000100000000: n22179_o = n22175_o;
      13'b0000010000000: n22179_o = n22174_o;
      13'b0000001000000: n22179_o = n22173_o;
      13'b0000000100000: n22179_o = n22172_o;
      13'b0000000010000: n22179_o = n22171_o;
      13'b0000000001000: n22179_o = n22170_o;
      13'b0000000000100: n22179_o = n22169_o;
      13'b0000000000010: n22179_o = n22168_o;
      13'b0000000000001: n22179_o = n22167_o;
      default: n22179_o = n22178_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22180_o = n21915_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22181_o = n21926_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22182_o = n21933_o[5];
  assign n22183_o = n21937_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22184_o = n21950_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22185_o = n21954_o[7];
  assign n22186_o = n21960_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22187_o = n21964_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22188_o = n21977_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n22189_o = n21981_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22190_o = n21987_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22191_o = n22092_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22192_o = n22072_o;
      13'b0100000000000: n22192_o = n22021_o;
      13'b0010000000000: n22192_o = n22190_o;
      13'b0001000000000: n22192_o = n22189_o;
      13'b0000100000000: n22192_o = n22188_o;
      13'b0000010000000: n22192_o = n22187_o;
      13'b0000001000000: n22192_o = n22186_o;
      13'b0000000100000: n22192_o = n22185_o;
      13'b0000000010000: n22192_o = n22184_o;
      13'b0000000001000: n22192_o = n22183_o;
      13'b0000000000100: n22192_o = n22182_o;
      13'b0000000000010: n22192_o = n22181_o;
      13'b0000000000001: n22192_o = n22180_o;
      default: n22192_o = n22191_o;
    endcase
  assign n22193_o = n21915_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22194_o = n21926_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22195_o = n21933_o[6];
  assign n22196_o = n21937_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22197_o = n21950_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22198_o = n21954_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22199_o = n21960_o[6];
  assign n22200_o = n21964_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22201_o = n21977_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22202_o = n21981_o[8];
  assign n22203_o = n21987_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22204_o = n22092_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22205_o = n22074_o;
      13'b0100000000000: n22205_o = n22025_o;
      13'b0010000000000: n22205_o = n22203_o;
      13'b0001000000000: n22205_o = n22202_o;
      13'b0000100000000: n22205_o = n22201_o;
      13'b0000010000000: n22205_o = n22200_o;
      13'b0000001000000: n22205_o = n22199_o;
      13'b0000000100000: n22205_o = n22198_o;
      13'b0000000010000: n22205_o = n22197_o;
      13'b0000000001000: n22205_o = n22196_o;
      13'b0000000000100: n22205_o = n22195_o;
      13'b0000000000010: n22205_o = n22194_o;
      13'b0000000000001: n22205_o = n22193_o;
      default: n22205_o = n22204_o;
    endcase
  assign n22206_o = n21915_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22207_o = n21926_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22208_o = n21933_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22209_o = n21937_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n22210_o = n21950_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22211_o = n21954_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22212_o = n21960_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n22213_o = n21964_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22214_o = n21977_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22215_o = n21981_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22216_o = n21987_o[7];
  assign n22217_o = n22092_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22218_o = n22076_o;
      13'b0100000000000: n22218_o = n22029_o;
      13'b0010000000000: n22218_o = n22216_o;
      13'b0001000000000: n22218_o = n22215_o;
      13'b0000100000000: n22218_o = n22214_o;
      13'b0000010000000: n22218_o = n22213_o;
      13'b0000001000000: n22218_o = n22212_o;
      13'b0000000100000: n22218_o = n22211_o;
      13'b0000000010000: n22218_o = n22210_o;
      13'b0000000001000: n22218_o = n22209_o;
      13'b0000000000100: n22218_o = n22208_o;
      13'b0000000000010: n22218_o = n22207_o;
      13'b0000000000001: n22218_o = n22206_o;
      default: n22218_o = n22217_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22219_o = n21915_o[9];
  assign n22220_o = n21926_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22221_o = n21933_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22222_o = n21941_o[0];
  assign n22223_o = n21950_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22224_o = n21954_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22225_o = n21960_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22226_o = n21968_o[0];
  assign n22227_o = n21977_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22228_o = n21981_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22229_o = n21987_o[8];
  assign n22230_o = n22092_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22231_o = n22078_o;
      13'b0100000000000: n22231_o = n22033_o;
      13'b0010000000000: n22231_o = n22229_o;
      13'b0001000000000: n22231_o = n22228_o;
      13'b0000100000000: n22231_o = n22227_o;
      13'b0000010000000: n22231_o = n22226_o;
      13'b0000001000000: n22231_o = n22225_o;
      13'b0000000100000: n22231_o = n22224_o;
      13'b0000000010000: n22231_o = n22223_o;
      13'b0000000001000: n22231_o = n22222_o;
      13'b0000000000100: n22231_o = n22221_o;
      13'b0000000000010: n22231_o = n22220_o;
      13'b0000000000001: n22231_o = n22219_o;
      default: n22231_o = n22230_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22232_o = n21915_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22233_o = n21926_o[9];
  assign n22234_o = n21933_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22235_o = n21941_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22236_o = n21950_o[8];
  assign n22237_o = n21954_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22238_o = n21960_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22239_o = n21968_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22240_o = n21977_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22241_o = n21981_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22242_o = n21987_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22243_o = n22092_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22244_o = n22080_o;
      13'b0100000000000: n22244_o = n22037_o;
      13'b0010000000000: n22244_o = n22242_o;
      13'b0001000000000: n22244_o = n22241_o;
      13'b0000100000000: n22244_o = n22240_o;
      13'b0000010000000: n22244_o = n22239_o;
      13'b0000001000000: n22244_o = n22238_o;
      13'b0000000100000: n22244_o = n22237_o;
      13'b0000000010000: n22244_o = n22236_o;
      13'b0000000001000: n22244_o = n22235_o;
      13'b0000000000100: n22244_o = n22234_o;
      13'b0000000000010: n22244_o = n22233_o;
      13'b0000000000001: n22244_o = n22232_o;
      default: n22244_o = n22243_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22245_o = n21915_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22246_o = n21926_o[10];
  assign n22247_o = n21933_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22248_o = n21941_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22249_o = n21950_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22250_o = n21954_o[12];
  assign n22251_o = n21960_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22252_o = n21968_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22253_o = n21977_o[9];
  assign n22254_o = n21981_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22255_o = n21987_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22256_o = n22092_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22257_o = n22082_o;
      13'b0100000000000: n22257_o = n22041_o;
      13'b0010000000000: n22257_o = n22255_o;
      13'b0001000000000: n22257_o = n22254_o;
      13'b0000100000000: n22257_o = n22253_o;
      13'b0000010000000: n22257_o = n22252_o;
      13'b0000001000000: n22257_o = n22251_o;
      13'b0000000100000: n22257_o = n22250_o;
      13'b0000000010000: n22257_o = n22249_o;
      13'b0000000001000: n22257_o = n22248_o;
      13'b0000000000100: n22257_o = n22247_o;
      13'b0000000000010: n22257_o = n22246_o;
      13'b0000000000001: n22257_o = n22245_o;
      default: n22257_o = n22256_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22258_o = n21915_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22259_o = n21926_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22260_o = n21933_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22261_o = n21941_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22262_o = n21950_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22263_o = n21954_o[13];
  assign n22264_o = n21960_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22265_o = n21968_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22266_o = n21977_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22267_o = n21981_o[13];
  assign n22268_o = n21987_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22269_o = n22092_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22270_o = n22084_o;
      13'b0100000000000: n22270_o = n22045_o;
      13'b0010000000000: n22270_o = n22268_o;
      13'b0001000000000: n22270_o = n22267_o;
      13'b0000100000000: n22270_o = n22266_o;
      13'b0000010000000: n22270_o = n22265_o;
      13'b0000001000000: n22270_o = n22264_o;
      13'b0000000100000: n22270_o = n22263_o;
      13'b0000000010000: n22270_o = n22262_o;
      13'b0000000001000: n22270_o = n22261_o;
      13'b0000000000100: n22270_o = n22260_o;
      13'b0000000000010: n22270_o = n22259_o;
      13'b0000000000001: n22270_o = n22258_o;
      default: n22270_o = n22269_o;
    endcase
  assign n22271_o = n21915_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22272_o = n21926_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22273_o = n21933_o[12];
  assign n22274_o = n21941_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22275_o = n21950_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22276_o = n21954_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22277_o = n21960_o[12];
  assign n22278_o = n21968_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22279_o = n21977_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22280_o = n21981_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22281_o = n21987_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22282_o = n22092_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22283_o = n22086_o;
      13'b0100000000000: n22283_o = n22049_o;
      13'b0010000000000: n22283_o = n22281_o;
      13'b0001000000000: n22283_o = n22280_o;
      13'b0000100000000: n22283_o = n22279_o;
      13'b0000010000000: n22283_o = n22278_o;
      13'b0000001000000: n22283_o = n22277_o;
      13'b0000000100000: n22283_o = n22276_o;
      13'b0000000010000: n22283_o = n22275_o;
      13'b0000000001000: n22283_o = n22274_o;
      13'b0000000000100: n22283_o = n22273_o;
      13'b0000000000010: n22283_o = n22272_o;
      13'b0000000000001: n22283_o = n22271_o;
      default: n22283_o = n22282_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22284_o = n21915_o[14];
  assign n22285_o = n21926_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22286_o = n21933_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22287_o = n21950_o[12];
  assign n22288_o = n21954_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22289_o = n21960_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22290_o = n21977_o[12];
  assign n22291_o = n21981_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22292_o = n21987_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22293_o = n22092_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22294_o = n22088_o;
      13'b0100000000000: n22294_o = n22053_o;
      13'b0010000000000: n22294_o = n22292_o;
      13'b0001000000000: n22294_o = n22291_o;
      13'b0000100000000: n22294_o = n22290_o;
      13'b0000010000000: n22294_o = n21966_o;
      13'b0000001000000: n22294_o = n22289_o;
      13'b0000000100000: n22294_o = n22288_o;
      13'b0000000010000: n22294_o = n22287_o;
      13'b0000000001000: n22294_o = n21939_o;
      13'b0000000000100: n22294_o = n22286_o;
      13'b0000000000010: n22294_o = n22285_o;
      13'b0000000000001: n22294_o = n22284_o;
      default: n22294_o = n22293_o;
    endcase
  assign n22295_o = n21915_o[19:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22296_o = n21926_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22297_o = n21933_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n22298_o = n21950_o[17:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22299_o = n21955_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22300_o = n21960_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22301_o = n21977_o[17:13];
  assign n22302_o = n21982_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22303_o = n21987_o[18:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22304_o = n22054_o[4:0];
  assign n22305_o = n22089_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22306_o = n22092_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22307_o = n22305_o;
      13'b0100000000000: n22307_o = n22304_o;
      13'b0010000000000: n22307_o = n22303_o;
      13'b0001000000000: n22307_o = n22302_o;
      13'b0000100000000: n22307_o = n22301_o;
      13'b0000010000000: n22307_o = n21969_o;
      13'b0000001000000: n22307_o = n22300_o;
      13'b0000000100000: n22307_o = n22299_o;
      13'b0000000010000: n22307_o = n22298_o;
      13'b0000000001000: n22307_o = n21942_o;
      13'b0000000000100: n22307_o = n22297_o;
      13'b0000000000010: n22307_o = n22296_o;
      13'b0000000000001: n22307_o = n22295_o;
      default: n22307_o = n22306_o;
    endcase
  assign n22308_o = n21915_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22309_o = n21926_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22310_o = n21933_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n22311_o = n21950_o[18];
  assign n22312_o = n21955_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22313_o = n21960_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22314_o = n21977_o[18];
  assign n22315_o = n21982_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n22316_o = n21987_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22317_o = n22054_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22318_o = n22089_o[5];
  assign n22319_o = n22092_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22320_o = n22318_o;
      13'b0100000000000: n22320_o = n22317_o;
      13'b0010000000000: n22320_o = n22316_o;
      13'b0001000000000: n22320_o = n22315_o;
      13'b0000100000000: n22320_o = n22314_o;
      13'b0000010000000: n22320_o = n21971_o;
      13'b0000001000000: n22320_o = n22313_o;
      13'b0000000100000: n22320_o = n22312_o;
      13'b0000000010000: n22320_o = n22311_o;
      13'b0000000001000: n22320_o = n21944_o;
      13'b0000000000100: n22320_o = n22310_o;
      13'b0000000000010: n22320_o = n22309_o;
      13'b0000000000001: n22320_o = n22308_o;
      default: n22320_o = n22319_o;
    endcase
  assign n22321_o = n21915_o[30:21];
  assign n22322_o = n21926_o[29:20];
  assign n22323_o = n21933_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:95:14  */
  assign n22324_o = n21950_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:614:14  */
  assign n22325_o = n21955_o[15:6];
  assign n22326_o = n21960_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n22327_o = n21977_o[28:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n22328_o = n21982_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:99:14  */
  assign n22329_o = n21987_o[29:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:577:12  */
  assign n22330_o = n22054_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n22331_o = n22089_o[15:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:104:14  */
  assign n22332_o = n22092_o[31:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:553:9  */
  always @*
    case (n22093_o)
      13'b1000000000000: n22333_o = n22331_o;
      13'b0100000000000: n22333_o = n22330_o;
      13'b0010000000000: n22333_o = n22329_o;
      13'b0001000000000: n22333_o = n22328_o;
      13'b0000100000000: n22333_o = n22327_o;
      13'b0000010000000: n22333_o = n21972_o;
      13'b0000001000000: n22333_o = n22326_o;
      13'b0000000100000: n22333_o = n22325_o;
      13'b0000000010000: n22333_o = n22324_o;
      13'b0000000001000: n22333_o = n21945_o;
      13'b0000000000100: n22333_o = n22323_o;
      13'b0000000000010: n22333_o = n22322_o;
      13'b0000000000001: n22333_o = n22321_o;
      default: n22333_o = n22332_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n22334_o = {n22333_o, n22320_o, n22307_o, n22294_o, n22283_o, n22270_o, n22257_o, n22244_o, n22231_o, n22218_o, n22205_o, n22192_o, n22179_o, n22166_o, n22153_o, n22140_o, n22127_o, n22114_o, n22103_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:90:3  */
  assign n22335_o = n22342_q[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:552:7  */
  assign n22336_o = n21911_o ? n22334_o : n22335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n22337_o = {n21910_o, n22336_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:578:12  */
  assign n22339_o = {1'b0, 32'b00000000000000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:549:5  */
  always @(posedge clk_i or posedge n21904_o)
    if (n21904_o)
      n22342_q <= n22339_o;
    else
      n22342_q <= n22337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_regfile.vhd:546:5  */
  assign n22343_o = {hibi_dma_gpio_dir, n21901_o, n21895_o, n21858_o, n21857_o, n21856_o, n21855_o, n21854_o, n21853_o, n21852_o, n21851_o, n21850_o, n21849_o, n21848_o, n21847_o, n21846_o, n21845_o, n21844_o, n21843_o, n21841_o, n21835_o, hibi_dma_trigger_mask1, n21829_o, n21823_o, hibi_dma_hibi_addr1, n21801_o, n21795_o, hibi_dma_mem_addr1, n21773_o, n21767_o, hibi_dma_cfg1, n21745_o, n21739_o, hibi_dma_trigger_mask0, n21713_o, n21707_o, hibi_dma_hibi_addr0, n21685_o, n21679_o, hibi_dma_mem_addr0, n21657_o, n21651_o, hibi_dma_cfg0, n21629_o, n21623_o, n21598_o, n21597_o, n21595_o, n21589_o, n21583_o, n21577_o, hibi_dma_ctrl, n21571_o, n21565_o};
endmodule


module hibi_dma_fsl
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  sel_i,
   input  fsl_req_i_blocking,
   input  fsl_req_i_ctrl,
   input  fsl_req_i_wr,
   input  fsl_req_i_rd,
   input  [31:0] fsl_req_i_data,
   input  [21:0] gif_rsp_i_rdata,
   input  gif_rsp_i_ack,
   input  [3:0] dma_status_i,
   output [31:0] fsl_rsp_o_rdata,
   output fsl_rsp_o_valid,
   output fsl_rsp_o_wait_req,
   output [4:0] gif_req_o_addr,
   output [21:0] gif_req_o_wdata,
   output gif_req_o_wr,
   output gif_req_o_rd);
  wire [35:0] n21284_o;
  wire [31:0] n21286_o;
  wire n21287_o;
  wire n21288_o;
  wire [4:0] n21290_o;
  wire [21:0] n21291_o;
  wire n21292_o;
  wire n21293_o;
  wire [22:0] n21294_o;
  wire [63:0] r;
  wire [63:0] rin;
  wire [27:0] n21300_o;
  wire [33:0] n21302_o;
  wire [63:0] n21303_o;
  wire n21304_o;
  wire n21305_o;
  wire n21306_o;
  wire n21307_o;
  wire n21309_o;
  wire n21310_o;
  wire n21311_o;
  wire [4:0] n21312_o;
  wire [4:0] n21313_o;
  wire [4:0] n21314_o;
  wire n21316_o;
  wire [21:0] n21317_o;
  wire n21318_o;
  wire n21319_o;
  wire n21320_o;
  wire n21321_o;
  wire [21:0] n21322_o;
  wire [63:0] n21323_o;
  wire n21324_o;
  wire [22:0] n21325_o;
  wire [22:0] n21326_o;
  wire [22:0] n21327_o;
  wire [22:0] n21328_o;
  wire [22:0] n21329_o;
  wire n21330_o;
  wire n21331_o;
  wire n21332_o;
  wire [4:0] n21333_o;
  wire [63:0] n21334_o;
  wire n21335_o;
  wire [4:0] n21336_o;
  wire n21337_o;
  wire n21338_o;
  wire n21339_o;
  wire n21340_o;
  wire n21341_o;
  wire n21342_o;
  wire n21343_o;
  wire n21344_o;
  wire n21345_o;
  wire n21346_o;
  wire n21347_o;
  wire n21348_o;
  wire n21349_o;
  wire n21350_o;
  wire n21351_o;
  wire [21:0] n21352_o;
  wire [31:0] n21353_o;
  wire [31:0] n21354_o;
  wire [31:0] n21355_o;
  wire [28:0] n21356_o;
  wire [4:0] n21357_o;
  wire n21359_o;
  wire [3:0] n21360_o;
  wire n21362_o;
  wire n21365_o;
  wire n21366_o;
  wire [3:0] n21367_o;
  wire n21369_o;
  wire n21371_o;
  wire n21372_o;
  wire n21374_o;
  wire [1:0] n21375_o;
  wire [1:0] n21376_o;
  wire [1:0] n21377_o;
  wire [33:0] n21378_o;
  wire [3:0] n21380_o;
  wire n21382_o;
  wire [1:0] n21385_o;
  wire [1:0] n21386_o;
  wire [1:0] n21387_o;
  wire [1:0] n21388_o;
  wire [1:0] n21389_o;
  wire [31:0] n21390_o;
  wire [31:0] n21391_o;
  wire [31:0] n21392_o;
  wire [28:0] n21393_o;
  wire [33:0] n21394_o;
  wire [63:0] n21395_o;
  wire n21400_o;
  wire [63:0] n21403_o;
  wire [63:0] n21409_o;
  reg [63:0] n21410_q;
  assign fsl_rsp_o_rdata = n21286_o;
  assign fsl_rsp_o_valid = n21287_o;
  assign fsl_rsp_o_wait_req = n21288_o;
  assign gif_req_o_addr = n21290_o;
  assign gif_req_o_wdata = n21291_o;
  assign gif_req_o_wr = n21292_o;
  assign gif_req_o_rd = n21293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:198:24  */
  assign n21284_o = {fsl_req_i_data, fsl_req_i_rd, fsl_req_i_wr, fsl_req_i_ctrl, fsl_req_i_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:182:29  */
  assign n21286_o = n21394_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:180:29  */
  assign n21287_o = n21394_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:178:29  */
  assign n21288_o = n21394_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:162:24  */
  assign n21290_o = n21393_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:159:24  */
  assign n21291_o = n21393_o[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:166:24  */
  assign n21292_o = n21393_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:139:22  */
  assign n21293_o = n21393_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:138:22  */
  assign n21294_o = {gif_rsp_i_ack, gif_rsp_i_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:39:10  */
  assign r = n21410_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:39:13  */
  assign rin = n21395_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:57:5  */
  assign n21300_o = r[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:53:5  */
  assign n21302_o = r[63:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:51:5  */
  assign n21303_o = {n21302_o, 1'b0, 1'b0, n21300_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:55:34  */
  assign n21304_o = n21303_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:55:28  */
  assign n21305_o = ~n21304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:45:5  */
  assign n21306_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:54:5  */
  assign n21307_o = sel_i ? n21305_o : n21306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:20  */
  assign n21309_o = n21284_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:43  */
  assign n21310_o = n21284_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:59:29  */
  assign n21311_o = n21309_o & n21310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:60:42  */
  assign n21312_o = n21284_o[8:4];
  assign n21313_o = r[5:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:58:5  */
  assign n21314_o = n21316_o ? n21312_o : n21313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:58:5  */
  assign n21316_o = sel_i & n21311_o;
  assign n21317_o = r[27:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:20  */
  assign n21318_o = n21284_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:43  */
  assign n21319_o = n21284_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:48  */
  assign n21320_o = ~n21319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:29  */
  assign n21321_o = n21318_o & n21320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:66:42  */
  assign n21322_o = n21284_o[25:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n21323_o = {n21302_o, 1'b0, 1'b0, n21322_o, n21314_o, n21307_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:67:30  */
  assign n21324_o = n21323_o[0];
  assign n21325_o = {n21324_o, n21322_o};
  assign n21326_o = {1'b0, n21317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:65:7  */
  assign n21327_o = n21321_o ? n21325_o : n21326_o;
  assign n21328_o = {1'b0, n21317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:64:5  */
  assign n21329_o = sel_i ? n21327_o : n21328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:20  */
  assign n21330_o = n21284_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:43  */
  assign n21331_o = n21284_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:72:29  */
  assign n21332_o = n21330_o & n21331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:73:42  */
  assign n21333_o = n21284_o[8:4];
  assign n21334_o = {n21302_o, 1'b0, n21329_o, n21333_o, n21307_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:74:30  */
  assign n21335_o = n21334_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21336_o = n21338_o ? n21333_o : n21314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21337_o = n21339_o ? n21335_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21338_o = sel_i & n21332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:71:5  */
  assign n21339_o = sel_i & n21332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21340_o = dma_status_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21341_o = n21340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21342_o = dma_status_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21343_o = n21342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21344_o = dma_status_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21345_o = n21344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:32  */
  assign n21346_o = dma_status_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:82:36  */
  assign n21347_o = n21346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:20  */
  assign n21348_o = n21284_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:43  */
  assign n21349_o = n21284_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:48  */
  assign n21350_o = ~n21349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:29  */
  assign n21351_o = n21348_o & n21350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:87:72  */
  assign n21352_o = n21294_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:87:46  */
  assign n21353_o = {10'b0, n21352_o};  //  uext
  assign n21354_o = r[61:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:86:7  */
  assign n21355_o = n21351_o ? n21353_o : n21354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:12  */
  assign n21356_o = r[29:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:20  */
  assign n21357_o = n21356_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:25  */
  assign n21359_o = n21357_o == 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:64:14  */
  assign n21360_o = {n21347_o, n21345_o, n21343_o, n21341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:91:19  */
  assign n21362_o = n21360_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:91:9  */
  assign n21365_o = n21362_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:22  */
  assign n21366_o = n21284_o[0];
  assign n21367_o = {n21347_o, n21345_o, n21343_o, n21341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:98:21  */
  assign n21369_o = n21367_o != 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:57:12  */
  assign n21371_o = r[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:9  */
  assign n21372_o = n21374_o ? 1'b1 : n21371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:97:9  */
  assign n21374_o = n21366_o & n21369_o;
  assign n21375_o = {n21372_o, n21365_o};
  assign n21376_o = r[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:90:7  */
  assign n21377_o = n21359_o ? n21375_o : n21376_o;
  assign n21378_o = {n21377_o, n21355_o};
  assign n21380_o = {n21347_o, n21345_o, n21343_o, n21341_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:105:15  */
  assign n21382_o = n21380_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:253:14  */
  assign n21385_o = {1'b0, 1'b1};
  assign n21386_o = n21378_o[33:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:252:14  */
  assign n21387_o = r[63:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:85:5  */
  assign n21388_o = sel_i ? n21386_o : n21387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:105:5  */
  assign n21389_o = n21382_o ? n21385_o : n21388_o;
  assign n21390_o = n21378_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:250:14  */
  assign n21391_o = r[61:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:85:5  */
  assign n21392_o = sel_i ? n21390_o : n21391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:113:20  */
  assign n21393_o = r[29:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:114:20  */
  assign n21394_o = r[63:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:18:12  */
  assign n21395_o = {n21389_o, n21392_o, n21337_o, n21329_o, n21336_o, n21307_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:124:18  */
  assign n21400_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:128:9  */
  assign n21403_o = init_i ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:126:5  */
  assign n21409_o = en_i ? n21403_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_fsl.vhd:126:5  */
  always @(posedge clk_i or posedge n21400_o)
    if (n21400_o)
      n21410_q <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    else
      n21410_q <= n21409_o;
endmodule

module hibi_dma_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [4:0] ext_gif_req_i_addr,
   input  [21:0] ext_gif_req_i_wdata,
   input  ext_gif_req_i_wr,
   input  ext_gif_req_i_rd,
   input  [15:0] gpio_i_xr,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [21:0] ext_gif_rsp_o_rdata,
   output ext_gif_rsp_o_ack,
   output [1:0] gpio_o_c,
   output [15:0] gpio_o_xw,
   output [1:0] gpio_dir_o_c,
   output [15:0] gpio_dir_o_rw,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [3:0] status_o);
  wire [28:0] n21010_o;
  wire [21:0] n21012_o;
  wire n21013_o;
  wire [1:0] n21015_o;
  wire [15:0] n21016_o;
  wire [1:0] n21018_o;
  wire [15:0] n21019_o;
  wire [15:0] n21021_o;
  wire n21022_o;
  wire n21023_o;
  wire [31:0] n21024_o;
  wire n21026_o;
  wire [31:0] n21027_o;
  wire [4:0] n21028_o;
  wire n21029_o;
  wire [1:0] n21030_o;
  wire n21032_o;
  wire [39:0] n21033_o;
  wire n21035_o;
  wire [31:0] n21036_o;
  wire [4:0] n21037_o;
  wire n21038_o;
  wire [1:0] n21039_o;
  wire n21041_o;
  wire [39:0] n21042_o;
  wire [22:0] regifi0_gif_rsp;
  wire [290:0] regifi0_reg2logic;
  wire [28:0] ctrli0_gif_req;
  wire [19:0] logic2reg;
  wire [22:0] muxi0_m0_gif_rsp;
  wire [28:0] muxi0_gif_req;
  wire [15:0] chain_mask;
  wire [3:0] chain_trigger;
  wire [3:0] chain_start;
  wire [3:0] chain_busy;
  wire [3:0] chaini0_start;
  wire [3:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [195:0] dma_cfg;
  wire [3:0] dma_ctrl;
  wire [3:0] dmai0_status;
  wire [21:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr2;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask2;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_mem_addr3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr3;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio_dir;
  wire [4:0] n21044_o;
  wire [21:0] n21045_o;
  wire n21046_o;
  wire n21047_o;
  wire [22:0] n21048_o;
  wire [3:0] n21050_o;
  wire [15:0] n21051_o;
  wire [290:0] n21052_o;
  wire [5:0] n21054_o;
  wire [3:0] n21055_o;
  wire [3:0] n21056_o;
  wire [5:0] n21057_o;
  wire [1:0] n21058_o;
  wire n21059_o;
  wire [5:0] n21060_o;
  wire [3:0] n21061_o;
  wire n21062_o;
  wire n21063_o;
  wire n21064_o;
  wire n21065_o;
  wire [5:0] n21066_o;
  wire [3:0] n21067_o;
  wire [3:0] n21068_o;
  wire [5:0] n21069_o;
  wire [1:0] n21070_o;
  wire n21071_o;
  wire [5:0] n21072_o;
  wire [3:0] n21073_o;
  wire n21074_o;
  wire n21075_o;
  wire n21076_o;
  wire n21077_o;
  wire [5:0] n21078_o;
  wire [3:0] n21079_o;
  wire [3:0] n21080_o;
  wire [5:0] n21081_o;
  wire [1:0] n21082_o;
  wire n21083_o;
  wire [5:0] n21084_o;
  wire [3:0] n21085_o;
  wire n21086_o;
  wire n21087_o;
  wire n21088_o;
  wire n21089_o;
  wire [5:0] n21090_o;
  wire [3:0] n21091_o;
  wire [3:0] n21092_o;
  wire [5:0] n21093_o;
  wire [1:0] n21094_o;
  wire n21095_o;
  wire [5:0] n21096_o;
  wire [3:0] n21097_o;
  wire n21098_o;
  wire n21099_o;
  wire n21100_o;
  wire n21101_o;
  wire n21102_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n21103_o;
  wire n21104_o;
  wire [3:0] n21105_o;
  wire n21108_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n21109_o;
  wire n21110_o;
  wire [3:0] n21111_o;
  wire n21114_o;
  wire chaini0_n3_trigi0_trigger_o;
  wire chaini0_n3_trigi0_start_o;
  wire n21115_o;
  wire n21116_o;
  wire [3:0] n21117_o;
  wire n21120_o;
  wire chaini0_n4_trigi0_trigger_o;
  wire chaini0_n4_trigi0_start_o;
  wire n21121_o;
  wire n21122_o;
  wire [3:0] n21123_o;
  wire [3:0] dmai0_status_o;
  wire [15:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [49:0] n21127_o;
  wire [31:0] n21129_o;
  wire [38:0] n21130_o;
  wire n21132_o;
  wire n21133_o;
  wire n21135_o;
  wire [31:0] n21136_o;
  wire [4:0] n21137_o;
  wire n21138_o;
  wire n21139_o;
  wire [4:0] ctrli0_gif_req_o_addr;
  wire [21:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [28:0] n21140_o;
  wire [21:0] n21142_o;
  wire n21143_o;
  wire [38:0] n21144_o;
  wire n21146_o;
  wire n21147_o;
  wire n21149_o;
  wire [31:0] n21150_o;
  wire [4:0] n21151_o;
  wire n21152_o;
  wire n21153_o;
  wire [21:0] muxi0_m0_gif_rsp_o_rdata;
  wire muxi0_m0_gif_rsp_o_ack;
  wire [21:0] muxi0_m1_gif_rsp_o_rdata;
  wire muxi0_m1_gif_rsp_o_ack;
  wire [4:0] muxi0_mux_gif_req_o_addr;
  wire [21:0] muxi0_mux_gif_req_o_wdata;
  wire muxi0_mux_gif_req_o_wr;
  wire muxi0_mux_gif_req_o_rd;
  wire [4:0] n21154_o;
  wire [21:0] n21155_o;
  wire n21156_o;
  wire n21157_o;
  wire [22:0] n21158_o;
  wire [4:0] n21160_o;
  wire [21:0] n21161_o;
  wire n21162_o;
  wire n21163_o;
  wire [22:0] n21164_o;
  wire [28:0] n21166_o;
  wire [21:0] n21168_o;
  wire n21169_o;
  wire n21170_o;
  wire n21171_o;
  wire n21172_o;
  wire [17:0] n21173_o;
  wire [15:0] n21174_o;
  wire [15:0] n21175_o;
  wire [17:0] n21176_o;
  wire [15:0] n21177_o;
  wire [15:0] n21178_o;
  wire [18:0] n21179_o;
  wire [16:0] n21180_o;
  wire [9:0] n21181_o;
  wire [18:0] n21182_o;
  wire [16:0] n21183_o;
  wire n21184_o;
  wire [18:0] n21185_o;
  wire [16:0] n21186_o;
  wire n21187_o;
  wire [18:0] n21188_o;
  wire [16:0] n21189_o;
  wire [4:0] n21190_o;
  wire n21191_o;
  wire n21192_o;
  wire n21193_o;
  wire [17:0] n21194_o;
  wire [15:0] n21195_o;
  wire [15:0] n21196_o;
  wire [17:0] n21197_o;
  wire [15:0] n21198_o;
  wire [15:0] n21199_o;
  wire [18:0] n21200_o;
  wire [16:0] n21201_o;
  wire [9:0] n21202_o;
  wire [18:0] n21203_o;
  wire [16:0] n21204_o;
  wire n21205_o;
  wire [18:0] n21206_o;
  wire [16:0] n21207_o;
  wire n21208_o;
  wire [18:0] n21209_o;
  wire [16:0] n21210_o;
  wire [4:0] n21211_o;
  wire n21212_o;
  wire n21213_o;
  wire n21214_o;
  wire [17:0] n21215_o;
  wire [15:0] n21216_o;
  wire [15:0] n21217_o;
  wire [17:0] n21218_o;
  wire [15:0] n21219_o;
  wire [15:0] n21220_o;
  wire [18:0] n21221_o;
  wire [16:0] n21222_o;
  wire [9:0] n21223_o;
  wire [18:0] n21224_o;
  wire [16:0] n21225_o;
  wire n21226_o;
  wire [18:0] n21227_o;
  wire [16:0] n21228_o;
  wire n21229_o;
  wire [18:0] n21230_o;
  wire [16:0] n21231_o;
  wire [4:0] n21232_o;
  wire n21233_o;
  wire n21234_o;
  wire n21235_o;
  wire [17:0] n21236_o;
  wire [15:0] n21237_o;
  wire [15:0] n21238_o;
  wire [17:0] n21239_o;
  wire [15:0] n21240_o;
  wire [15:0] n21241_o;
  wire [18:0] n21242_o;
  wire [16:0] n21243_o;
  wire [9:0] n21244_o;
  wire [18:0] n21245_o;
  wire [16:0] n21246_o;
  wire n21247_o;
  wire [18:0] n21248_o;
  wire [16:0] n21249_o;
  wire n21250_o;
  wire [18:0] n21251_o;
  wire [16:0] n21252_o;
  wire [4:0] n21253_o;
  wire [17:0] n21254_o;
  wire [17:0] n21255_o;
  wire n21257_o;
  wire [2:0] n21259_o;
  wire n21260_o;
  wire n21261_o;
  reg n21266_q;
  wire [2:0] n21268_o;
  wire n21269_o;
  wire n21270_o;
  wire n21271_o;
  wire n21272_o;
  wire n21273_o;
  wire [19:0] n21275_o;
  wire [15:0] n21276_o;
  wire [3:0] n21277_o;
  wire [3:0] n21278_o;
  wire [3:0] n21279_o;
  wire [3:0] n21280_o;
  wire [3:0] n21281_o;
  wire [195:0] n21282_o;
  wire [3:0] n21283_o;
  assign ext_gif_rsp_o_rdata = n21012_o;
  assign ext_gif_rsp_o_ack = n21013_o;
  assign gpio_o_c = n21015_o;
  assign gpio_o_xw = n21016_o;
  assign gpio_dir_o_c = n21018_o;
  assign gpio_dir_o_rw = n21019_o;
  assign mem_req_o_adr = n21021_o;
  assign mem_req_o_we = n21022_o;
  assign mem_req_o_ena = n21023_o;
  assign mem_req_o_dat = n21024_o;
  assign agent_txreq_o_av = n21026_o;
  assign agent_txreq_o_data = n21027_o;
  assign agent_txreq_o_comm = n21028_o;
  assign agent_txreq_o_we = n21029_o;
  assign agent_rxreq_o_re = n21032_o;
  assign agent_msg_txreq_o_av = n21035_o;
  assign agent_msg_txreq_o_data = n21036_o;
  assign agent_msg_txreq_o_comm = n21037_o;
  assign agent_msg_txreq_o_we = n21038_o;
  assign agent_msg_rxreq_o_re = n21041_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:31  */
  assign n21010_o = {ext_gif_req_i_rd, ext_gif_req_i_wr, ext_gif_req_i_wdata, ext_gif_req_i_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:338:14  */
  assign n21012_o = n21164_o[21:0];
  assign n21013_o = n21164_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:18  */
  assign n21015_o = n21254_o[1:0];
  assign n21016_o = n21254_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:62:3  */
  assign n21018_o = n21255_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:63:14  */
  assign n21019_o = n21255_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:369:14  */
  assign n21021_o = n21127_o[15:0];
  assign n21022_o = n21127_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21023_o = n21127_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21024_o = n21127_o[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21026_o = n21130_o[0];
  assign n21027_o = n21130_o[32:1];
  assign n21028_o = n21130_o[37:33];
  assign n21029_o = n21130_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:370:14  */
  assign n21030_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:369:14  */
  assign n21032_o = dmai0_agent_rxreq_o_re;
  assign n21033_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21035_o = n21144_o[0];
  assign n21036_o = n21144_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:33:12  */
  assign n21037_o = n21144_o[37:33];
  assign n21038_o = n21144_o[38];
  assign n21039_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n21041_o = ctrli0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:293:14  */
  assign n21042_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:65:10  */
  assign regifi0_gif_rsp = n21048_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:66:10  */
  assign regifi0_reg2logic = n21052_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:68:10  */
  assign ctrli0_gif_req = n21140_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:69:10  */
  assign logic2reg = n21275_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:71:10  */
  assign muxi0_m0_gif_rsp = n21158_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:72:10  */
  assign muxi0_gif_req = n21166_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:75:10  */
  assign chain_mask = n21276_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:76:10  */
  assign chain_trigger = n21277_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:77:10  */
  assign chain_start = n21278_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:78:10  */
  assign chain_busy = n21279_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:79:10  */
  assign chaini0_start = n21280_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:80:10  */
  assign chaini0_trigger = n21281_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:82:10  */
  assign dma_en = n21266_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:83:10  */
  assign dma_init = n21273_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:84:10  */
  assign dma_cfg = n21282_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:85:10  */
  assign dma_ctrl = n21283_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:87:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:93:3  */
  hibi_dma_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n21044_o),
    .gif_req_i_wdata(n21045_o),
    .gif_req_i_wr(n21046_o),
    .gif_req_i_rd(n21047_o),
    .logic2reg_i_hibi_dma_status(n21050_o),
    .logic2reg_i_hibi_dma_gpio(n21051_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_cfg2(regifi0_reg2logic_o_hibi_dma_cfg2),
    .reg2logic_o_hibi_dma_mem_addr2(regifi0_reg2logic_o_hibi_dma_mem_addr2),
    .reg2logic_o_hibi_dma_hibi_addr2(regifi0_reg2logic_o_hibi_dma_hibi_addr2),
    .reg2logic_o_hibi_dma_trigger_mask2(regifi0_reg2logic_o_hibi_dma_trigger_mask2),
    .reg2logic_o_hibi_dma_cfg3(regifi0_reg2logic_o_hibi_dma_cfg3),
    .reg2logic_o_hibi_dma_mem_addr3(regifi0_reg2logic_o_hibi_dma_mem_addr3),
    .reg2logic_o_hibi_dma_hibi_addr3(regifi0_reg2logic_o_hibi_dma_hibi_addr3),
    .reg2logic_o_hibi_dma_trigger_mask3(regifi0_reg2logic_o_hibi_dma_trigger_mask3),
    .reg2logic_o_hibi_dma_gpio(regifi0_reg2logic_o_hibi_dma_gpio),
    .reg2logic_o_hibi_dma_gpio_dir(regifi0_reg2logic_o_hibi_dma_gpio_dir));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:324:14  */
  assign n21044_o = muxi0_gif_req[4:0];
  assign n21045_o = muxi0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:32:12  */
  assign n21046_o = muxi0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:32:12  */
  assign n21047_o = muxi0_gif_req[28];
  assign n21048_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n21050_o = logic2reg[3:0];
  assign n21051_o = logic2reg[19:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:325:14  */
  assign n21052_o = {regifi0_reg2logic_o_hibi_dma_gpio_dir, regifi0_reg2logic_o_hibi_dma_gpio, regifi0_reg2logic_o_hibi_dma_trigger_mask3, regifi0_reg2logic_o_hibi_dma_hibi_addr3, regifi0_reg2logic_o_hibi_dma_mem_addr3, regifi0_reg2logic_o_hibi_dma_cfg3, regifi0_reg2logic_o_hibi_dma_trigger_mask2, regifi0_reg2logic_o_hibi_dma_hibi_addr2, regifi0_reg2logic_o_hibi_dma_mem_addr2, regifi0_reg2logic_o_hibi_dma_cfg2, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:43  */
  assign n21054_o = regifi0_reg2logic[71:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:66  */
  assign n21055_o = n21054_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:106:69  */
  assign n21056_o = n21055_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:43  */
  assign n21057_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:60  */
  assign n21058_o = n21057_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:62  */
  assign n21059_o = n21058_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:87  */
  assign n21060_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:104  */
  assign n21061_o = n21060_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:107  */
  assign n21062_o = n21061_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:107:65  */
  assign n21063_o = n21059_o & n21062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:108:37  */
  assign n21064_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:108:41  */
  assign n21065_o = n21064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:43  */
  assign n21066_o = regifi0_reg2logic[132:127];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:66  */
  assign n21067_o = n21066_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:110:69  */
  assign n21068_o = n21067_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:43  */
  assign n21069_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:60  */
  assign n21070_o = n21069_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:62  */
  assign n21071_o = n21070_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:87  */
  assign n21072_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:104  */
  assign n21073_o = n21072_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:107  */
  assign n21074_o = n21073_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:111:65  */
  assign n21075_o = n21071_o & n21074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:112:37  */
  assign n21076_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:112:41  */
  assign n21077_o = n21076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:43  */
  assign n21078_o = regifi0_reg2logic[193:188];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:66  */
  assign n21079_o = n21078_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:114:69  */
  assign n21080_o = n21079_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:43  */
  assign n21081_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:60  */
  assign n21082_o = n21081_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:62  */
  assign n21083_o = n21082_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:87  */
  assign n21084_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:104  */
  assign n21085_o = n21084_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:107  */
  assign n21086_o = n21085_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:115:65  */
  assign n21087_o = n21083_o & n21086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:116:37  */
  assign n21088_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:116:41  */
  assign n21089_o = n21088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:43  */
  assign n21090_o = regifi0_reg2logic[254:249];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:66  */
  assign n21091_o = n21090_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:118:69  */
  assign n21092_o = n21091_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:43  */
  assign n21093_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:60  */
  assign n21094_o = n21093_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:62  */
  assign n21095_o = n21094_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:87  */
  assign n21096_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:104  */
  assign n21097_o = n21096_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:107  */
  assign n21098_o = n21097_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:119:65  */
  assign n21099_o = n21095_o & n21098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:120:37  */
  assign n21100_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:120:41  */
  assign n21101_o = n21100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21102_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21103_o),
    .busy_i(n21104_o),
    .trigger_i(chain_trigger),
    .mask_i(n21105_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21103_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21104_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21105_o = chain_mask[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21108_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21109_o),
    .busy_i(n21110_o),
    .trigger_i(chain_trigger),
    .mask_i(n21111_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21109_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21110_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21111_o = chain_mask[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21114_o = chaini0_trigger[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n3_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21115_o),
    .busy_i(n21116_o),
    .trigger_i(chain_trigger),
    .mask_i(n21117_o),
    .trigger_o(chaini0_n3_trigi0_trigger_o),
    .start_o(chaini0_n3_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21115_o = chain_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21116_o = chain_busy[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21117_o = chain_mask[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:123:40  */
  assign n21120_o = chaini0_trigger[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:125:5  */
  hibi_dma_trigger_4 chaini0_n4_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n21121_o),
    .busy_i(n21122_o),
    .trigger_i(chain_trigger),
    .mask_i(n21123_o),
    .trigger_o(chaini0_n4_trigi0_trigger_o),
    .start_o(chaini0_n4_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:134:33  */
  assign n21121_o = chain_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:135:32  */
  assign n21122_o = chain_busy[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:137:32  */
  assign n21123_o = chain_mask[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:148:3  */
  hibi_dma_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n21129_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n21132_o),
    .agent_txrsp_i_almost_full(n21133_o),
    .agent_rxrsp_i_av(n21135_o),
    .agent_rxrsp_i_data(n21136_o),
    .agent_rxrsp_i_comm(n21137_o),
    .agent_rxrsp_i_empty(n21138_o),
    .agent_rxrsp_i_almost_empty(n21139_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:168:14  */
  assign n21127_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:167:14  */
  assign n21129_o = mem_rsp_i_dat[31:0];
  assign n21130_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n21132_o = n21030_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:164:14  */
  assign n21133_o = n21030_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:162:14  */
  assign n21135_o = n21033_o[0];
  assign n21136_o = n21033_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:161:14  */
  assign n21137_o = n21033_o[37:33];
  assign n21138_o = n21033_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:160:14  */
  assign n21139_o = n21033_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:172:3  */
  hibi_dma_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n21142_o),
    .gif_rsp_i_ack(n21143_o),
    .agent_msg_txrsp_i_full(n21146_o),
    .agent_msg_txrsp_i_almost_full(n21147_o),
    .agent_msg_rxrsp_i_av(n21149_o),
    .agent_msg_rxrsp_i_data(n21150_o),
    .agent_msg_rxrsp_i_comm(n21151_o),
    .agent_msg_rxrsp_i_empty(n21152_o),
    .agent_msg_rxrsp_i_almost_empty(n21153_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:158:14  */
  assign n21140_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:157:14  */
  assign n21142_o = muxi0_m0_gif_rsp[21:0];
  assign n21143_o = muxi0_m0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:156:14  */
  assign n21144_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:154:14  */
  assign n21146_o = n21039_o[0];
  assign n21147_o = n21039_o[1];
  assign n21149_o = n21042_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:152:14  */
  assign n21150_o = n21042_o[32:1];
  assign n21151_o = n21042_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:151:14  */
  assign n21152_o = n21042_o[38];
  assign n21153_o = n21042_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:189:3  */
  hibi_dma_gif_mux muxi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .m0_gif_req_i_addr(n21154_o),
    .m0_gif_req_i_wdata(n21155_o),
    .m0_gif_req_i_wr(n21156_o),
    .m0_gif_req_i_rd(n21157_o),
    .m1_gif_req_i_addr(n21160_o),
    .m1_gif_req_i_wdata(n21161_o),
    .m1_gif_req_i_wr(n21162_o),
    .m1_gif_req_i_rd(n21163_o),
    .mux_gif_rsp_i_rdata(n21168_o),
    .mux_gif_rsp_i_ack(n21169_o),
    .m0_gif_rsp_o_rdata(muxi0_m0_gif_rsp_o_rdata),
    .m0_gif_rsp_o_ack(muxi0_m0_gif_rsp_o_ack),
    .m1_gif_rsp_o_rdata(muxi0_m1_gif_rsp_o_rdata),
    .m1_gif_rsp_o_ack(muxi0_m1_gif_rsp_o_ack),
    .mux_gif_req_o_addr(muxi0_mux_gif_req_o_addr),
    .mux_gif_req_o_wdata(muxi0_mux_gif_req_o_wdata),
    .mux_gif_req_o_wr(muxi0_mux_gif_req_o_wr),
    .mux_gif_req_o_rd(muxi0_mux_gif_req_o_rd));
  assign n21154_o = ctrli0_gif_req[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:148:14  */
  assign n21155_o = ctrli0_gif_req[26:5];
  assign n21156_o = ctrli0_gif_req[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:147:14  */
  assign n21157_o = ctrli0_gif_req[28];
  assign n21158_o = {muxi0_m0_gif_rsp_o_ack, muxi0_m0_gif_rsp_o_rdata};
  assign n21160_o = n21010_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:145:14  */
  assign n21161_o = n21010_o[26:5];
  assign n21162_o = n21010_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:144:14  */
  assign n21163_o = n21010_o[28];
  assign n21164_o = {muxi0_m1_gif_rsp_o_ack, muxi0_m1_gif_rsp_o_rdata};
  assign n21166_o = {muxi0_mux_gif_req_o_rd, muxi0_mux_gif_req_o_wr, muxi0_mux_gif_req_o_wdata, muxi0_mux_gif_req_o_addr};
  assign n21168_o = regifi0_gif_rsp[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:140:14  */
  assign n21169_o = regifi0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:206:53  */
  assign n21170_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:206:57  */
  assign n21171_o = n21170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:207:54  */
  assign n21172_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:59  */
  assign n21173_o = regifi0_reg2logic[65:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:79  */
  assign n21174_o = n21173_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:208:82  */
  assign n21175_o = n21174_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:59  */
  assign n21176_o = regifi0_reg2logic[47:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:78  */
  assign n21177_o = n21176_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:209:81  */
  assign n21178_o = n21177_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:59  */
  assign n21179_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:73  */
  assign n21180_o = n21179_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:210:76  */
  assign n21181_o = n21180_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:59  */
  assign n21182_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:73  */
  assign n21183_o = n21182_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:211:76  */
  assign n21184_o = n21183_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:59  */
  assign n21185_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:73  */
  assign n21186_o = n21185_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:212:76  */
  assign n21187_o = n21186_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:59  */
  assign n21188_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:73  */
  assign n21189_o = n21188_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:213:76  */
  assign n21190_o = n21189_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:215:53  */
  assign n21191_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:215:57  */
  assign n21192_o = n21191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:216:54  */
  assign n21193_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:59  */
  assign n21194_o = regifi0_reg2logic[126:109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:79  */
  assign n21195_o = n21194_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:217:82  */
  assign n21196_o = n21195_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:59  */
  assign n21197_o = regifi0_reg2logic[108:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:78  */
  assign n21198_o = n21197_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:218:81  */
  assign n21199_o = n21198_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:59  */
  assign n21200_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:73  */
  assign n21201_o = n21200_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:219:76  */
  assign n21202_o = n21201_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:59  */
  assign n21203_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:73  */
  assign n21204_o = n21203_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:220:76  */
  assign n21205_o = n21204_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:59  */
  assign n21206_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:73  */
  assign n21207_o = n21206_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:221:76  */
  assign n21208_o = n21207_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:59  */
  assign n21209_o = regifi0_reg2logic[90:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:73  */
  assign n21210_o = n21209_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:222:76  */
  assign n21211_o = n21210_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:224:53  */
  assign n21212_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:224:57  */
  assign n21213_o = n21212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:225:54  */
  assign n21214_o = chaini0_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:59  */
  assign n21215_o = regifi0_reg2logic[187:170];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:79  */
  assign n21216_o = n21215_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:226:82  */
  assign n21217_o = n21216_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:59  */
  assign n21218_o = regifi0_reg2logic[169:152];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:78  */
  assign n21219_o = n21218_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:227:81  */
  assign n21220_o = n21219_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:59  */
  assign n21221_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:73  */
  assign n21222_o = n21221_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:228:76  */
  assign n21223_o = n21222_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:59  */
  assign n21224_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:73  */
  assign n21225_o = n21224_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:229:76  */
  assign n21226_o = n21225_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:59  */
  assign n21227_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:73  */
  assign n21228_o = n21227_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:230:76  */
  assign n21229_o = n21228_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:59  */
  assign n21230_o = regifi0_reg2logic[151:133];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:73  */
  assign n21231_o = n21230_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:231:76  */
  assign n21232_o = n21231_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:233:53  */
  assign n21233_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:233:57  */
  assign n21234_o = n21233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:234:54  */
  assign n21235_o = chaini0_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:59  */
  assign n21236_o = regifi0_reg2logic[248:231];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:79  */
  assign n21237_o = n21236_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:235:82  */
  assign n21238_o = n21237_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:59  */
  assign n21239_o = regifi0_reg2logic[230:213];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:78  */
  assign n21240_o = n21239_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:236:81  */
  assign n21241_o = n21240_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:59  */
  assign n21242_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:73  */
  assign n21243_o = n21242_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:237:76  */
  assign n21244_o = n21243_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:59  */
  assign n21245_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:73  */
  assign n21246_o = n21245_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:238:76  */
  assign n21247_o = n21246_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:59  */
  assign n21248_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:73  */
  assign n21249_o = n21248_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:239:76  */
  assign n21250_o = n21249_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:59  */
  assign n21251_o = regifi0_reg2logic[212:194];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:73  */
  assign n21252_o = n21251_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:240:76  */
  assign n21253_o = n21252_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:242:48  */
  assign n21254_o = regifi0_reg2logic[272:255];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:243:48  */
  assign n21255_o = regifi0_reg2logic[290:273];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:251:18  */
  assign n21257_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:35  */
  assign n21259_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:49  */
  assign n21260_o = n21259_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:254:52  */
  assign n21261_o = n21260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:253:5  */
  always @(posedge clk_i or posedge n21257_o)
    if (n21257_o)
      n21266_q <= 1'b0;
    else
      n21266_q <= n21261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:59  */
  assign n21268_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:73  */
  assign n21269_o = n21268_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:76  */
  assign n21270_o = n21269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:79  */
  assign n21271_o = ~n21270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:37  */
  assign n21272_o = dma_en & n21271_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma.vhd:258:19  */
  assign n21273_o = n21272_o ? 1'b1 : 1'b0;
  assign n21275_o = {gpio_i_xr, n21234_o, n21213_o, n21192_o, n21171_o};
  assign n21276_o = {n21056_o, n21068_o, n21080_o, n21092_o};
  assign n21277_o = {n21120_o, n21114_o, n21108_o, n21102_o};
  assign n21278_o = {n21099_o, n21087_o, n21075_o, n21063_o};
  assign n21279_o = {n21101_o, n21089_o, n21077_o, n21065_o};
  assign n21280_o = {chaini0_n4_trigi0_start_o, chaini0_n3_trigi0_start_o, chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n21281_o = {chaini0_n4_trigi0_trigger_o, chaini0_n3_trigi0_trigger_o, chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:65:14  */
  assign n21282_o = {n21190_o, n21187_o, n21184_o, n21181_o, n21178_o, n21175_o, n21211_o, n21208_o, n21205_o, n21202_o, n21199_o, n21196_o, n21232_o, n21229_o, n21226_o, n21223_o, n21220_o, n21217_o, n21253_o, n21250_o, n21247_o, n21244_o, n21241_o, n21238_o};
  assign n21283_o = {n21172_o, n21193_o, n21214_o, n21235_o};
endmodule

module lsu
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  wait_n_i,
   input  [53:0] core_dmem_i_scu,
   input  [83:0] core_dmem_i_simd,
   input  [31:0] lsu_dmem_i_dat,
   output [31:0] core_dmem_o_scu,
   output [63:0] core_dmem_o_simd,
   output [31:0] lsu_dmem_o_dat,
   output [15:0] lsu_dmem_o_adr,
   output [3:0] lsu_dmem_o_sel,
   output lsu_dmem_o_we,
   output lsu_dmem_o_ena,
   output wait_n_o);
  wire [137:0] n20612_o;
  wire [31:0] n20614_o;
  wire [63:0] n20615_o;
  wire [31:0] n20617_o;
  wire [15:0] n20618_o;
  wire [3:0] n20619_o;
  wire n20620_o;
  wire n20621_o;
  wire [187:0] r;
  wire [187:0] rin;
  wire [53:0] n20623_o;
  wire [31:0] n20624_o;
  wire [63:0] n20625_o;
  wire n20626_o;
  wire n20627_o;
  wire n20630_o;
  wire n20631_o;
  wire [53:0] n20632_o;
  wire n20633_o;
  wire [53:0] n20634_o;
  wire [15:0] n20635_o;
  wire [53:0] n20636_o;
  wire [31:0] n20637_o;
  wire [53:0] n20638_o;
  wire n20639_o;
  wire [53:0] n20640_o;
  wire [3:0] n20641_o;
  wire [53:0] n20642_o;
  wire n20643_o;
  wire [53:0] n20644_o;
  wire n20645_o;
  wire [1:0] n20646_o;
  wire [53:0] n20647_o;
  wire n20648_o;
  wire [2:0] n20649_o;
  wire [53:0] n20650_o;
  wire n20651_o;
  wire [3:0] n20652_o;
  wire [3:0] n20653_o;
  wire [83:0] n20654_o;
  wire n20655_o;
  wire n20656_o;
  wire n20657_o;
  wire n20658_o;
  wire n20659_o;
  wire [83:0] n20660_o;
  wire [15:0] n20661_o;
  wire [83:0] n20662_o;
  wire n20663_o;
  wire [83:0] n20664_o;
  wire n20665_o;
  wire [83:0] n20666_o;
  wire n20667_o;
  wire [83:0] n20668_o;
  wire n20669_o;
  wire [83:0] n20670_o;
  wire n20671_o;
  wire [3:0] n20672_o;
  wire [83:0] n20673_o;
  wire [1:0] n20674_o;
  wire n20675_o;
  wire [31:0] n20676_o;
  wire [31:0] n20677_o;
  wire [31:0] n20678_o;
  wire [83:0] n20679_o;
  wire n20680_o;
  wire n20681_o;
  wire n20682_o;
  wire n20683_o;
  wire n20684_o;
  wire [83:0] n20685_o;
  wire [1:0] n20686_o;
  wire [83:0] n20689_o;
  wire [15:0] n20690_o;
  wire [31:0] n20691_o;
  wire [83:0] n20692_o;
  wire n20693_o;
  wire [83:0] n20694_o;
  wire n20695_o;
  wire [83:0] n20696_o;
  wire n20697_o;
  wire [83:0] n20698_o;
  wire n20699_o;
  wire [83:0] n20700_o;
  wire n20701_o;
  wire [3:0] n20702_o;
  wire [83:0] n20703_o;
  wire [63:0] n20704_o;
  wire [52:0] n20705_o;
  wire [66:0] n20706_o;
  wire [52:0] n20707_o;
  wire [52:0] n20708_o;
  wire n20709_o;
  wire n20710_o;
  wire [66:0] n20711_o;
  wire [66:0] n20712_o;
  wire [52:0] n20713_o;
  wire [52:0] n20714_o;
  wire n20715_o;
  wire n20716_o;
  wire [64:0] n20717_o;
  wire [64:0] n20718_o;
  wire [64:0] n20719_o;
  wire [1:0] n20720_o;
  wire [1:0] n20721_o;
  wire [66:0] n20722_o;
  wire [52:0] n20723_o;
  wire [52:0] n20724_o;
  wire n20725_o;
  wire n20726_o;
  wire [66:0] n20727_o;
  wire [66:0] n20728_o;
  wire [52:0] n20729_o;
  wire [52:0] n20730_o;
  wire n20731_o;
  wire n20732_o;
  wire [66:0] n20733_o;
  wire [66:0] n20734_o;
  wire [1:0] n20736_o;
  wire n20738_o;
  wire [63:0] n20739_o;
  wire n20740_o;
  wire n20741_o;
  wire [31:0] n20744_o;
  wire [53:0] n20746_o;
  wire [15:0] n20747_o;
  wire [15:0] n20749_o;
  wire n20750_o;
  wire n20752_o;
  wire n20753_o;
  wire n20755_o;
  wire [31:0] n20756_o;
  wire [31:0] n20757_o;
  wire [31:0] n20758_o;
  wire [31:0] n20759_o;
  wire [31:0] n20760_o;
  wire [31:0] n20761_o;
  wire [31:0] n20762_o;
  wire [31:0] n20763_o;
  wire [31:0] n20764_o;
  wire [4:0] n20765_o;
  wire [4:0] n20766_o;
  wire [4:0] n20767_o;
  wire [4:0] n20768_o;
  wire [4:0] n20769_o;
  wire [4:0] n20770_o;
  wire [4:0] n20771_o;
  wire [4:0] n20772_o;
  wire [4:0] n20773_o;
  wire [187:0] n20774_o;
  wire n20775_o;
  wire [4:0] n20779_o;
  wire [4:0] n20780_o;
  wire [4:0] n20781_o;
  wire [4:0] n20782_o;
  wire [4:0] n20783_o;
  wire [4:0] n20784_o;
  wire [4:0] n20785_o;
  wire [4:0] n20786_o;
  wire [4:0] n20787_o;
  wire [187:0] n20788_o;
  wire n20789_o;
  wire n20791_o;
  wire n20793_o;
  wire n20794_o;
  wire n20796_o;
  wire [53:0] n20799_o;
  wire n20800_o;
  wire [53:0] n20801_o;
  wire [15:0] n20802_o;
  wire [53:0] n20803_o;
  wire [31:0] n20804_o;
  wire [53:0] n20805_o;
  wire n20806_o;
  wire [53:0] n20807_o;
  wire [3:0] n20808_o;
  wire [53:0] n20809_o;
  wire n20810_o;
  wire [53:0] n20811_o;
  wire n20812_o;
  wire [1:0] n20813_o;
  wire [53:0] n20814_o;
  wire n20815_o;
  wire [2:0] n20816_o;
  wire [53:0] n20817_o;
  wire n20818_o;
  wire [3:0] n20819_o;
  wire [3:0] n20820_o;
  wire [83:0] n20821_o;
  wire n20822_o;
  wire n20823_o;
  wire n20824_o;
  wire n20825_o;
  wire n20826_o;
  wire [83:0] n20827_o;
  wire [15:0] n20828_o;
  wire [83:0] n20829_o;
  wire n20830_o;
  wire [83:0] n20831_o;
  wire n20832_o;
  wire [83:0] n20833_o;
  wire n20834_o;
  wire [83:0] n20835_o;
  wire n20836_o;
  wire [83:0] n20837_o;
  wire n20838_o;
  wire [3:0] n20839_o;
  wire [83:0] n20840_o;
  wire [1:0] n20841_o;
  wire n20842_o;
  wire [31:0] n20843_o;
  wire [31:0] n20844_o;
  wire [31:0] n20845_o;
  wire [83:0] n20846_o;
  wire n20847_o;
  wire n20848_o;
  wire n20849_o;
  wire n20850_o;
  wire n20851_o;
  wire [83:0] n20852_o;
  wire [1:0] n20853_o;
  wire [83:0] n20856_o;
  wire [15:0] n20857_o;
  wire [31:0] n20858_o;
  wire [83:0] n20859_o;
  wire n20860_o;
  wire [83:0] n20861_o;
  wire n20862_o;
  wire [83:0] n20863_o;
  wire n20864_o;
  wire [83:0] n20865_o;
  wire n20866_o;
  wire [83:0] n20867_o;
  wire n20868_o;
  wire [3:0] n20869_o;
  wire [83:0] n20870_o;
  wire [63:0] n20871_o;
  wire [52:0] n20872_o;
  wire [66:0] n20873_o;
  wire [4:0] n20874_o;
  wire [4:0] n20875_o;
  wire [4:0] n20876_o;
  wire [4:0] n20877_o;
  wire [4:0] n20878_o;
  wire [4:0] n20879_o;
  wire [4:0] n20880_o;
  wire [4:0] n20881_o;
  wire [4:0] n20882_o;
  wire [52:0] n20883_o;
  wire [52:0] n20884_o;
  wire n20885_o;
  wire [63:0] n20886_o;
  wire [63:0] n20887_o;
  wire [63:0] n20888_o;
  wire [63:0] n20889_o;
  wire [63:0] n20890_o;
  wire [1:0] n20891_o;
  wire [1:0] n20892_o;
  wire [1:0] n20893_o;
  wire [1:0] n20894_o;
  wire [1:0] n20895_o;
  wire [66:0] n20896_o;
  wire [66:0] n20897_o;
  wire [52:0] n20898_o;
  wire [52:0] n20899_o;
  wire n20900_o;
  wire [64:0] n20901_o;
  wire [63:0] n20902_o;
  wire [63:0] n20903_o;
  wire [63:0] n20904_o;
  wire [63:0] n20905_o;
  wire [63:0] n20906_o;
  wire [64:0] n20907_o;
  wire [64:0] n20908_o;
  wire [1:0] n20909_o;
  wire [1:0] n20910_o;
  wire [66:0] n20911_o;
  wire [52:0] n20912_o;
  wire [52:0] n20913_o;
  wire n20914_o;
  wire [63:0] n20915_o;
  wire [63:0] n20916_o;
  wire [63:0] n20917_o;
  wire [63:0] n20918_o;
  wire [63:0] n20919_o;
  wire [1:0] n20920_o;
  wire [1:0] n20921_o;
  wire [1:0] n20922_o;
  wire [1:0] n20923_o;
  wire [1:0] n20924_o;
  wire [66:0] n20925_o;
  wire [66:0] n20926_o;
  wire [53:0] n20927_o;
  wire [4:0] n20928_o;
  wire [4:0] n20929_o;
  wire [4:0] n20930_o;
  wire [4:0] n20931_o;
  wire [4:0] n20932_o;
  wire [4:0] n20933_o;
  wire [4:0] n20934_o;
  wire [4:0] n20935_o;
  wire [4:0] n20936_o;
  wire [53:0] n20937_o;
  wire [53:0] n20938_o;
  wire n20939_o;
  wire [66:0] n20940_o;
  wire [54:0] n20941_o;
  wire [131:0] n20942_o;
  wire [54:0] n20943_o;
  wire [54:0] n20944_o;
  wire [131:0] n20945_o;
  wire [131:0] n20946_o;
  wire [187:0] n20947_o;
  wire n20948_o;
  wire [53:0] n20949_o;
  wire n20950_o;
  wire n20951_o;
  wire [1:0] n20952_o;
  wire n20954_o;
  wire [31:0] n20955_o;
  wire n20956_o;
  wire [31:0] n20957_o;
  wire [31:0] n20958_o;
  wire [31:0] n20959_o;
  wire [31:0] n20960_o;
  wire [31:0] n20961_o;
  wire [31:0] n20962_o;
  wire [31:0] n20963_o;
  wire [31:0] n20964_o;
  wire [31:0] n20965_o;
  wire [31:0] n20966_o;
  wire [63:0] n20967_o;
  wire [31:0] n20968_o;
  wire [31:0] n20969_o;
  wire [31:0] n20970_o;
  wire [31:0] n20971_o;
  wire [31:0] n20972_o;
  wire [31:0] n20973_o;
  wire [31:0] n20974_o;
  wire n20978_o;
  wire n20979_o;
  wire n20980_o;
  wire [66:0] n20981_o;
  wire [66:0] n20982_o;
  wire [66:0] n20983_o;
  wire [187:0] n20984_o;
  wire n20988_o;
  wire [187:0] n20991_o;
  wire [187:0] n20997_o;
  reg [187:0] n20998_q;
  wire [95:0] n20999_o;
  wire n21000_o;
  wire n21001_o;
  wire [31:0] n21002_o;
  wire [31:0] n21003_o;
  wire [31:0] n21004_o;
  wire [31:0] n21005_o;
  wire [63:0] n21006_o;
  wire [31:0] n21007_o;
  wire [31:0] n21008_o;
  wire [31:0] n21009_o;
  assign core_dmem_o_scu = n20614_o;
  assign core_dmem_o_simd = n20615_o;
  assign lsu_dmem_o_dat = n20617_o;
  assign lsu_dmem_o_adr = n20618_o;
  assign lsu_dmem_o_sel = n20619_o;
  assign lsu_dmem_o_we = n20620_o;
  assign lsu_dmem_o_ena = n20621_o;
  assign wait_n_o = n20627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:19:5  */
  assign n20612_o = {core_dmem_i_simd, core_dmem_i_scu};
  assign n20614_o = n20999_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  assign n20615_o = n20999_o[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20617_o = n20623_o[31:0];
  assign n20618_o = n20623_o[47:32];
  assign n20619_o = n20623_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:581:12  */
  assign n20620_o = n20623_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:581:12  */
  assign n20621_o = n20623_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:48:10  */
  assign r = n20998_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:48:13  */
  assign rin = n20984_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:54:31  */
  assign n20623_o = rin[55:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:55:38  */
  assign n20624_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:56:31  */
  assign n20625_o = rin[120:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:57:29  */
  assign n20626_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:57:35  */
  assign n20627_o = n20626_o & wait_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:10  */
  assign n20630_o = r[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:18  */
  assign n20631_o = ~n20630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:22  */
  assign n20632_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:26  */
  assign n20633_o = n20632_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:72:36  */
  assign n20634_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:72:40  */
  assign n20635_o = n20634_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:73:36  */
  assign n20636_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:73:40  */
  assign n20637_o = n20636_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:74:36  */
  assign n20638_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:74:40  */
  assign n20639_o = n20638_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:36  */
  assign n20640_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:40  */
  assign n20641_o = n20640_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:61  */
  assign n20642_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:65  */
  assign n20643_o = n20642_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:82  */
  assign n20644_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:86  */
  assign n20645_o = n20644_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:68  */
  assign n20646_o = {n20643_o, n20645_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:103  */
  assign n20647_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:107  */
  assign n20648_o = n20647_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:89  */
  assign n20649_o = {n20646_o, n20648_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:124  */
  assign n20650_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:128  */
  assign n20651_o = n20650_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:110  */
  assign n20652_o = {n20649_o, n20651_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:75:44  */
  assign n20653_o = n20641_o & n20652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:25  */
  assign n20654_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:30  */
  assign n20655_o = n20654_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:65  */
  assign n20656_o = n20612_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:93  */
  assign n20657_o = n20612_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:69  */
  assign n20658_o = n20656_o ^ n20657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:40  */
  assign n20659_o = n20655_o & n20658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:79:36  */
  assign n20660_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:79:41  */
  assign n20661_o = n20660_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:80:36  */
  assign n20662_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:80:41  */
  assign n20663_o = n20662_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20664_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20665_o = n20664_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20666_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20667_o = n20666_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20668_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20669_o = n20668_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:45  */
  assign n20670_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:81:50  */
  assign n20671_o = n20670_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20672_o = {n20665_o, n20667_o, n20669_o, n20671_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:82:36  */
  assign n20673_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:82:41  */
  assign n20674_o = n20673_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:84:32  */
  assign n20675_o = n20612_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:85:44  */
  assign n20676_o = n20612_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:87:44  */
  assign n20677_o = n20612_o[117:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:84:9  */
  assign n20678_o = n20675_o ? n20676_o : n20677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:25  */
  assign n20679_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:30  */
  assign n20680_o = n20679_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:65  */
  assign n20681_o = n20612_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:93  */
  assign n20682_o = n20612_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:69  */
  assign n20683_o = n20681_o & n20682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:40  */
  assign n20684_o = n20680_o & n20683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:91:36  */
  assign n20685_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:91:41  */
  assign n20686_o = n20685_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:94:36  */
  assign n20689_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:94:41  */
  assign n20690_o = n20689_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:95:44  */
  assign n20691_o = n20612_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:96:36  */
  assign n20692_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:96:41  */
  assign n20693_o = n20692_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20694_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20695_o = n20694_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20696_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20697_o = n20696_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20698_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20699_o = n20698_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:45  */
  assign n20700_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:97:50  */
  assign n20701_o = n20700_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:47:14  */
  assign n20702_o = {n20695_o, n20697_o, n20699_o, n20701_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:98:36  */
  assign n20703_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:98:41  */
  assign n20704_o = n20703_o[63:0];
  assign n20705_o = {n20693_o, n20702_o, n20690_o, n20691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:45:14  */
  assign n20706_o = {n20686_o, 1'b1, n20704_o};
  assign n20707_o = r[54:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20708_o = n20684_o ? n20705_o : n20707_o;
  assign n20709_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20710_o = n20684_o ? 1'b0 : n20709_o;
  assign n20711_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20712_o = n20684_o ? n20706_o : n20711_o;
  assign n20713_o = {n20663_o, n20672_o, n20661_o, n20678_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20714_o = n20659_o ? n20713_o : n20708_o;
  assign n20715_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20716_o = n20659_o ? n20715_o : n20710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20717_o = n20712_o[64:0];
  assign n20718_o = r[185:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20719_o = n20659_o ? n20718_o : n20717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n20720_o = n20712_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20721_o = n20659_o ? n20674_o : n20720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20722_o = {n20721_o, n20719_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20723_o = {n20639_o, n20653_o, n20635_o, n20637_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20724_o = n20633_o ? n20723_o : n20714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20725_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20726_o = n20633_o ? n20725_o : n20716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20727_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20728_o = n20633_o ? n20727_o : n20722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20729_o = r[54:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20730_o = n20631_o ? n20724_o : n20729_o;
  assign n20731_o = r[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20732_o = n20631_o ? n20726_o : n20731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n20733_o = r[187:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20734_o = n20631_o ? n20728_o : n20733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20736_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20738_o = r[55];
  assign n20739_o = r[120:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:10  */
  assign n20740_o = r[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:31  */
  assign n20741_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:51  */
  assign n20744_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:53  */
  assign n20746_o = r[55:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:57  */
  assign n20747_o = n20746_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:108:62  */
  assign n20749_o = n20747_o + 16'b0000000000000100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:109:26  */
  assign n20750_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:109:30  */
  assign n20752_o = n20750_o + 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:110:26  */
  assign n20753_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:110:32  */
  assign n20755_o = n20753_o + 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20756_o = n20723_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20757_o = n20713_o[31:0];
  assign n20758_o = n20705_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20759_o = r[33:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20760_o = n20684_o ? n20758_o : n20759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20761_o = n20659_o ? n20757_o : n20760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20762_o = n20633_o ? n20756_o : n20761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:19:12  */
  assign n20763_o = r[33:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20764_o = n20631_o ? n20762_o : n20763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:19:12  */
  assign n20765_o = n20723_o[52:48];
  assign n20766_o = n20713_o[52:48];
  assign n20767_o = n20705_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20768_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20769_o = n20684_o ? n20767_o : n20768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20770_o = n20659_o ? n20766_o : n20769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20771_o = n20633_o ? n20765_o : n20770_o;
  assign n20772_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20773_o = n20631_o ? n20771_o : n20772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n20774_o = {n20734_o, n21006_o, n20732_o, n20738_o, n20773_o, n20749_o, n20764_o, n20752_o, n20755_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:45  */
  assign n20775_o = n20774_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20779_o = n20723_o[52:48];
  assign n20780_o = n20713_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n20781_o = n20705_o[52:48];
  assign n20782_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20783_o = n20684_o ? n20781_o : n20782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20784_o = n20659_o ? n20780_o : n20783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20785_o = n20633_o ? n20779_o : n20784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20786_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20787_o = n20631_o ? n20785_o : n20786_o;
  assign n20788_o = {n20734_o, n21006_o, n20732_o, n20738_o, n20787_o, n20749_o, n21009_o, n20752_o, n20755_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:12  */
  assign n20789_o = n20788_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:18  */
  assign n20791_o = n20789_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:113:7  */
  assign n20793_o = n20791_o ? 1'b1 : n20732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:12  */
  assign n20794_o = r[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:18  */
  assign n20796_o = n20794_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:24  */
  assign n20799_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:28  */
  assign n20800_o = n20799_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:124:38  */
  assign n20801_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:124:42  */
  assign n20802_o = n20801_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:125:38  */
  assign n20803_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:125:42  */
  assign n20804_o = n20803_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:126:38  */
  assign n20805_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:126:42  */
  assign n20806_o = n20805_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:38  */
  assign n20807_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:42  */
  assign n20808_o = n20807_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:63  */
  assign n20809_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:67  */
  assign n20810_o = n20809_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:84  */
  assign n20811_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:88  */
  assign n20812_o = n20811_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:70  */
  assign n20813_o = {n20810_o, n20812_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:105  */
  assign n20814_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:109  */
  assign n20815_o = n20814_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:91  */
  assign n20816_o = {n20813_o, n20815_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:126  */
  assign n20817_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:130  */
  assign n20818_o = n20817_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:112  */
  assign n20819_o = {n20816_o, n20818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:127:46  */
  assign n20820_o = n20808_o & n20819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:27  */
  assign n20821_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:32  */
  assign n20822_o = n20821_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:67  */
  assign n20823_o = n20612_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:95  */
  assign n20824_o = n20612_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:71  */
  assign n20825_o = n20823_o ^ n20824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:42  */
  assign n20826_o = n20822_o & n20825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:130:38  */
  assign n20827_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:130:43  */
  assign n20828_o = n20827_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:131:38  */
  assign n20829_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:131:43  */
  assign n20830_o = n20829_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20831_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20832_o = n20831_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20833_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20834_o = n20833_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20835_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20836_o = n20835_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:47  */
  assign n20837_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:132:52  */
  assign n20838_o = n20837_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20839_o = {n20832_o, n20834_o, n20836_o, n20838_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:133:38  */
  assign n20840_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:133:43  */
  assign n20841_o = n20840_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:135:34  */
  assign n20842_o = n20612_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:136:46  */
  assign n20843_o = n20612_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:138:46  */
  assign n20844_o = n20612_o[117:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:135:11  */
  assign n20845_o = n20842_o ? n20843_o : n20844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:27  */
  assign n20846_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:32  */
  assign n20847_o = n20846_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:67  */
  assign n20848_o = n20612_o[134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:95  */
  assign n20849_o = n20612_o[135];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:71  */
  assign n20850_o = n20848_o & n20849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:42  */
  assign n20851_o = n20847_o & n20850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:142:38  */
  assign n20852_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:142:43  */
  assign n20853_o = n20852_o[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:145:38  */
  assign n20856_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:145:43  */
  assign n20857_o = n20856_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:146:46  */
  assign n20858_o = n20612_o[85:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:147:38  */
  assign n20859_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:147:43  */
  assign n20860_o = n20859_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20861_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20862_o = n20861_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20863_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20864_o = n20863_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20865_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20866_o = n20865_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:47  */
  assign n20867_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:148:52  */
  assign n20868_o = n20867_o[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20869_o = {n20862_o, n20864_o, n20866_o, n20868_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:149:38  */
  assign n20870_o = n20612_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:149:43  */
  assign n20871_o = n20870_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20872_o = {n20860_o, n20869_o, n20857_o, n20858_o};
  assign n20873_o = {n20853_o, 1'b1, n20871_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20874_o = n20723_o[52:48];
  assign n20875_o = n20713_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  assign n20876_o = n20705_o[52:48];
  assign n20877_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20878_o = n20684_o ? n20876_o : n20877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20879_o = n20659_o ? n20875_o : n20878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20880_o = n20633_o ? n20874_o : n20879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20881_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20882_o = n20631_o ? n20880_o : n20881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20883_o = {n20882_o, n20749_o, n21009_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n20884_o = n20851_o ? n20872_o : n20883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n20885_o = n20851_o ? 1'b0 : n20793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20886_o = r[184:121];
  assign n20887_o = n20722_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20888_o = n20633_o ? n20886_o : n20887_o;
  assign n20889_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20890_o = n20631_o ? n20888_o : n20889_o;
  assign n20891_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20892_o = n20722_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20893_o = n20633_o ? n20891_o : n20892_o;
  assign n20894_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20895_o = n20631_o ? n20893_o : n20894_o;
  assign n20896_o = {n20895_o, 1'b0, n20890_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:141:9  */
  assign n20897_o = n20851_o ? n20873_o : n20896_o;
  assign n20898_o = {n20830_o, n20839_o, n20828_o, n20845_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20899_o = n20826_o ? n20898_o : n20884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20900_o = n20826_o ? n20793_o : n20885_o;
  assign n20901_o = n20897_o[64:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20902_o = r[184:121];
  assign n20903_o = n20722_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20904_o = n20633_o ? n20902_o : n20903_o;
  assign n20905_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20906_o = n20631_o ? n20904_o : n20905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20907_o = {1'b0, n20906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20908_o = n20826_o ? n20907_o : n20901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20909_o = n20897_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:129:9  */
  assign n20910_o = n20826_o ? n20841_o : n20909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20911_o = {n20910_o, n20908_o};
  assign n20912_o = {n20806_o, n20820_o, n20802_o, n20804_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n20913_o = n20800_o ? n20912_o : n20899_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n20914_o = n20800_o ? n20793_o : n20900_o;
  assign n20915_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20916_o = n20722_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20917_o = n20633_o ? n20915_o : n20916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:113:14  */
  assign n20918_o = r[184:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20919_o = n20631_o ? n20917_o : n20918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20920_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20921_o = n20722_o[66:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20922_o = n20633_o ? n20920_o : n20921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:112:12  */
  assign n20923_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20924_o = n20631_o ? n20922_o : n20923_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:100:14  */
  assign n20925_o = {n20924_o, 1'b0, n20919_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:123:9  */
  assign n20926_o = n20800_o ? n20925_o : n20911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20927_o = {n20913_o, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20928_o = n20723_o[52:48];
  assign n20929_o = n20713_o[52:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20930_o = n20705_o[52:48];
  assign n20931_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:90:7  */
  assign n20932_o = n20684_o ? n20930_o : n20931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:77:7  */
  assign n20933_o = n20659_o ? n20929_o : n20932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:71:7  */
  assign n20934_o = n20633_o ? n20928_o : n20933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20935_o = r[54:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:70:5  */
  assign n20936_o = n20631_o ? n20934_o : n20935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20937_o = {n20936_o, n20749_o, n21009_o, n20752_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n20938_o = n20796_o ? n20927_o : n20937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n20939_o = n20796_o ? n20914_o : n20793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:117:7  */
  assign n20940_o = n20796_o ? n20926_o : n20734_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20941_o = {n20938_o, n20755_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:99:12  */
  assign n20942_o = {n20940_o, n21006_o, n20939_o};
  assign n20943_o = {n20730_o, n20736_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20944_o = n20740_o ? n20941_o : n20943_o;
  assign n20945_o = {n20734_o, n20739_o, n20732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20946_o = n20740_o ? n20942_o : n20945_o;
  assign n20947_o = {n20946_o, n20738_o, n20944_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:42  */
  assign n20948_o = n20947_o[185];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:65  */
  assign n20949_o = n20612_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:69  */
  assign n20950_o = n20949_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:154:50  */
  assign n20951_o = n20948_o | n20950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:10  */
  assign n20952_o = r[187:186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:14  */
  assign n20954_o = n20952_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:157:51  */
  assign n20955_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:16  */
  assign n20956_o = r[186];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:159:51  */
  assign n20957_o = lsu_dmem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:161:51  */
  assign n20958_o = lsu_dmem_i_dat[31:0];
  assign n20959_o = n20942_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n20960_o = n20945_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20961_o = n20740_o ? n20959_o : n20960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:5  */
  assign n20962_o = n20956_o ? n20957_o : n20961_o;
  assign n20963_o = n20942_o[64:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n20964_o = n20945_o[64:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20965_o = n20740_o ? n20963_o : n20964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:158:5  */
  assign n20966_o = n20956_o ? n20965_o : n20958_o;
  assign n20967_o = {n20966_o, n20962_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n20968_o = n20967_o[31:0];
  assign n20969_o = n20942_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n20970_o = n20945_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20971_o = n20740_o ? n20969_o : n20970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:5  */
  assign n20972_o = n20954_o ? n20971_o : n20968_o;
  assign n20973_o = n20967_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:156:5  */
  assign n20974_o = n20954_o ? n20955_o : n20973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n20978_o = n20942_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n20979_o = n20945_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20980_o = n20740_o ? n20978_o : n20979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n20981_o = n20942_o[131:65];
  assign n20982_o = n20945_o[131:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:105:5  */
  assign n20983_o = n20740_o ? n20981_o : n20982_o;
  assign n20984_o = {n20983_o, n20974_o, n20972_o, n20980_o, n20951_o, n20944_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:172:18  */
  assign n20988_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:176:9  */
  assign n20991_o = init_i ? 188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  assign n20997_o = wait_n_i ? n20991_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  always @(posedge clk_i or posedge n20988_o)
    if (n20988_o)
      n20998_q <= 188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000;
    else
      n20998_q <= n20997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:172:5  */
  assign n20999_o = {n20625_o, n20624_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21000_o = n20741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21001_o = ~n21000_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:18:5  */
  assign n21002_o = n20739_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21003_o = n21001_o ? n20744_o : n21002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:174:5  */
  assign n21004_o = n20739_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21005_o = n21000_o ? n20744_o : n21004_o;
  assign n21006_o = {n21005_o, n21003_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:18  */
  assign n21007_o = r[152:121];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:106:7  */
  assign n21008_o = r[184:153];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/lsu.vhd:111:31  */
  assign n21009_o = n20775_o ? n21008_o : n21007_o;
endmodule

module mem
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [154:0] mem_i_scu,
   input  [201:0] mem_i_simd,
   output [40:0] mem_o_scu,
   output [72:0] mem_o_simd,
   output [53:0] dmem_o_scu,
   output [83:0] dmem_o_simd);
  wire [40:0] n20231_o;
  wire [72:0] n20232_o;
  wire [356:0] n20233_o;
  wire [53:0] n20235_o;
  wire [83:0] n20236_o;
  wire [116:0] r;
  wire [116:0] rin;
  wire [154:0] n20244_o;
  wire [5:0] n20245_o;
  wire [154:0] n20248_o;
  wire [3:0] n20249_o;
  wire n20250_o;
  wire [154:0] n20252_o;
  wire [3:0] n20253_o;
  wire [1:0] n20254_o;
  wire [201:0] n20256_o;
  wire [5:0] n20257_o;
  wire [201:0] n20260_o;
  wire [63:0] n20261_o;
  wire [201:0] n20262_o;
  wire [3:0] n20263_o;
  wire n20264_o;
  wire [201:0] n20266_o;
  wire [3:0] n20267_o;
  wire [1:0] n20268_o;
  wire [154:0] n20270_o;
  wire n20271_o;
  wire [154:0] n20273_o;
  wire [15:0] n20274_o;
  wire [31:0] n20283_o;
  wire [154:0] n20284_o;
  wire [31:0] n20285_o;
  wire [31:0] n20286_o;
  wire [1:0] n20287_o;
  wire n20288_o;
  wire [113:0] n20289_o;
  wire [40:0] n20290_o;
  wire [2:0] n20291_o;
  wire n20292_o;
  wire [154:0] n20294_o;
  wire [5:0] n20295_o;
  wire [4:0] n20296_o;
  wire [113:0] n20297_o;
  wire [40:0] n20298_o;
  wire [5:0] n20299_o;
  wire [4:0] n20300_o;
  wire n20314_o;
  wire n20315_o;
  wire n20318_o;
  wire n20319_o;
  wire n20321_o;
  wire [154:0] n20323_o;
  wire [31:0] n20324_o;
  wire [113:0] n20325_o;
  wire [40:0] n20326_o;
  wire [2:0] n20327_o;
  wire [1:0] n20328_o;
  wire [1:0] n20329_o;
  wire [7:0] n20334_o;
  wire [31:0] n20336_o;
  wire n20338_o;
  wire [7:0] n20339_o;
  wire [31:0] n20341_o;
  wire n20343_o;
  wire [7:0] n20344_o;
  wire [31:0] n20346_o;
  wire n20348_o;
  wire [7:0] n20349_o;
  wire [31:0] n20351_o;
  wire n20353_o;
  wire [3:0] n20355_o;
  reg [31:0] n20356_o;
  wire n20358_o;
  wire [15:0] n20359_o;
  wire [31:0] n20361_o;
  wire n20363_o;
  wire [15:0] n20364_o;
  wire [31:0] n20366_o;
  wire n20368_o;
  wire [1:0] n20370_o;
  reg [31:0] n20371_o;
  wire n20373_o;
  wire [1:0] n20374_o;
  reg [31:0] n20375_o;
  wire [154:0] n20377_o;
  wire [3:0] n20378_o;
  wire [1:0] n20379_o;
  wire [7:0] n20384_o;
  wire [7:0] n20385_o;
  wire [15:0] n20386_o;
  wire [7:0] n20387_o;
  wire [23:0] n20388_o;
  wire [7:0] n20389_o;
  wire [31:0] n20390_o;
  wire n20392_o;
  wire [15:0] n20393_o;
  wire [15:0] n20394_o;
  wire [31:0] n20395_o;
  wire n20397_o;
  wire [1:0] n20398_o;
  reg [31:0] n20399_o;
  wire [154:0] n20400_o;
  wire [31:0] n20401_o;
  wire [31:0] n20403_o;
  wire [201:0] n20405_o;
  wire [63:0] n20406_o;
  wire [113:0] n20407_o;
  wire [72:0] n20408_o;
  wire [2:0] n20409_o;
  wire [1:0] n20410_o;
  wire n20417_o;
  wire n20419_o;
  wire [31:0] n20420_o;
  wire [31:0] n20421_o;
  wire [63:0] n20422_o;
  wire [31:0] n20423_o;
  wire [31:0] n20424_o;
  wire [63:0] n20425_o;
  wire [63:0] n20426_o;
  wire [63:0] n20427_o;
  wire [201:0] n20430_o;
  wire [3:0] n20431_o;
  wire [1:0] n20432_o;
  wire n20439_o;
  wire n20441_o;
  wire [31:0] n20442_o;
  wire [31:0] n20443_o;
  wire [63:0] n20444_o;
  wire [31:0] n20445_o;
  wire [31:0] n20446_o;
  wire [63:0] n20447_o;
  wire [63:0] n20448_o;
  wire [63:0] n20449_o;
  wire [113:0] n20451_o;
  wire [72:0] n20452_o;
  wire [2:0] n20453_o;
  wire n20454_o;
  wire [201:0] n20456_o;
  wire [5:0] n20457_o;
  wire [3:0] n20458_o;
  wire [113:0] n20459_o;
  wire [72:0] n20460_o;
  wire [5:0] n20461_o;
  wire [3:0] n20462_o;
  wire n20476_o;
  wire n20477_o;
  wire n20480_o;
  wire n20481_o;
  wire n20483_o;
  wire n20484_o;
  wire n20485_o;
  wire [31:0] n20486_o;
  wire [31:0] n20487_o;
  wire [31:0] n20488_o;
  wire [113:0] n20489_o;
  wire [72:0] n20490_o;
  wire [2:0] n20491_o;
  wire n20492_o;
  wire [201:0] n20494_o;
  wire [5:0] n20495_o;
  wire [3:0] n20496_o;
  wire [113:0] n20497_o;
  wire [72:0] n20498_o;
  wire [5:0] n20499_o;
  wire [3:0] n20500_o;
  wire n20514_o;
  wire n20515_o;
  wire n20518_o;
  wire n20519_o;
  wire n20521_o;
  wire n20522_o;
  wire n20523_o;
  wire [31:0] n20524_o;
  wire [31:0] n20525_o;
  wire [31:0] n20526_o;
  wire [113:0] n20527_o;
  wire [1:0] n20529_o;
  wire [154:0] n20530_o;
  wire [3:0] n20531_o;
  wire [1:0] n20532_o;
  wire n20539_o;
  wire n20542_o;
  wire n20545_o;
  wire n20548_o;
  wire [3:0] n20550_o;
  reg [3:0] n20551_o;
  wire n20553_o;
  wire n20556_o;
  wire n20559_o;
  wire [1:0] n20561_o;
  reg [3:0] n20562_o;
  wire n20564_o;
  wire [1:0] n20566_o;
  reg [3:0] n20567_o;
  wire [154:0] n20568_o;
  wire [3:0] n20569_o;
  wire n20570_o;
  wire [15:0] n20571_o;
  wire [154:0] n20572_o;
  wire [3:0] n20573_o;
  wire n20574_o;
  wire [154:0] n20575_o;
  wire [3:0] n20576_o;
  wire n20577_o;
  wire n20578_o;
  wire [63:0] n20579_o;
  wire [201:0] n20580_o;
  wire [3:0] n20581_o;
  wire n20582_o;
  wire [201:0] n20583_o;
  wire [3:0] n20584_o;
  wire [1:0] n20585_o;
  wire [15:0] n20586_o;
  wire [201:0] n20587_o;
  wire [3:0] n20588_o;
  wire n20589_o;
  wire [201:0] n20590_o;
  wire [3:0] n20591_o;
  wire n20592_o;
  wire n20593_o;
  wire [116:0] n20594_o;
  wire n20600_o;
  wire [116:0] n20603_o;
  wire [116:0] n20609_o;
  reg [116:0] n20610_q;
  wire [137:0] n20611_o;
  assign mem_o_scu = n20231_o;
  assign mem_o_simd = n20232_o;
  assign dmem_o_scu = n20235_o;
  assign dmem_o_simd = n20236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:182:24  */
  assign n20231_o = n20527_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:181:24  */
  assign n20232_o = n20527_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:30:5  */
  assign n20233_o = {mem_i_simd, mem_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:26:5  */
  assign n20235_o = n20611_o[53:0];
  assign n20236_o = n20611_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:36:10  */
  assign r = n20610_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:36:13  */
  assign rin = n20594_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:55:52  */
  assign n20244_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:55:56  */
  assign n20245_o = n20244_o[154:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:52  */
  assign n20248_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:56  */
  assign n20249_o = n20248_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:56:65  */
  assign n20250_o = n20249_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:52  */
  assign n20252_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:56  */
  assign n20253_o = n20252_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:57:65  */
  assign n20254_o = n20253_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:59:52  */
  assign n20256_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:59:57  */
  assign n20257_o = n20256_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:60:52  */
  assign n20260_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:60:57  */
  assign n20261_o = n20260_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:52  */
  assign n20262_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:57  */
  assign n20263_o = n20262_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:61:66  */
  assign n20264_o = n20263_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:52  */
  assign n20266_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:57  */
  assign n20267_o = n20266_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:62:66  */
  assign n20268_o = n20267_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:14  */
  assign n20270_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:18  */
  assign n20271_o = n20270_o[144];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:68:63  */
  assign n20273_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:68:67  */
  assign n20274_o = n20273_o[143:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:243:14  */
  assign n20283_o = {16'b0000000000000000, n20274_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:70:51  */
  assign n20284_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:70:55  */
  assign n20285_o = n20284_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:67:5  */
  assign n20286_o = n20271_o ? n20283_o : n20285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:76:63  */
  assign n20287_o = n20233_o[65:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:40:12  */
  assign n20288_o = r[116];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:38  */
  assign n20289_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:42  */
  assign n20290_o = n20289_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:46  */
  assign n20291_o = n20290_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:59  */
  assign n20292_o = n20291_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:86  */
  assign n20294_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:90  */
  assign n20295_o = n20294_o[154:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:99  */
  assign n20296_o = n20295_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:108  */
  assign n20297_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:112  */
  assign n20298_o = n20297_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:116  */
  assign n20299_o = n20298_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:125  */
  assign n20300_o = n20299_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n20314_o = n20296_o == n20300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n20315_o = 1'b1 & n20314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n20318_o = n20315_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:68  */
  assign n20319_o = n20292_o & n20318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:31  */
  assign n20321_o = 1'b1 & n20319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:66  */
  assign n20323_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:70  */
  assign n20324_o = n20323_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:84  */
  assign n20325_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:88  */
  assign n20326_o = n20325_o[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:92  */
  assign n20327_o = n20326_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:82:105  */
  assign n20328_o = n20327_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:21  */
  assign n20329_o = r[115:114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n20334_o = n20324_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n20336_o = {24'b000000000000000000000000, n20334_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n20338_o = n20329_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n20339_o = n20324_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n20341_o = {24'b000000000000000000000000, n20339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n20343_o = n20329_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:50  */
  assign n20344_o = n20324_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:44  */
  assign n20346_o = {24'b000000000000000000000000, n20344_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:11  */
  assign n20348_o = n20329_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:50  */
  assign n20349_o = n20324_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:44  */
  assign n20351_o = {24'b000000000000000000000000, n20349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:11  */
  assign n20353_o = n20329_o == 2'b11;
  assign n20355_o = {n20353_o, n20348_o, n20343_o, n20338_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:9  */
  always @*
    case (n20355_o)
      4'b1000: n20356_o = n20351_o;
      4'b0100: n20356_o = n20346_o;
      4'b0010: n20356_o = n20341_o;
      4'b0001: n20356_o = n20336_o;
      default: n20356_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:7  */
  assign n20358_o = n20328_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:50  */
  assign n20359_o = n20324_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:44  */
  assign n20361_o = {16'b0000000000000000, n20359_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:11  */
  assign n20363_o = n20329_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:50  */
  assign n20364_o = n20324_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:44  */
  assign n20366_o = {16'b0000000000000000, n20364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:11  */
  assign n20368_o = n20329_o == 2'b10;
  assign n20370_o = {n20368_o, n20363_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:9  */
  always @*
    case (n20370_o)
      2'b10: n20371_o = n20366_o;
      2'b01: n20371_o = n20361_o;
      default: n20371_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:7  */
  assign n20373_o = n20328_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:41:12  */
  assign n20374_o = {n20373_o, n20358_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:5  */
  always @*
    case (n20374_o)
      2'b10: n20375_o = n20371_o;
      2'b01: n20375_o = n20356_o;
      default: n20375_o = n20324_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:81  */
  assign n20377_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:85  */
  assign n20378_o = n20377_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:83:94  */
  assign n20379_o = n20378_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n20384_o = n20375_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n20385_o = n20375_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n20386_o = {n20384_o, n20385_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n20387_o = n20375_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n20388_o = {n20386_o, n20387_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n20389_o = n20375_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n20390_o = {n20388_o, n20389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n20392_o = n20379_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n20393_o = n20375_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n20394_o = n20375_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n20395_o = {n20393_o, n20394_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n20397_o = n20379_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20398_o = {n20397_o, n20392_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n20398_o)
      2'b10: n20399_o = n20395_o;
      2'b01: n20399_o = n20390_o;
      default: n20399_o = n20375_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:85:51  */
  assign n20400_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:85:55  */
  assign n20401_o = n20400_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:81:5  */
  assign n20403_o = n20321_o ? n20399_o : n20401_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:66  */
  assign n20405_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:71  */
  assign n20406_o = n20405_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:85  */
  assign n20407_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:89  */
  assign n20408_o = n20407_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:94  */
  assign n20409_o = n20408_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:88:107  */
  assign n20410_o = n20409_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:13  */
  assign n20417_o = n20410_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:707:16  */
  assign n20419_o = n20410_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:708:23  */
  assign n20420_o = n20406_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:708:39  */
  assign n20421_o = n20406_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:708:33  */
  assign n20422_o = {n20420_o, n20421_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:710:23  */
  assign n20423_o = n20406_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:710:40  */
  assign n20424_o = n20406_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:710:34  */
  assign n20425_o = {n20423_o, n20424_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:707:5  */
  assign n20426_o = n20419_o ? n20422_o : n20425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:705:5  */
  assign n20427_o = n20417_o ? n20406_o : n20426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:77  */
  assign n20430_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:82  */
  assign n20431_o = n20430_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:89:91  */
  assign n20432_o = n20431_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:721:13  */
  assign n20439_o = n20432_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:723:16  */
  assign n20441_o = n20432_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:724:21  */
  assign n20442_o = n20427_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:724:37  */
  assign n20443_o = n20427_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:724:31  */
  assign n20444_o = {n20442_o, n20443_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:726:21  */
  assign n20445_o = n20427_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:726:38  */
  assign n20446_o = n20427_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:726:32  */
  assign n20447_o = {n20445_o, n20446_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:723:5  */
  assign n20448_o = n20441_o ? n20444_o : n20447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:721:5  */
  assign n20449_o = n20439_o ? n20427_o : n20448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:38  */
  assign n20451_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:42  */
  assign n20452_o = n20451_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:47  */
  assign n20453_o = n20452_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:60  */
  assign n20454_o = n20453_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:87  */
  assign n20456_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:92  */
  assign n20457_o = n20456_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:101  */
  assign n20458_o = n20457_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:110  */
  assign n20459_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:114  */
  assign n20460_o = n20459_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:119  */
  assign n20461_o = n20460_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:128  */
  assign n20462_o = n20461_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n20476_o = n20458_o == n20462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n20477_o = 1'b1 & n20476_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n20480_o = n20477_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:69  */
  assign n20481_o = n20454_o & n20480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:31  */
  assign n20483_o = 1'b1 & n20481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:175  */
  assign n20484_o = r[109];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:142  */
  assign n20485_o = n20483_o & n20484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:92:59  */
  assign n20486_o = n20449_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:94:61  */
  assign n20487_o = n20233_o[186:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:91:5  */
  assign n20488_o = n20485_o ? n20486_o : n20487_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:38  */
  assign n20489_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:42  */
  assign n20490_o = n20489_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:47  */
  assign n20491_o = n20490_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:60  */
  assign n20492_o = n20491_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:87  */
  assign n20494_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:92  */
  assign n20495_o = n20494_o[201:196];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:101  */
  assign n20496_o = n20495_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:110  */
  assign n20497_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:114  */
  assign n20498_o = n20497_o[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:119  */
  assign n20499_o = n20498_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:128  */
  assign n20500_o = n20499_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n20514_o = n20496_o == n20500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n20515_o = 1'b1 & n20514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n20518_o = n20515_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:69  */
  assign n20519_o = n20492_o & n20518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:31  */
  assign n20521_o = 1'b1 & n20519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:175  */
  assign n20522_o = r[110];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:142  */
  assign n20523_o = n20521_o & n20522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:98:59  */
  assign n20524_o = n20449_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:100:61  */
  assign n20525_o = n20233_o[218:187];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:97:5  */
  assign n20526_o = n20523_o ? n20524_o : n20525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:106:26  */
  assign n20527_o = r[113:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:59  */
  assign n20529_o = n20233_o[65:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:79  */
  assign n20530_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:83  */
  assign n20531_o = n20530_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:109:92  */
  assign n20532_o = n20531_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:681:11  */
  assign n20539_o = n20529_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:682:11  */
  assign n20542_o = n20529_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:683:11  */
  assign n20545_o = n20529_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:684:11  */
  assign n20548_o = n20529_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:201:14  */
  assign n20550_o = {n20548_o, n20545_o, n20542_o, n20539_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:680:9  */
  always @*
    case (n20550_o)
      4'b1000: n20551_o = 4'b0001;
      4'b0100: n20551_o = 4'b0010;
      4'b0010: n20551_o = 4'b0100;
      4'b0001: n20551_o = 4'b1000;
      default: n20551_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:679:7  */
  assign n20553_o = n20532_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:690:11  */
  assign n20556_o = n20529_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:691:11  */
  assign n20559_o = n20529_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n20561_o = {n20559_o, n20556_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:688:9  */
  always @*
    case (n20561_o)
      2'b10: n20562_o = 4'b1100;
      2'b01: n20562_o = 4'b0011;
      default: n20562_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:687:7  */
  assign n20564_o = n20532_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20566_o = {n20564_o, n20553_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:678:5  */
  always @*
    case (n20566_o)
      2'b10: n20567_o = n20562_o;
      2'b01: n20567_o = n20551_o;
      default: n20567_o = 4'b1111;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:30  */
  assign n20568_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:34  */
  assign n20569_o = n20568_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:110:43  */
  assign n20570_o = n20569_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:111:42  */
  assign n20571_o = n20233_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:30  */
  assign n20572_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:34  */
  assign n20573_o = n20572_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:43  */
  assign n20574_o = n20573_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:61  */
  assign n20575_o = n20233_o[154:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:65  */
  assign n20576_o = n20575_o[148:145];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:74  */
  assign n20577_o = n20576_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:112:52  */
  assign n20578_o = n20574_o | n20577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n20579_o = {n20526_o, n20488_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:30  */
  assign n20580_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:35  */
  assign n20581_o = n20580_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:115:44  */
  assign n20582_o = n20581_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:30  */
  assign n20583_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:35  */
  assign n20584_o = n20583_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:116:44  */
  assign n20585_o = n20584_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:117:42  */
  assign n20586_o = n20233_o[79:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:30  */
  assign n20587_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:35  */
  assign n20588_o = n20587_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:44  */
  assign n20589_o = n20588_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:62  */
  assign n20590_o = n20233_o[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:67  */
  assign n20591_o = n20590_o[195:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:76  */
  assign n20592_o = n20591_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:118:53  */
  assign n20593_o = n20589_o | n20592_o;
  assign n20594_o = {n20288_o, n20287_o, n20268_o, n20264_o, n20257_o, n20261_o, n20254_o, n20250_o, n20245_o, n20286_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:128:18  */
  assign n20600_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:132:9  */
  assign n20603_o = init_i ? 117'b000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  assign n20609_o = en_i ? n20603_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:130:5  */
  always @(posedge clk_i or posedge n20600_o)
    if (n20600_o)
      n20610_q <= 117'b000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n20610_q <= n20609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/mem.vhd:128:5  */
  assign n20611_o = {n20593_o, n20582_o, n20585_o, n20586_o, n20579_o, n20578_o, n20570_o, n20567_o, n20571_o, n20403_o};
endmodule

module simd_execute_964b0ccc442bf614d153fd473a38aa54fffe5c92
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  stall_i,
   input  [3:0] exec_i_reg_a,
   input  [63:0] exec_i_dat_a,
   input  [3:0] exec_i_reg_b,
   input  [63:0] exec_i_dat_b,
   input  [63:0] exec_i_dat_d,
   input  [31:0] exec_i_imm,
   input  [5:0] exec_i_fwd_dec,
   input  [63:0] exec_i_fwd_dec_result,
   input  [5:0] exec_i_fwd_mem,
   input  [28:0] exec_i_ctrl_ex,
   input  [3:0] exec_i_ctrl_mem,
   input  [5:0] exec_i_ctrl_wrb,
   input  [2:0] exec_i_ctrl_mem_wrb,
   input  [63:0] exec_i_mem_result,
   input  [63:0] exec_i_alu_result,
   input  exec_i_flush,
   input  [31:0] scalar_i,
   output [63:0] exec_o_alu_result,
   output [63:0] exec_o_dat_d,
   output [3:0] exec_o_ctrl_mem,
   output [5:0] exec_o_ctrl_wrb,
   output [63:0] vec_data_o,
   output ready_o);
  wire [63:0] n11574_o;
  wire [63:0] n11575_o;
  wire [3:0] n11576_o;
  wire [5:0] n11577_o;
  wire [478:0] n11578_o;
  wire shuffle_ready;
  wire [63:0] shuffle_data;
  wire [1:0] shuffle_vwidth;
  wire [3:0] shuffle_ssss;
  wire [7:0] shuffle_vn;
  wire [63:0] shuffle_veca;
  wire [63:0] shuffle_vecb;
  wire [197:0] mul;
  wire mul_ready;
  wire [63:0] mul_data;
  wire custom_ready;
  wire [63:0] custom_data;
  wire ena;
  wire [137:0] r;
  wire [137:0] rin;
  wire shuffle_block_shufflei0_ready;
  wire [63:0] shuffle_block_shufflei0_data;
  wire shuffle_block_shuffle_start;
  wire [28:0] n11582_o;
  wire [3:0] n11583_o;
  wire n11585_o;
  wire n11586_o;
  wire n11587_o;
  wire n11588_o;
  wire n11589_o;
  wire shuffle_block_shuffle_unit_shufflei0_ready_o;
  wire [63:0] shuffle_block_shuffle_unit_shufflei0_data_o;
  wire n11594_o;
  wire [63:0] n11597_o;
  wire mac_block_muli0_ready;
  wire [63:0] mac_block_muli0_mul;
  wire mac_block_mul_start;
  wire [28:0] n11600_o;
  wire [3:0] n11601_o;
  wire n11603_o;
  wire n11604_o;
  wire n11605_o;
  wire n11606_o;
  wire n11607_o;
  wire [63:0] mac_block_mac_unit_muli0_mul_o_result;
  wire mac_block_mac_unit_muli0_ready_o;
  wire [1:0] n11609_o;
  wire n11610_o;
  wire n11611_o;
  wire n11612_o;
  wire n11613_o;
  wire [63:0] n11614_o;
  wire [63:0] n11615_o;
  wire [63:0] n11616_o;
  wire n11620_o;
  wire [63:0] n11622_o;
  wire [63:0] n11624_o;
  wire custom_block_customi0_ready;
  wire [63:0] custom_block_customi0_result;
  wire n11627_o;
  wire [63:0] n11630_o;
  wire [63:0] n11657_o;
  wire [63:0] n11659_o;
  wire n11661_o;
  wire [5:0] n11662_o;
  wire [3:0] n11663_o;
  wire [3:0] n11664_o;
  wire n11683_o;
  wire n11684_o;
  wire n11687_o;
  wire n11688_o;
  wire n11695_o;
  wire [63:0] n11696_o;
  wire [31:0] n11698_o;
  wire [63:0] n11700_o;
  wire [63:0] n11702_o;
  wire n11704_o;
  wire [5:0] n11705_o;
  wire [3:0] n11706_o;
  wire [3:0] n11707_o;
  wire n11726_o;
  wire n11727_o;
  wire n11730_o;
  wire n11731_o;
  wire n11738_o;
  wire [63:0] n11739_o;
  wire [31:0] n11741_o;
  wire [63:0] n11743_o;
  wire [63:0] n11745_o;
  wire n11747_o;
  wire [5:0] n11748_o;
  wire [3:0] n11749_o;
  wire [3:0] n11750_o;
  wire n11769_o;
  wire n11770_o;
  wire n11773_o;
  wire n11774_o;
  wire n11781_o;
  wire [63:0] n11782_o;
  wire [31:0] n11784_o;
  wire [63:0] n11786_o;
  wire [63:0] n11788_o;
  wire n11790_o;
  wire [5:0] n11791_o;
  wire [3:0] n11792_o;
  wire [3:0] n11793_o;
  wire n11812_o;
  wire n11813_o;
  wire n11816_o;
  wire n11817_o;
  wire n11824_o;
  wire [63:0] n11825_o;
  wire [31:0] n11827_o;
  wire [63:0] n11829_o;
  wire [63:0] n11832_o;
  wire n11834_o;
  wire [5:0] n11835_o;
  wire [3:0] n11836_o;
  wire [5:0] n11837_o;
  wire [3:0] n11838_o;
  wire n11857_o;
  wire n11858_o;
  wire n11861_o;
  wire n11862_o;
  wire n11869_o;
  wire [63:0] n11870_o;
  wire [31:0] n11872_o;
  wire [63:0] n11874_o;
  wire [63:0] n11877_o;
  wire n11879_o;
  wire [5:0] n11880_o;
  wire [3:0] n11881_o;
  wire [5:0] n11882_o;
  wire [3:0] n11883_o;
  wire n11902_o;
  wire n11903_o;
  wire n11906_o;
  wire n11907_o;
  wire n11914_o;
  wire [63:0] n11915_o;
  wire [31:0] n11917_o;
  wire n11918_o;
  wire [3:0] n11923_o;
  wire [5:0] n11924_o;
  wire [9:0] n11925_o;
  wire [1:0] n11926_o;
  wire [5:0] n11927_o;
  wire [1:0] n11928_o;
  wire [1:0] n11929_o;
  wire [1:0] n11930_o;
  wire [1:0] n11931_o;
  wire [1:0] n11932_o;
  wire [5:0] n11933_o;
  wire [5:0] n11934_o;
  wire [2:0] n11938_o;
  wire n11939_o;
  wire [63:0] n11940_o;
  wire [63:0] n11941_o;
  wire [63:0] n11942_o;
  wire n11944_o;
  wire [137:0] n11945_o;
  wire [5:0] n11946_o;
  wire [3:0] n11947_o;
  wire [3:0] n11948_o;
  wire n11967_o;
  wire n11968_o;
  wire n11971_o;
  wire n11972_o;
  wire [31:0] n11973_o;
  wire n11975_o;
  wire [5:0] n11976_o;
  wire [3:0] n11977_o;
  wire [3:0] n11978_o;
  wire n11997_o;
  wire n11998_o;
  wire n12001_o;
  wire n12002_o;
  wire [31:0] n12003_o;
  wire [63:0] n12004_o;
  wire [31:0] n12005_o;
  wire [31:0] n12006_o;
  wire [31:0] n12007_o;
  wire n12009_o;
  wire [137:0] n12010_o;
  wire [5:0] n12011_o;
  wire [3:0] n12012_o;
  wire [3:0] n12013_o;
  wire n12032_o;
  wire n12033_o;
  wire n12036_o;
  wire n12037_o;
  wire [31:0] n12038_o;
  wire n12040_o;
  wire [5:0] n12041_o;
  wire [3:0] n12042_o;
  wire [3:0] n12043_o;
  wire n12062_o;
  wire n12063_o;
  wire n12066_o;
  wire n12067_o;
  wire [31:0] n12068_o;
  wire [63:0] n12069_o;
  wire [31:0] n12070_o;
  wire [31:0] n12071_o;
  wire [31:0] n12072_o;
  wire n12074_o;
  wire [137:0] n12075_o;
  wire [5:0] n12076_o;
  wire [3:0] n12077_o;
  wire [3:0] n12078_o;
  wire n12097_o;
  wire n12098_o;
  wire n12101_o;
  wire n12102_o;
  wire [31:0] n12103_o;
  wire n12105_o;
  wire [5:0] n12106_o;
  wire [3:0] n12107_o;
  wire [3:0] n12108_o;
  wire n12127_o;
  wire n12128_o;
  wire n12131_o;
  wire n12132_o;
  wire [31:0] n12133_o;
  wire [63:0] n12134_o;
  wire [31:0] n12135_o;
  wire [31:0] n12136_o;
  wire [31:0] n12137_o;
  wire n12139_o;
  wire [137:0] n12140_o;
  wire [5:0] n12141_o;
  wire [3:0] n12142_o;
  wire [3:0] n12143_o;
  wire n12162_o;
  wire n12163_o;
  wire n12166_o;
  wire n12167_o;
  wire [31:0] n12168_o;
  wire n12170_o;
  wire [5:0] n12171_o;
  wire [3:0] n12172_o;
  wire [3:0] n12173_o;
  wire n12192_o;
  wire n12193_o;
  wire n12196_o;
  wire n12197_o;
  wire [31:0] n12198_o;
  wire [63:0] n12199_o;
  wire [31:0] n12200_o;
  wire [31:0] n12201_o;
  wire [31:0] n12202_o;
  wire n12204_o;
  wire [137:0] n12205_o;
  wire [5:0] n12206_o;
  wire [3:0] n12207_o;
  wire [5:0] n12208_o;
  wire [3:0] n12209_o;
  wire n12228_o;
  wire n12229_o;
  wire n12232_o;
  wire n12233_o;
  wire [31:0] n12234_o;
  wire n12236_o;
  wire [5:0] n12237_o;
  wire [3:0] n12238_o;
  wire [5:0] n12239_o;
  wire [3:0] n12240_o;
  wire n12259_o;
  wire n12260_o;
  wire n12263_o;
  wire n12264_o;
  wire [31:0] n12265_o;
  wire [63:0] n12266_o;
  wire [31:0] n12267_o;
  wire [31:0] n12268_o;
  wire [31:0] n12269_o;
  wire n12271_o;
  wire [137:0] n12272_o;
  wire [5:0] n12273_o;
  wire [3:0] n12274_o;
  wire [5:0] n12275_o;
  wire [3:0] n12276_o;
  wire n12295_o;
  wire n12296_o;
  wire n12299_o;
  wire n12300_o;
  wire [31:0] n12301_o;
  wire n12303_o;
  wire [5:0] n12304_o;
  wire [3:0] n12305_o;
  wire [5:0] n12306_o;
  wire [3:0] n12307_o;
  wire n12326_o;
  wire n12327_o;
  wire n12330_o;
  wire n12331_o;
  wire [31:0] n12332_o;
  wire [63:0] n12333_o;
  wire [31:0] n12334_o;
  wire [31:0] n12335_o;
  wire [31:0] n12336_o;
  wire [63:0] n12337_o;
  wire [28:0] n12340_o;
  wire [1:0] n12341_o;
  wire [63:0] n12347_o;
  wire n12350_o;
  wire [63:0] n12351_o;
  wire [31:0] n12352_o;
  wire [63:0] n12353_o;
  wire [31:0] n12354_o;
  wire [63:0] n12355_o;
  wire n12357_o;
  wire [63:0] n12358_o;
  wire [31:0] n12359_o;
  wire [63:0] n12360_o;
  wire [31:0] n12361_o;
  wire [63:0] n12362_o;
  wire [63:0] n12363_o;
  wire [63:0] n12364_o;
  wire [28:0] n12366_o;
  wire [1:0] n12367_o;
  wire [63:0] n12373_o;
  wire n12376_o;
  wire [63:0] n12377_o;
  wire [31:0] n12378_o;
  wire [63:0] n12379_o;
  wire [31:0] n12380_o;
  wire [63:0] n12381_o;
  wire n12383_o;
  wire [63:0] n12384_o;
  wire [31:0] n12385_o;
  wire [63:0] n12386_o;
  wire [31:0] n12387_o;
  wire [63:0] n12388_o;
  wire [63:0] n12389_o;
  wire [63:0] n12390_o;
  wire [5:0] n12392_o;
  wire [1:0] n12393_o;
  wire [63:0] n12399_o;
  wire n12402_o;
  wire [63:0] n12403_o;
  wire [31:0] n12404_o;
  wire [63:0] n12405_o;
  wire [31:0] n12406_o;
  wire [63:0] n12407_o;
  wire n12409_o;
  wire [63:0] n12410_o;
  wire [31:0] n12411_o;
  wire [63:0] n12412_o;
  wire [31:0] n12413_o;
  wire [63:0] n12414_o;
  wire [63:0] n12415_o;
  wire [63:0] n12416_o;
  wire [28:0] n12417_o;
  wire [2:0] n12418_o;
  wire n12420_o;
  wire [31:0] n12421_o;
  wire [31:0] n12422_o;
  wire [63:0] n12423_o;
  wire [63:0] n12424_o;
  wire [28:0] n12425_o;
  wire [2:0] n12426_o;
  wire n12428_o;
  wire [28:0] n12429_o;
  wire [1:0] n12430_o;
  wire n12432_o;
  localparam [15:0] n12435_o = 16'b0000000000000000;
  wire [7:0] n12436_o;
  wire [7:0] n12437_o;
  wire [7:0] n12438_o;
  wire [7:0] n12439_o;
  wire [7:0] n12440_o;
  wire [7:0] n12441_o;
  wire [7:0] n12442_o;
  wire [7:0] n12443_o;
  wire [7:0] n12444_o;
  wire [7:0] n12445_o;
  wire [7:0] n12446_o;
  wire [7:0] n12447_o;
  wire [7:0] n12448_o;
  wire [7:0] n12449_o;
  wire [7:0] n12450_o;
  wire [23:0] n12451_o;
  wire [23:0] n12452_o;
  wire [23:0] n12453_o;
  wire [23:0] n12454_o;
  wire [23:0] n12455_o;
  wire [23:0] n12456_o;
  wire [23:0] n12457_o;
  wire [7:0] n12463_o;
  wire [7:0] n12464_o;
  wire [7:0] n12465_o;
  wire [7:0] n12466_o;
  wire [7:0] n12467_o;
  wire [28:0] n12468_o;
  wire [2:0] n12469_o;
  wire n12471_o;
  wire [28:0] n12472_o;
  wire [1:0] n12473_o;
  wire n12475_o;
  localparam [15:0] n12478_o = 16'b0000000000000000;
  wire [7:0] n12479_o;
  wire [7:0] n12480_o;
  wire [7:0] n12481_o;
  wire [7:0] n12482_o;
  wire [7:0] n12483_o;
  wire [7:0] n12484_o;
  wire [7:0] n12485_o;
  wire [7:0] n12486_o;
  wire [7:0] n12487_o;
  wire [7:0] n12488_o;
  wire [7:0] n12489_o;
  wire [7:0] n12490_o;
  wire [7:0] n12491_o;
  wire [7:0] n12492_o;
  wire [7:0] n12493_o;
  wire [23:0] n12494_o;
  wire [23:0] n12495_o;
  wire [23:0] n12496_o;
  wire [23:0] n12497_o;
  wire [23:0] n12498_o;
  wire [23:0] n12499_o;
  wire [23:0] n12500_o;
  wire [7:0] n12501_o;
  wire [7:0] n12502_o;
  wire [7:0] n12503_o;
  wire [7:0] n12504_o;
  wire [7:0] n12505_o;
  wire [28:0] n12506_o;
  wire [2:0] n12507_o;
  wire n12509_o;
  wire [28:0] n12510_o;
  wire [1:0] n12511_o;
  wire n12513_o;
  wire [7:0] n12514_o;
  wire [7:0] n12515_o;
  wire [7:0] n12516_o;
  wire [7:0] n12517_o;
  wire [15:0] n12518_o;
  wire [15:0] n12519_o;
  wire [31:0] n12520_o;
  wire [31:0] n12521_o;
  wire [31:0] n12522_o;
  wire [31:0] n12523_o;
  wire [31:0] n12524_o;
  wire [31:0] n12525_o;
  wire [31:0] n12526_o;
  wire [31:0] n12527_o;
  wire [63:0] n12528_o;
  wire [31:0] n12529_o;
  wire [63:0] n12530_o;
  wire [63:0] n12531_o;
  wire [28:0] n12532_o;
  wire [2:0] n12533_o;
  wire n12535_o;
  wire [31:0] n12536_o;
  wire [31:0] n12537_o;
  wire [31:0] n12538_o;
  wire [31:0] n12539_o;
  wire [31:0] n12540_o;
  wire [31:0] n12541_o;
  wire [31:0] n12542_o;
  wire [63:0] n12543_o;
  wire [31:0] n12544_o;
  wire [31:0] n12545_o;
  wire [28:0] n12546_o;
  wire [2:0] n12547_o;
  wire n12549_o;
  wire [31:0] n12550_o;
  wire [31:0] n12551_o;
  wire [28:0] n12552_o;
  wire [2:0] n12553_o;
  wire n12555_o;
  wire [31:0] n12556_o;
  wire [31:0] n12557_o;
  wire [31:0] n12558_o;
  wire [31:0] n12559_o;
  wire [28:0] n12560_o;
  wire [2:0] n12561_o;
  wire n12563_o;
  wire [28:0] n12564_o;
  wire [1:0] n12565_o;
  wire n12567_o;
  wire [7:0] n12568_o;
  wire [7:0] n12569_o;
  wire [7:0] n12570_o;
  wire [7:0] n12571_o;
  wire [15:0] n12572_o;
  wire [15:0] n12573_o;
  wire [31:0] n12574_o;
  wire [31:0] n12575_o;
  wire [31:0] n12576_o;
  wire [31:0] n12577_o;
  wire [31:0] n12578_o;
  wire [31:0] n12579_o;
  wire [31:0] n12580_o;
  wire [31:0] n12581_o;
  wire [63:0] n12582_o;
  wire [31:0] n12583_o;
  wire [63:0] n12584_o;
  wire [63:0] n12585_o;
  wire [63:0] n12586_o;
  wire [63:0] n12587_o;
  wire [63:0] n12588_o;
  wire [63:0] n12589_o;
  wire [63:0] n12590_o;
  wire [63:0] n12591_o;
  wire [28:0] n12592_o;
  wire [2:0] n12593_o;
  wire n12595_o;
  wire [28:0] n12596_o;
  wire [1:0] n12597_o;
  wire n12599_o;
  wire [28:0] n12600_o;
  wire n12601_o;
  wire n12603_o;
  wire n12606_o;
  wire n12607_o;
  wire n12608_o;
  wire n12609_o;
  wire n12610_o;
  wire n12611_o;
  wire n12612_o;
  wire n12613_o;
  wire [3:0] n12614_o;
  wire [3:0] n12615_o;
  wire [7:0] n12616_o;
  wire [7:0] n12617_o;
  wire [7:0] n12618_o;
  wire [7:0] n12619_o;
  wire [7:0] n12620_o;
  wire [7:0] n12621_o;
  wire [7:0] n12622_o;
  wire [7:0] n12623_o;
  wire [47:0] n12624_o;
  wire [47:0] n12625_o;
  wire [47:0] n12626_o;
  wire [47:0] n12627_o;
  wire [47:0] n12628_o;
  wire [47:0] n12629_o;
  wire [47:0] n12630_o;
  wire [63:0] n12631_o;
  wire n12632_o;
  wire [7:0] n12633_o;
  wire [7:0] n12634_o;
  wire [7:0] n12635_o;
  wire [7:0] n12636_o;
  wire [7:0] n12637_o;
  wire [7:0] n12638_o;
  wire [7:0] n12639_o;
  wire [47:0] n12640_o;
  wire [47:0] n12641_o;
  wire [47:0] n12642_o;
  wire [47:0] n12643_o;
  wire [47:0] n12644_o;
  wire [47:0] n12645_o;
  wire [47:0] n12646_o;
  wire [63:0] n12647_o;
  wire n12648_o;
  wire [7:0] n12649_o;
  wire [7:0] n12650_o;
  wire [7:0] n12651_o;
  wire [7:0] n12652_o;
  wire [7:0] n12653_o;
  wire [7:0] n12654_o;
  wire [7:0] n12655_o;
  wire [47:0] n12656_o;
  wire [47:0] n12657_o;
  wire [47:0] n12658_o;
  wire [47:0] n12659_o;
  wire [47:0] n12660_o;
  wire [47:0] n12661_o;
  wire [47:0] n12662_o;
  wire [63:0] n12663_o;
  wire n12664_o;
  wire [7:0] n12665_o;
  wire [7:0] n12666_o;
  wire [7:0] n12667_o;
  wire [7:0] n12668_o;
  wire [7:0] n12669_o;
  wire [7:0] n12670_o;
  wire [7:0] n12671_o;
  wire [47:0] n12672_o;
  wire [47:0] n12673_o;
  wire [47:0] n12674_o;
  wire [47:0] n12675_o;
  wire [47:0] n12676_o;
  wire [47:0] n12677_o;
  wire [47:0] n12678_o;
  wire [63:0] n12679_o;
  wire n12680_o;
  wire [7:0] n12681_o;
  wire [7:0] n12682_o;
  wire [7:0] n12683_o;
  wire [7:0] n12684_o;
  wire [7:0] n12685_o;
  wire [7:0] n12686_o;
  wire [7:0] n12687_o;
  wire [47:0] n12688_o;
  wire [47:0] n12689_o;
  wire [47:0] n12690_o;
  wire [47:0] n12691_o;
  wire [47:0] n12692_o;
  wire [47:0] n12693_o;
  wire [47:0] n12694_o;
  wire [63:0] n12695_o;
  wire n12696_o;
  wire [7:0] n12697_o;
  wire [7:0] n12698_o;
  wire [7:0] n12699_o;
  wire [7:0] n12700_o;
  wire [7:0] n12701_o;
  wire [7:0] n12702_o;
  wire [7:0] n12703_o;
  wire [47:0] n12704_o;
  wire [47:0] n12705_o;
  wire [47:0] n12706_o;
  wire [47:0] n12707_o;
  wire [47:0] n12708_o;
  wire [47:0] n12709_o;
  wire [47:0] n12710_o;
  wire [63:0] n12711_o;
  wire n12712_o;
  wire [7:0] n12713_o;
  wire [7:0] n12714_o;
  wire [7:0] n12715_o;
  wire [7:0] n12716_o;
  wire [7:0] n12717_o;
  wire [7:0] n12718_o;
  wire [7:0] n12719_o;
  wire [47:0] n12720_o;
  wire [47:0] n12721_o;
  wire [47:0] n12722_o;
  wire [47:0] n12723_o;
  wire [47:0] n12724_o;
  wire [47:0] n12725_o;
  wire [47:0] n12726_o;
  wire [63:0] n12727_o;
  wire n12728_o;
  wire [7:0] n12729_o;
  wire [7:0] n12730_o;
  wire [7:0] n12731_o;
  wire [7:0] n12732_o;
  wire [7:0] n12733_o;
  wire [7:0] n12734_o;
  wire [7:0] n12735_o;
  wire [47:0] n12736_o;
  wire [47:0] n12737_o;
  wire [47:0] n12738_o;
  wire [47:0] n12739_o;
  wire [47:0] n12740_o;
  wire [47:0] n12741_o;
  wire [47:0] n12742_o;
  wire [63:0] n12743_o;
  wire n12744_o;
  wire [3:0] n12745_o;
  wire [3:0] n12746_o;
  wire [7:0] n12747_o;
  wire [7:0] n12748_o;
  wire [7:0] n12749_o;
  wire [28:0] n12750_o;
  wire n12751_o;
  wire n12753_o;
  wire n12755_o;
  wire n12756_o;
  wire n12757_o;
  wire n12758_o;
  wire n12759_o;
  wire n12760_o;
  wire n12761_o;
  wire n12762_o;
  wire n12763_o;
  wire n12764_o;
  wire n12765_o;
  wire n12766_o;
  wire n12767_o;
  wire n12768_o;
  wire n12769_o;
  wire n12770_o;
  wire [3:0] n12771_o;
  wire [3:0] n12772_o;
  wire [3:0] n12773_o;
  wire [3:0] n12774_o;
  wire [15:0] n12775_o;
  wire [15:0] n12776_o;
  wire [7:0] n12777_o;
  wire [7:0] n12778_o;
  wire [7:0] n12779_o;
  wire [7:0] n12780_o;
  wire [7:0] n12781_o;
  wire [7:0] n12782_o;
  wire [7:0] n12783_o;
  wire [7:0] n12784_o;
  wire [7:0] n12785_o;
  wire [7:0] n12786_o;
  wire [7:0] n12787_o;
  wire [7:0] n12788_o;
  wire [7:0] n12789_o;
  wire [7:0] n12790_o;
  wire [7:0] n12791_o;
  wire [7:0] n12792_o;
  wire [7:0] n12793_o;
  wire [7:0] n12794_o;
  wire [7:0] n12795_o;
  wire [23:0] n12796_o;
  wire [23:0] n12797_o;
  wire [23:0] n12798_o;
  wire [23:0] n12799_o;
  wire [23:0] n12800_o;
  wire [23:0] n12801_o;
  wire [23:0] n12802_o;
  wire [23:0] n12803_o;
  wire [23:0] n12804_o;
  wire [31:0] n12805_o;
  wire [31:0] n12806_o;
  wire [31:0] n12807_o;
  wire [31:0] n12808_o;
  wire [31:0] n12809_o;
  wire [31:0] n12810_o;
  wire [31:0] n12811_o;
  wire [7:0] n12812_o;
  wire [7:0] n12813_o;
  wire [7:0] n12814_o;
  wire [7:0] n12815_o;
  wire [7:0] n12816_o;
  wire [7:0] n12817_o;
  wire [7:0] n12818_o;
  wire [28:0] n12819_o;
  wire [2:0] n12820_o;
  wire [28:0] n12821_o;
  wire [1:0] n12822_o;
  wire n12824_o;
  wire [28:0] n12825_o;
  wire n12826_o;
  wire n12828_o;
  wire n12831_o;
  wire n12832_o;
  wire n12833_o;
  wire n12834_o;
  wire n12835_o;
  wire n12836_o;
  wire n12837_o;
  wire n12838_o;
  wire [3:0] n12839_o;
  wire [3:0] n12840_o;
  wire [7:0] n12841_o;
  wire [7:0] n12842_o;
  wire [7:0] n12843_o;
  wire [7:0] n12844_o;
  wire [7:0] n12845_o;
  wire [7:0] n12846_o;
  wire [7:0] n12847_o;
  wire [7:0] n12848_o;
  wire [7:0] n12849_o;
  wire [7:0] n12850_o;
  wire [7:0] n12851_o;
  wire [7:0] n12852_o;
  wire [7:0] n12853_o;
  wire [7:0] n12854_o;
  wire [47:0] n12855_o;
  wire [47:0] n12856_o;
  wire [47:0] n12857_o;
  wire [47:0] n12858_o;
  wire [47:0] n12859_o;
  wire [47:0] n12860_o;
  wire [47:0] n12861_o;
  wire [47:0] n12862_o;
  wire [47:0] n12863_o;
  wire [47:0] n12864_o;
  wire [47:0] n12865_o;
  wire [47:0] n12866_o;
  wire [47:0] n12867_o;
  wire [63:0] n12868_o;
  wire n12869_o;
  wire [7:0] n12870_o;
  wire [7:0] n12871_o;
  wire [7:0] n12872_o;
  wire [7:0] n12873_o;
  wire [7:0] n12874_o;
  wire [7:0] n12875_o;
  wire [7:0] n12876_o;
  wire [7:0] n12877_o;
  wire [7:0] n12878_o;
  wire [7:0] n12879_o;
  wire [7:0] n12880_o;
  wire [7:0] n12881_o;
  wire [7:0] n12882_o;
  wire [47:0] n12883_o;
  wire [47:0] n12884_o;
  wire [47:0] n12885_o;
  wire [47:0] n12886_o;
  wire [47:0] n12887_o;
  wire [47:0] n12888_o;
  wire [47:0] n12889_o;
  wire [47:0] n12890_o;
  wire [47:0] n12891_o;
  wire [47:0] n12892_o;
  wire [47:0] n12893_o;
  wire [47:0] n12894_o;
  wire [47:0] n12895_o;
  wire [63:0] n12896_o;
  wire n12897_o;
  wire [7:0] n12898_o;
  wire [7:0] n12899_o;
  wire [7:0] n12900_o;
  wire [7:0] n12901_o;
  wire [7:0] n12902_o;
  wire [7:0] n12903_o;
  wire [7:0] n12904_o;
  wire [7:0] n12905_o;
  wire [7:0] n12906_o;
  wire [7:0] n12907_o;
  wire [7:0] n12908_o;
  wire [7:0] n12909_o;
  wire [7:0] n12910_o;
  wire [47:0] n12911_o;
  wire [47:0] n12912_o;
  wire [47:0] n12913_o;
  wire [47:0] n12914_o;
  wire [47:0] n12915_o;
  wire [47:0] n12916_o;
  wire [47:0] n12917_o;
  wire [47:0] n12918_o;
  wire [47:0] n12919_o;
  wire [47:0] n12920_o;
  wire [47:0] n12921_o;
  wire [47:0] n12922_o;
  wire [47:0] n12923_o;
  wire [63:0] n12924_o;
  wire n12925_o;
  wire [7:0] n12926_o;
  wire [7:0] n12927_o;
  wire [7:0] n12928_o;
  wire [7:0] n12929_o;
  wire [7:0] n12930_o;
  wire [7:0] n12931_o;
  wire [7:0] n12932_o;
  wire [7:0] n12933_o;
  wire [7:0] n12934_o;
  wire [7:0] n12935_o;
  wire [7:0] n12936_o;
  wire [7:0] n12937_o;
  wire [7:0] n12938_o;
  wire [47:0] n12939_o;
  wire [47:0] n12940_o;
  wire [47:0] n12941_o;
  wire [47:0] n12942_o;
  wire [47:0] n12943_o;
  wire [47:0] n12944_o;
  wire [47:0] n12945_o;
  wire [47:0] n12946_o;
  wire [47:0] n12947_o;
  wire [47:0] n12948_o;
  wire [47:0] n12949_o;
  wire [47:0] n12950_o;
  wire [47:0] n12951_o;
  wire [63:0] n12952_o;
  wire n12953_o;
  wire [7:0] n12954_o;
  wire [7:0] n12955_o;
  wire [7:0] n12956_o;
  wire [7:0] n12957_o;
  wire [7:0] n12958_o;
  wire [7:0] n12959_o;
  wire [7:0] n12960_o;
  wire [7:0] n12961_o;
  wire [7:0] n12962_o;
  wire [7:0] n12963_o;
  wire [7:0] n12964_o;
  wire [7:0] n12965_o;
  wire [7:0] n12966_o;
  wire [47:0] n12967_o;
  wire [47:0] n12968_o;
  wire [47:0] n12969_o;
  wire [47:0] n12970_o;
  wire [47:0] n12971_o;
  wire [47:0] n12972_o;
  wire [47:0] n12973_o;
  wire [47:0] n12974_o;
  wire [47:0] n12975_o;
  wire [47:0] n12976_o;
  wire [47:0] n12977_o;
  wire [47:0] n12978_o;
  wire [47:0] n12979_o;
  wire [63:0] n12980_o;
  wire n12981_o;
  wire [7:0] n12982_o;
  wire [7:0] n12983_o;
  wire [7:0] n12984_o;
  wire [7:0] n12985_o;
  wire [7:0] n12986_o;
  wire [7:0] n12987_o;
  wire [7:0] n12988_o;
  wire [7:0] n12989_o;
  wire [7:0] n12990_o;
  wire [7:0] n12991_o;
  wire [7:0] n12992_o;
  wire [7:0] n12993_o;
  wire [7:0] n12994_o;
  wire [47:0] n12995_o;
  wire [47:0] n12996_o;
  wire [47:0] n12997_o;
  wire [47:0] n12998_o;
  wire [47:0] n12999_o;
  wire [47:0] n13000_o;
  wire [47:0] n13001_o;
  wire [47:0] n13002_o;
  wire [47:0] n13003_o;
  wire [47:0] n13004_o;
  wire [47:0] n13005_o;
  wire [47:0] n13006_o;
  wire [47:0] n13007_o;
  wire [63:0] n13008_o;
  wire n13009_o;
  wire [7:0] n13010_o;
  wire [7:0] n13011_o;
  wire [7:0] n13012_o;
  wire [7:0] n13013_o;
  wire [7:0] n13014_o;
  wire [7:0] n13015_o;
  wire [7:0] n13016_o;
  wire [7:0] n13017_o;
  wire [7:0] n13018_o;
  wire [7:0] n13019_o;
  wire [7:0] n13020_o;
  wire [7:0] n13021_o;
  wire [7:0] n13022_o;
  wire [47:0] n13023_o;
  wire [47:0] n13024_o;
  wire [47:0] n13025_o;
  wire [47:0] n13026_o;
  wire [47:0] n13027_o;
  wire [47:0] n13028_o;
  wire [47:0] n13029_o;
  wire [47:0] n13030_o;
  wire [47:0] n13031_o;
  wire [47:0] n13032_o;
  wire [47:0] n13033_o;
  wire [47:0] n13034_o;
  wire [47:0] n13035_o;
  wire [63:0] n13036_o;
  wire n13037_o;
  wire [7:0] n13038_o;
  wire [7:0] n13039_o;
  wire [7:0] n13040_o;
  wire [7:0] n13041_o;
  wire [7:0] n13042_o;
  wire [7:0] n13043_o;
  wire [7:0] n13044_o;
  wire [7:0] n13045_o;
  wire [7:0] n13046_o;
  wire [7:0] n13047_o;
  wire [7:0] n13048_o;
  wire [7:0] n13049_o;
  wire [7:0] n13050_o;
  wire [47:0] n13051_o;
  wire [47:0] n13052_o;
  wire [47:0] n13053_o;
  wire [47:0] n13054_o;
  wire [47:0] n13055_o;
  wire [47:0] n13056_o;
  wire [47:0] n13057_o;
  wire [47:0] n13058_o;
  wire [47:0] n13059_o;
  wire [47:0] n13060_o;
  wire [47:0] n13061_o;
  wire [47:0] n13062_o;
  wire [47:0] n13063_o;
  wire [63:0] n13064_o;
  wire n13065_o;
  wire [3:0] n13066_o;
  wire [3:0] n13067_o;
  wire [7:0] n13068_o;
  wire [7:0] n13069_o;
  wire [7:0] n13070_o;
  wire [28:0] n13071_o;
  wire n13072_o;
  wire n13074_o;
  wire n13076_o;
  wire n13077_o;
  wire n13078_o;
  wire n13079_o;
  wire n13080_o;
  wire n13081_o;
  wire n13082_o;
  wire n13083_o;
  wire n13084_o;
  wire n13085_o;
  wire n13086_o;
  wire n13087_o;
  wire n13088_o;
  wire n13089_o;
  wire n13090_o;
  wire n13091_o;
  wire [3:0] n13092_o;
  wire [3:0] n13093_o;
  wire [3:0] n13094_o;
  wire [3:0] n13095_o;
  wire [15:0] n13096_o;
  wire [15:0] n13097_o;
  wire [7:0] n13098_o;
  wire [7:0] n13099_o;
  wire [7:0] n13100_o;
  wire [7:0] n13101_o;
  wire [7:0] n13102_o;
  wire [7:0] n13103_o;
  wire [7:0] n13104_o;
  wire [7:0] n13105_o;
  wire [7:0] n13106_o;
  wire [7:0] n13107_o;
  wire [7:0] n13108_o;
  wire [7:0] n13109_o;
  wire [7:0] n13110_o;
  wire [7:0] n13111_o;
  wire [7:0] n13112_o;
  wire [7:0] n13113_o;
  wire [7:0] n13114_o;
  wire [7:0] n13115_o;
  wire [7:0] n13116_o;
  wire [7:0] n13117_o;
  wire [7:0] n13118_o;
  wire [7:0] n13119_o;
  wire [7:0] n13120_o;
  wire [7:0] n13121_o;
  wire [7:0] n13122_o;
  wire [7:0] n13123_o;
  wire [7:0] n13124_o;
  wire [7:0] n13125_o;
  wire [7:0] n13126_o;
  wire [7:0] n13127_o;
  wire [7:0] n13128_o;
  wire n13130_o;
  wire n13132_o;
  wire n13133_o;
  wire [7:0] n13134_o;
  wire [7:0] n13135_o;
  wire [7:0] n13136_o;
  wire [7:0] n13137_o;
  wire [7:0] n13138_o;
  wire [7:0] n13139_o;
  wire [7:0] n13140_o;
  wire [7:0] n13141_o;
  wire [7:0] n13142_o;
  wire [7:0] n13143_o;
  wire [7:0] n13144_o;
  wire [7:0] n13145_o;
  wire [7:0] n13146_o;
  reg [7:0] n13147_o;
  wire [7:0] n13148_o;
  wire [7:0] n13149_o;
  wire [7:0] n13150_o;
  wire [7:0] n13151_o;
  wire [7:0] n13152_o;
  wire [7:0] n13153_o;
  wire [7:0] n13154_o;
  wire [7:0] n13155_o;
  wire [7:0] n13156_o;
  wire [7:0] n13157_o;
  wire [7:0] n13158_o;
  wire [7:0] n13159_o;
  wire [7:0] n13160_o;
  reg [7:0] n13161_o;
  wire [7:0] n13162_o;
  wire [7:0] n13163_o;
  wire [7:0] n13164_o;
  wire [7:0] n13165_o;
  wire [7:0] n13166_o;
  wire [7:0] n13167_o;
  wire [7:0] n13168_o;
  wire [7:0] n13169_o;
  wire [7:0] n13170_o;
  wire [7:0] n13171_o;
  wire [7:0] n13172_o;
  wire [7:0] n13173_o;
  wire [7:0] n13174_o;
  reg [7:0] n13175_o;
  wire [7:0] n13189_o;
  wire [7:0] n13190_o;
  wire [7:0] n13191_o;
  wire [7:0] n13192_o;
  wire [7:0] n13193_o;
  wire [7:0] n13194_o;
  wire [7:0] n13195_o;
  wire [7:0] n13196_o;
  wire [7:0] n13197_o;
  wire [7:0] n13198_o;
  wire [7:0] n13199_o;
  wire [7:0] n13200_o;
  wire [7:0] n13201_o;
  wire [31:0] n13215_o;
  wire [31:0] n13216_o;
  wire [31:0] n13217_o;
  wire [31:0] n13218_o;
  wire [31:0] n13219_o;
  wire [31:0] n13220_o;
  wire [31:0] n13221_o;
  wire [31:0] n13222_o;
  wire [31:0] n13223_o;
  wire [31:0] n13224_o;
  wire [31:0] n13225_o;
  wire [31:0] n13226_o;
  wire [31:0] n13227_o;
  wire [63:0] n13229_o;
  wire [31:0] n13230_o;
  wire [63:0] n13231_o;
  wire [31:0] n13232_o;
  wire [28:0] n13233_o;
  wire n13234_o;
  wire [28:0] n13235_o;
  wire [1:0] n13236_o;
  wire [28:0] n13237_o;
  wire n13238_o;
  wire [28:0] n13239_o;
  wire n13240_o;
  wire n13258_o;
  wire n13264_o;
  wire [1:0] n13269_o;
  reg n13270_o;
  reg n13271_o;
  reg n13272_o;
  reg n13273_o;
  wire [3:0] n13278_o;
  wire n13279_o;
  wire n13281_o;
  wire n13284_o;
  wire n13286_o;
  wire [7:0] n13289_o;
  wire [7:0] n13290_o;
  wire [7:0] n13304_o;
  wire [7:0] n13305_o;
  wire [7:0] n13306_o;
  wire n13308_o;
  wire n13309_o;
  wire [1:0] n13310_o;
  wire n13311_o;
  wire [2:0] n13312_o;
  wire n13316_o;
  wire n13318_o;
  wire n13319_o;
  wire n13321_o;
  wire n13322_o;
  wire n13324_o;
  wire n13325_o;
  reg n13327_o;
  localparam [12:0] n13328_o = 13'b0000000000000;
  wire [3:0] n13329_o;
  wire [7:0] n13330_o;
  wire n13332_o;
  wire [12:0] n13333_o;
  wire [4:0] n13334_o;
  wire n13335_o;
  wire n13337_o;
  wire [12:0] n13338_o;
  wire [4:0] n13339_o;
  wire n13340_o;
  wire n13341_o;
  wire n13342_o;
  wire n13343_o;
  wire n13344_o;
  wire n13345_o;
  wire n13346_o;
  wire n13347_o;
  wire n13350_o;
  wire n13351_o;
  wire n13352_o;
  wire n13353_o;
  wire n13354_o;
  wire n13355_o;
  wire n13356_o;
  wire n13358_o;
  wire n13359_o;
  wire n13360_o;
  wire n13361_o;
  wire n13362_o;
  wire n13363_o;
  wire [12:0] n13364_o;
  localparam [51:0] n13365_o = 52'bX;
  wire [38:0] n13366_o;
  wire [3:0] n13367_o;
  wire n13368_o;
  wire [51:0] n13369_o;
  wire [12:0] n13370_o;
  wire [4:0] n13371_o;
  wire n13372_o;
  wire n13374_o;
  wire n13377_o;
  wire n13378_o;
  wire [7:0] n13381_o;
  wire [7:0] n13382_o;
  wire [7:0] n13396_o;
  wire [7:0] n13397_o;
  wire [7:0] n13398_o;
  wire n13400_o;
  wire n13401_o;
  wire [1:0] n13402_o;
  wire n13403_o;
  wire [2:0] n13404_o;
  wire n13408_o;
  wire n13410_o;
  wire n13411_o;
  wire n13413_o;
  wire n13414_o;
  wire n13416_o;
  wire n13417_o;
  reg n13419_o;
  localparam [12:0] n13420_o = 13'b0000000000000;
  wire [3:0] n13421_o;
  wire [7:0] n13422_o;
  wire n13424_o;
  wire [12:0] n13425_o;
  wire [4:0] n13426_o;
  wire n13427_o;
  wire n13429_o;
  wire [12:0] n13430_o;
  wire [4:0] n13431_o;
  wire n13432_o;
  wire n13433_o;
  wire n13434_o;
  wire n13435_o;
  wire n13436_o;
  wire n13437_o;
  wire n13438_o;
  wire n13439_o;
  wire n13442_o;
  wire n13443_o;
  wire n13444_o;
  wire n13445_o;
  wire n13446_o;
  wire n13447_o;
  wire n13448_o;
  wire n13450_o;
  wire n13451_o;
  wire n13452_o;
  wire n13453_o;
  wire n13454_o;
  wire n13455_o;
  wire [12:0] n13456_o;
  wire [25:0] n13457_o;
  wire [3:0] n13458_o;
  wire n13459_o;
  wire [51:0] n13460_o;
  wire [12:0] n13461_o;
  wire [4:0] n13462_o;
  wire n13463_o;
  wire n13465_o;
  wire n13468_o;
  wire n13469_o;
  wire [7:0] n13472_o;
  wire [7:0] n13473_o;
  wire [7:0] n13487_o;
  wire [7:0] n13488_o;
  wire [7:0] n13489_o;
  wire n13491_o;
  wire n13492_o;
  wire [1:0] n13493_o;
  wire n13494_o;
  wire [2:0] n13495_o;
  wire n13499_o;
  wire n13501_o;
  wire n13502_o;
  wire n13504_o;
  wire n13505_o;
  wire n13507_o;
  wire n13508_o;
  reg n13510_o;
  localparam [12:0] n13511_o = 13'b0000000000000;
  wire [3:0] n13512_o;
  wire [7:0] n13513_o;
  wire n13515_o;
  wire [12:0] n13516_o;
  wire [4:0] n13517_o;
  wire n13518_o;
  wire n13520_o;
  wire [12:0] n13521_o;
  wire [4:0] n13522_o;
  wire n13523_o;
  wire n13524_o;
  wire n13525_o;
  wire n13526_o;
  wire n13527_o;
  wire n13528_o;
  wire n13529_o;
  wire n13530_o;
  wire n13533_o;
  wire n13534_o;
  wire n13535_o;
  wire n13536_o;
  wire n13537_o;
  wire n13538_o;
  wire n13539_o;
  wire n13541_o;
  wire n13542_o;
  wire n13543_o;
  wire n13544_o;
  wire n13545_o;
  wire n13546_o;
  wire [12:0] n13547_o;
  wire [12:0] n13548_o;
  wire [3:0] n13549_o;
  wire n13550_o;
  wire [51:0] n13551_o;
  wire [12:0] n13552_o;
  wire [4:0] n13553_o;
  wire n13554_o;
  wire n13556_o;
  wire n13559_o;
  wire n13560_o;
  wire [7:0] n13563_o;
  wire [7:0] n13564_o;
  wire [7:0] n13578_o;
  wire [7:0] n13579_o;
  wire [7:0] n13580_o;
  wire n13582_o;
  wire n13583_o;
  wire [1:0] n13584_o;
  wire n13585_o;
  wire [2:0] n13586_o;
  wire n13590_o;
  wire n13592_o;
  wire n13593_o;
  wire n13595_o;
  wire n13596_o;
  wire n13598_o;
  wire n13599_o;
  reg n13601_o;
  localparam [12:0] n13602_o = 13'b0000000000000;
  wire [3:0] n13603_o;
  wire [7:0] n13604_o;
  wire n13606_o;
  wire [12:0] n13607_o;
  wire [4:0] n13608_o;
  wire n13609_o;
  wire n13611_o;
  wire [12:0] n13612_o;
  wire [4:0] n13613_o;
  wire n13614_o;
  wire n13615_o;
  wire n13616_o;
  wire n13617_o;
  wire n13618_o;
  wire n13619_o;
  wire n13620_o;
  wire n13621_o;
  wire n13624_o;
  wire n13625_o;
  wire n13626_o;
  wire n13627_o;
  wire n13628_o;
  wire n13629_o;
  wire n13630_o;
  wire n13632_o;
  wire n13633_o;
  wire n13634_o;
  wire n13635_o;
  wire n13636_o;
  wire n13637_o;
  wire [12:0] n13638_o;
  wire [51:0] n13645_o;
  wire [12:0] n13646_o;
  wire [7:0] n13647_o;
  wire [51:0] n13648_o;
  wire [12:0] n13649_o;
  wire [7:0] n13650_o;
  wire [15:0] n13651_o;
  wire [51:0] n13652_o;
  wire [12:0] n13653_o;
  wire [7:0] n13654_o;
  wire [23:0] n13655_o;
  wire [51:0] n13656_o;
  wire [12:0] n13657_o;
  wire [7:0] n13658_o;
  wire [31:0] n13659_o;
  wire n13663_o;
  wire [51:0] n13670_o;
  wire [12:0] n13671_o;
  wire [4:0] n13672_o;
  wire n13673_o;
  wire [51:0] n13675_o;
  wire [12:0] n13676_o;
  wire [4:0] n13677_o;
  wire n13678_o;
  wire [51:0] n13680_o;
  wire [12:0] n13681_o;
  wire [7:0] n13682_o;
  wire [7:0] n13683_o;
  wire [7:0] n13684_o;
  wire [51:0] n13687_o;
  wire [12:0] n13688_o;
  wire [4:0] n13689_o;
  wire n13690_o;
  wire [51:0] n13692_o;
  wire [12:0] n13693_o;
  wire [4:0] n13694_o;
  wire n13695_o;
  wire [51:0] n13697_o;
  wire [12:0] n13698_o;
  wire [7:0] n13699_o;
  wire [7:0] n13700_o;
  wire [7:0] n13701_o;
  wire [51:0] n13703_o;
  wire [12:0] n13704_o;
  wire [4:0] n13705_o;
  wire n13706_o;
  wire [51:0] n13708_o;
  wire [12:0] n13709_o;
  wire [4:0] n13710_o;
  wire n13711_o;
  wire [51:0] n13713_o;
  wire [12:0] n13714_o;
  wire [7:0] n13715_o;
  wire [7:0] n13716_o;
  wire [7:0] n13717_o;
  wire [51:0] n13719_o;
  wire [12:0] n13720_o;
  wire [4:0] n13721_o;
  wire n13722_o;
  wire [51:0] n13724_o;
  wire [12:0] n13725_o;
  wire [4:0] n13726_o;
  wire n13727_o;
  wire [51:0] n13729_o;
  wire [12:0] n13730_o;
  wire [7:0] n13731_o;
  wire [7:0] n13732_o;
  wire [7:0] n13733_o;
  wire [31:0] n13734_o;
  wire [51:0] n13741_o;
  wire [12:0] n13742_o;
  wire [4:0] n13743_o;
  wire n13744_o;
  wire [51:0] n13746_o;
  wire [12:0] n13747_o;
  wire [4:0] n13748_o;
  wire n13749_o;
  wire [51:0] n13751_o;
  wire [12:0] n13752_o;
  wire [7:0] n13753_o;
  wire [7:0] n13754_o;
  wire [7:0] n13755_o;
  wire [51:0] n13758_o;
  wire [12:0] n13759_o;
  wire [4:0] n13760_o;
  wire n13761_o;
  wire [51:0] n13763_o;
  wire [12:0] n13764_o;
  wire [4:0] n13765_o;
  wire n13766_o;
  wire [51:0] n13768_o;
  wire [12:0] n13769_o;
  wire [7:0] n13770_o;
  wire [7:0] n13771_o;
  wire [7:0] n13772_o;
  wire [51:0] n13774_o;
  wire [12:0] n13775_o;
  wire [4:0] n13776_o;
  wire n13777_o;
  wire [51:0] n13779_o;
  wire [12:0] n13780_o;
  wire [4:0] n13781_o;
  wire n13782_o;
  wire [51:0] n13784_o;
  wire [12:0] n13785_o;
  wire [7:0] n13786_o;
  wire [7:0] n13787_o;
  wire [7:0] n13788_o;
  wire [51:0] n13790_o;
  wire [12:0] n13791_o;
  wire [4:0] n13792_o;
  wire n13793_o;
  wire [51:0] n13795_o;
  wire [12:0] n13796_o;
  wire [4:0] n13797_o;
  wire n13798_o;
  wire [51:0] n13800_o;
  wire [12:0] n13801_o;
  wire [7:0] n13802_o;
  wire [7:0] n13803_o;
  wire [7:0] n13804_o;
  wire [31:0] n13805_o;
  wire [31:0] n13806_o;
  wire n13808_o;
  wire n13810_o;
  wire [51:0] n13817_o;
  wire [12:0] n13818_o;
  wire [4:0] n13819_o;
  wire n13820_o;
  wire [51:0] n13822_o;
  wire [12:0] n13823_o;
  wire [4:0] n13824_o;
  wire n13825_o;
  wire [51:0] n13827_o;
  wire [12:0] n13828_o;
  wire [7:0] n13829_o;
  wire [51:0] n13830_o;
  wire [12:0] n13831_o;
  wire [7:0] n13832_o;
  wire [15:0] n13833_o;
  wire [15:0] n13834_o;
  wire [15:0] n13835_o;
  wire [51:0] n13838_o;
  wire [12:0] n13839_o;
  wire [4:0] n13840_o;
  wire n13841_o;
  wire [51:0] n13843_o;
  wire [12:0] n13844_o;
  wire [4:0] n13845_o;
  wire n13846_o;
  wire [51:0] n13848_o;
  wire [12:0] n13849_o;
  wire [7:0] n13850_o;
  wire [51:0] n13851_o;
  wire [12:0] n13852_o;
  wire [7:0] n13853_o;
  wire [15:0] n13854_o;
  wire [15:0] n13855_o;
  wire [15:0] n13856_o;
  wire [31:0] n13857_o;
  wire [51:0] n13864_o;
  wire [12:0] n13865_o;
  wire [4:0] n13866_o;
  wire n13867_o;
  wire [51:0] n13869_o;
  wire [12:0] n13870_o;
  wire [4:0] n13871_o;
  wire n13872_o;
  wire [51:0] n13874_o;
  wire [12:0] n13875_o;
  wire [7:0] n13876_o;
  wire [51:0] n13877_o;
  wire [12:0] n13878_o;
  wire [7:0] n13879_o;
  wire [15:0] n13880_o;
  wire [15:0] n13881_o;
  wire [15:0] n13882_o;
  wire [51:0] n13885_o;
  wire [12:0] n13886_o;
  wire [4:0] n13887_o;
  wire n13888_o;
  wire [51:0] n13890_o;
  wire [12:0] n13891_o;
  wire [4:0] n13892_o;
  wire n13893_o;
  wire [51:0] n13895_o;
  wire [12:0] n13896_o;
  wire [7:0] n13897_o;
  wire [51:0] n13898_o;
  wire [12:0] n13899_o;
  wire [7:0] n13900_o;
  wire [15:0] n13901_o;
  wire [15:0] n13902_o;
  wire [15:0] n13903_o;
  wire [31:0] n13904_o;
  wire [31:0] n13905_o;
  wire n13907_o;
  wire n13909_o;
  wire [51:0] n13916_o;
  wire [12:0] n13917_o;
  wire [4:0] n13918_o;
  wire n13919_o;
  wire [51:0] n13920_o;
  wire [12:0] n13921_o;
  wire [4:0] n13922_o;
  wire n13923_o;
  wire [51:0] n13924_o;
  wire [12:0] n13925_o;
  wire [7:0] n13926_o;
  wire [51:0] n13927_o;
  wire [12:0] n13928_o;
  wire [7:0] n13929_o;
  wire [15:0] n13930_o;
  wire [51:0] n13931_o;
  wire [12:0] n13932_o;
  wire [7:0] n13933_o;
  wire [23:0] n13934_o;
  wire [51:0] n13935_o;
  wire [12:0] n13936_o;
  wire [7:0] n13937_o;
  wire [31:0] n13938_o;
  wire [31:0] n13940_o;
  wire [31:0] n13942_o;
  wire [51:0] n13950_o;
  wire [12:0] n13951_o;
  wire [4:0] n13952_o;
  wire n13953_o;
  wire [51:0] n13954_o;
  wire [12:0] n13955_o;
  wire [4:0] n13956_o;
  wire n13957_o;
  wire [51:0] n13958_o;
  wire [12:0] n13959_o;
  wire [7:0] n13960_o;
  wire [51:0] n13961_o;
  wire [12:0] n13962_o;
  wire [7:0] n13963_o;
  wire [15:0] n13964_o;
  wire [51:0] n13965_o;
  wire [12:0] n13966_o;
  wire [7:0] n13967_o;
  wire [23:0] n13968_o;
  wire [51:0] n13969_o;
  wire [12:0] n13970_o;
  wire [7:0] n13971_o;
  wire [31:0] n13972_o;
  wire [31:0] n13974_o;
  wire [31:0] n13976_o;
  wire [31:0] n13978_o;
  wire [1:0] n13979_o;
  reg [31:0] n13980_o;
  wire [31:0] n13981_o;
  wire [63:0] n13983_o;
  wire [31:0] n13984_o;
  wire [31:0] n13985_o;
  wire [28:0] n13986_o;
  wire [1:0] n13987_o;
  wire [28:0] n13988_o;
  wire n13989_o;
  wire [28:0] n13990_o;
  wire n13991_o;
  wire [28:0] n13992_o;
  wire [1:0] n13993_o;
  wire [28:0] n13994_o;
  wire n13995_o;
  wire n14031_o;
  wire n14033_o;
  wire n14034_o;
  wire n14035_o;
  wire n14036_o;
  wire n14037_o;
  wire n14039_o;
  wire n14040_o;
  wire n14041_o;
  wire n14042_o;
  wire n14043_o;
  wire n14045_o;
  wire n14046_o;
  wire n14047_o;
  wire n14048_o;
  wire n14049_o;
  wire [3:0] n14050_o;
  wire [1:0] n14051_o;
  wire n14052_o;
  reg n14053_o;
  wire n14054_o;
  reg n14055_o;
  wire n14056_o;
  reg n14057_o;
  wire n14058_o;
  reg n14059_o;
  wire n14061_o;
  wire [2:0] n14062_o;
  reg n14066_o;
  reg n14070_o;
  reg n14074_o;
  reg n14078_o;
  wire [7:0] n14083_o;
  wire [3:0] n14085_o;
  wire n14092_o;
  wire [3:0] n14093_o;
  wire [3:0] n14095_o;
  wire [3:0] n14096_o;
  wire [2:0] n14097_o;
  wire [7:0] n14098_o;
  wire [3:0] n14100_o;
  wire n14107_o;
  wire [3:0] n14108_o;
  wire [3:0] n14110_o;
  wire [3:0] n14111_o;
  wire [2:0] n14112_o;
  wire [7:0] n14113_o;
  wire [15:0] n14114_o;
  wire [3:0] n14116_o;
  wire n14123_o;
  wire [3:0] n14124_o;
  wire [3:0] n14126_o;
  wire [3:0] n14127_o;
  wire [2:0] n14128_o;
  wire [3:0] n14130_o;
  wire [7:0] n14131_o;
  wire [31:0] n14132_o;
  wire [3:0] n14134_o;
  wire n14141_o;
  wire [3:0] n14142_o;
  wire [3:0] n14144_o;
  wire [3:0] n14145_o;
  wire [2:0] n14146_o;
  wire [4:0] n14148_o;
  wire n14150_o;
  wire n14151_o;
  wire n14152_o;
  wire n14153_o;
  wire n14154_o;
  wire [7:0] n14155_o;
  wire [15:0] n14156_o;
  wire [7:0] n14157_o;
  wire [31:0] n14158_o;
  wire [31:0] n14159_o;
  wire n14161_o;
  wire [15:0] n14163_o;
  wire n14165_o;
  wire n14168_o;
  wire n14171_o;
  wire n14174_o;
  wire [15:0] n14175_o;
  wire [4:0] n14177_o;
  wire n14184_o;
  wire [4:0] n14185_o;
  wire [4:0] n14187_o;
  wire [4:0] n14188_o;
  wire [3:0] n14189_o;
  wire [15:0] n14190_o;
  wire [31:0] n14191_o;
  wire [4:0] n14193_o;
  wire n14200_o;
  wire [4:0] n14201_o;
  wire [4:0] n14203_o;
  wire [4:0] n14204_o;
  wire [3:0] n14205_o;
  wire [4:0] n14207_o;
  wire n14209_o;
  wire n14210_o;
  wire n14211_o;
  wire [15:0] n14212_o;
  wire [31:0] n14213_o;
  wire [31:0] n14214_o;
  wire n14216_o;
  wire n14219_o;
  wire n14222_o;
  wire [5:0] n14224_o;
  wire n14231_o;
  wire [5:0] n14232_o;
  wire [5:0] n14234_o;
  wire [5:0] n14235_o;
  wire [4:0] n14236_o;
  wire n14238_o;
  wire n14239_o;
  wire n14241_o;
  wire [1:0] n14243_o;
  reg [31:0] n14244_o;
  reg [4:0] n14246_o;
  reg n14248_o;
  reg [15:0] n14251_o;
  reg [3:0] n14254_o;
  reg n14257_o;
  reg [7:0] n14260_o;
  reg [2:0] n14263_o;
  reg n14266_o;
  reg [7:0] n14269_o;
  reg [2:0] n14272_o;
  reg n14275_o;
  wire n14285_o;
  wire [3:0] n14286_o;
  wire [7:0] n14288_o;
  wire [7:0] n14289_o;
  wire n14290_o;
  wire [5:0] n14291_o;
  localparam [3:0] n14292_o = 4'b0000;
  wire [1:0] n14293_o;
  wire [7:0] n14294_o;
  wire [7:0] n14295_o;
  wire n14296_o;
  wire [6:0] n14297_o;
  localparam [3:0] n14298_o = 4'b0000;
  wire n14299_o;
  wire [7:0] n14300_o;
  wire [7:0] n14301_o;
  wire n14311_o;
  wire [3:0] n14312_o;
  wire [7:0] n14314_o;
  wire [7:0] n14315_o;
  wire n14316_o;
  wire [5:0] n14317_o;
  localparam [3:0] n14318_o = 4'b0000;
  wire [1:0] n14319_o;
  wire [7:0] n14320_o;
  wire [7:0] n14321_o;
  wire n14322_o;
  wire [6:0] n14323_o;
  localparam [3:0] n14324_o = 4'b0000;
  wire n14325_o;
  wire [7:0] n14326_o;
  wire [7:0] n14327_o;
  wire n14337_o;
  wire [7:0] n14338_o;
  wire [15:0] n14340_o;
  wire [15:0] n14341_o;
  wire n14342_o;
  wire [11:0] n14343_o;
  localparam [7:0] n14344_o = 8'b00000000;
  wire [3:0] n14345_o;
  wire [15:0] n14346_o;
  wire [15:0] n14347_o;
  wire n14348_o;
  wire [13:0] n14349_o;
  localparam [7:0] n14350_o = 8'b00000000;
  wire [1:0] n14351_o;
  wire [15:0] n14352_o;
  wire [15:0] n14353_o;
  wire n14354_o;
  wire [14:0] n14355_o;
  localparam [7:0] n14356_o = 8'b00000000;
  wire n14357_o;
  wire [15:0] n14358_o;
  wire [15:0] n14359_o;
  wire n14369_o;
  wire [15:0] n14370_o;
  wire [31:0] n14372_o;
  wire [31:0] n14373_o;
  wire n14374_o;
  wire [23:0] n14375_o;
  localparam [15:0] n14376_o = 16'b0000000000000000;
  wire [7:0] n14377_o;
  wire [31:0] n14378_o;
  wire [31:0] n14379_o;
  wire n14380_o;
  wire [27:0] n14381_o;
  localparam [15:0] n14382_o = 16'b0000000000000000;
  wire [3:0] n14383_o;
  wire [31:0] n14384_o;
  wire [31:0] n14385_o;
  wire n14386_o;
  wire [29:0] n14387_o;
  localparam [15:0] n14388_o = 16'b0000000000000000;
  wire [1:0] n14389_o;
  wire [31:0] n14390_o;
  wire [31:0] n14391_o;
  wire n14392_o;
  wire [30:0] n14393_o;
  localparam [15:0] n14394_o = 16'b0000000000000000;
  wire n14395_o;
  wire [31:0] n14396_o;
  wire [31:0] n14397_o;
  wire [3:0] n14406_o;
  wire n14409_o;
  wire [3:0] n14410_o;
  wire [7:0] n14411_o;
  wire [7:0] n14412_o;
  wire n14413_o;
  wire [1:0] n14414_o;
  wire [5:0] n14415_o;
  wire [7:0] n14416_o;
  wire [7:0] n14417_o;
  wire n14418_o;
  wire n14419_o;
  wire [6:0] n14420_o;
  wire [7:0] n14421_o;
  wire [7:0] n14422_o;
  wire [3:0] n14431_o;
  wire n14434_o;
  wire [3:0] n14435_o;
  wire [7:0] n14436_o;
  wire [7:0] n14437_o;
  wire n14438_o;
  wire [1:0] n14439_o;
  wire [5:0] n14440_o;
  wire [7:0] n14441_o;
  wire [7:0] n14442_o;
  wire n14443_o;
  wire n14444_o;
  wire [6:0] n14445_o;
  wire [7:0] n14446_o;
  wire [7:0] n14447_o;
  wire [3:0] n14456_o;
  wire [3:0] n14457_o;
  wire [7:0] n14458_o;
  wire n14461_o;
  wire [7:0] n14462_o;
  wire [15:0] n14463_o;
  wire [15:0] n14464_o;
  wire n14465_o;
  wire [3:0] n14466_o;
  wire [11:0] n14467_o;
  wire [15:0] n14468_o;
  wire [15:0] n14469_o;
  wire n14470_o;
  wire [1:0] n14471_o;
  wire [13:0] n14472_o;
  wire [15:0] n14473_o;
  wire [15:0] n14474_o;
  wire n14475_o;
  wire n14476_o;
  wire [14:0] n14477_o;
  wire [15:0] n14478_o;
  wire [15:0] n14479_o;
  wire [3:0] n14488_o;
  wire [3:0] n14489_o;
  wire [3:0] n14490_o;
  wire [3:0] n14491_o;
  wire [15:0] n14492_o;
  wire n14495_o;
  wire [15:0] n14496_o;
  wire [31:0] n14497_o;
  wire [31:0] n14498_o;
  wire n14499_o;
  wire [7:0] n14500_o;
  wire [23:0] n14501_o;
  wire [31:0] n14502_o;
  wire [31:0] n14503_o;
  wire n14504_o;
  wire [3:0] n14505_o;
  wire [27:0] n14506_o;
  wire [31:0] n14507_o;
  wire [31:0] n14508_o;
  wire n14509_o;
  wire [1:0] n14510_o;
  wire [29:0] n14511_o;
  wire [31:0] n14512_o;
  wire [31:0] n14513_o;
  wire n14514_o;
  wire n14515_o;
  wire [30:0] n14516_o;
  wire [31:0] n14517_o;
  wire [31:0] n14518_o;
  wire [2:0] n14520_o;
  wire [2:0] n14523_o;
  wire [3:0] n14528_o;
  wire [3:0] n14531_o;
  wire [4:0] n14536_o;
  wire [4:0] n14539_o;
  wire [2:0] n14544_o;
  wire [2:0] n14547_o;
  wire [3:0] n14552_o;
  wire [3:0] n14555_o;
  wire [4:0] n14560_o;
  wire [4:0] n14563_o;
  wire n14569_o;
  wire [7:0] n14571_o;
  wire [7:0] n14572_o;
  wire n14578_o;
  wire n14580_o;
  wire n14582_o;
  wire n14583_o;
  wire n14584_o;
  wire n14585_o;
  wire n14586_o;
  wire n14587_o;
  wire n14588_o;
  wire n14589_o;
  wire n14590_o;
  wire n14591_o;
  wire n14592_o;
  wire n14593_o;
  wire n14594_o;
  wire n14595_o;
  wire [7:0] n14597_o;
  wire [7:0] n14598_o;
  wire n14604_o;
  wire n14606_o;
  wire n14608_o;
  wire n14609_o;
  wire n14610_o;
  wire n14611_o;
  wire n14612_o;
  wire n14613_o;
  wire n14614_o;
  wire n14615_o;
  wire n14616_o;
  wire n14617_o;
  wire n14618_o;
  wire n14619_o;
  wire n14620_o;
  wire n14621_o;
  wire [7:0] n14623_o;
  wire [7:0] n14624_o;
  wire n14630_o;
  wire n14632_o;
  wire n14634_o;
  wire n14635_o;
  wire n14636_o;
  wire n14637_o;
  wire n14638_o;
  wire n14639_o;
  wire n14640_o;
  wire n14641_o;
  wire n14642_o;
  wire n14643_o;
  wire n14644_o;
  wire n14645_o;
  wire n14646_o;
  wire n14647_o;
  wire [7:0] n14649_o;
  wire [7:0] n14650_o;
  wire n14656_o;
  wire n14658_o;
  wire n14660_o;
  wire n14661_o;
  wire n14662_o;
  wire n14663_o;
  wire n14664_o;
  wire n14665_o;
  wire n14666_o;
  wire n14667_o;
  wire n14668_o;
  wire n14669_o;
  wire n14670_o;
  wire n14671_o;
  wire n14672_o;
  wire n14673_o;
  wire n14675_o;
  wire n14676_o;
  wire n14677_o;
  wire [7:0] n14679_o;
  wire [7:0] n14680_o;
  wire n14686_o;
  wire n14688_o;
  wire n14690_o;
  wire n14691_o;
  wire n14692_o;
  wire n14693_o;
  wire n14694_o;
  wire n14695_o;
  wire n14696_o;
  wire n14697_o;
  wire n14698_o;
  wire n14699_o;
  wire n14700_o;
  wire n14701_o;
  wire n14702_o;
  wire n14703_o;
  wire [7:0] n14705_o;
  wire [7:0] n14706_o;
  wire [7:0] n14707_o;
  wire n14713_o;
  wire n14715_o;
  wire n14717_o;
  wire n14718_o;
  wire n14719_o;
  wire n14720_o;
  wire n14721_o;
  wire n14722_o;
  wire n14723_o;
  wire n14724_o;
  wire n14725_o;
  wire n14726_o;
  wire n14727_o;
  wire n14728_o;
  wire n14729_o;
  wire n14730_o;
  wire n14731_o;
  wire n14732_o;
  wire n14733_o;
  wire n14734_o;
  wire [7:0] n14736_o;
  wire [7:0] n14737_o;
  wire n14743_o;
  wire n14745_o;
  wire n14747_o;
  wire n14748_o;
  wire n14749_o;
  wire n14750_o;
  wire n14751_o;
  wire n14752_o;
  wire n14753_o;
  wire n14754_o;
  wire n14755_o;
  wire n14756_o;
  wire n14757_o;
  wire n14758_o;
  wire n14759_o;
  wire n14760_o;
  wire [7:0] n14762_o;
  wire [7:0] n14763_o;
  wire [7:0] n14764_o;
  wire n14770_o;
  wire n14772_o;
  wire n14774_o;
  wire n14775_o;
  wire n14776_o;
  wire n14777_o;
  wire n14778_o;
  wire n14779_o;
  wire n14780_o;
  wire n14781_o;
  wire n14782_o;
  wire n14783_o;
  wire n14784_o;
  wire n14785_o;
  wire n14786_o;
  wire n14787_o;
  wire n14788_o;
  wire n14789_o;
  wire n14790_o;
  wire n14791_o;
  wire [7:0] n14793_o;
  wire [7:0] n14794_o;
  wire n14800_o;
  wire n14802_o;
  wire n14804_o;
  wire n14805_o;
  wire n14806_o;
  wire n14807_o;
  wire n14808_o;
  wire n14809_o;
  wire n14810_o;
  wire n14811_o;
  wire n14812_o;
  wire n14813_o;
  wire n14814_o;
  wire n14815_o;
  wire n14816_o;
  wire n14817_o;
  wire [7:0] n14819_o;
  wire [7:0] n14820_o;
  wire [7:0] n14821_o;
  wire n14827_o;
  wire n14829_o;
  wire n14831_o;
  wire n14832_o;
  wire n14833_o;
  wire n14834_o;
  wire n14835_o;
  wire n14836_o;
  wire n14837_o;
  wire n14838_o;
  wire n14839_o;
  wire n14840_o;
  wire n14841_o;
  wire n14842_o;
  wire n14843_o;
  wire n14844_o;
  wire n14845_o;
  wire n14846_o;
  wire n14847_o;
  wire n14848_o;
  wire [7:0] n14850_o;
  wire [7:0] n14851_o;
  wire n14857_o;
  wire n14859_o;
  wire n14861_o;
  wire n14862_o;
  wire n14863_o;
  wire n14864_o;
  wire n14865_o;
  wire n14866_o;
  wire n14867_o;
  wire n14868_o;
  wire n14869_o;
  wire n14870_o;
  wire n14871_o;
  wire n14872_o;
  wire n14873_o;
  wire n14874_o;
  wire [7:0] n14876_o;
  wire [7:0] n14877_o;
  wire [7:0] n14878_o;
  wire n14884_o;
  wire n14886_o;
  wire n14888_o;
  wire n14889_o;
  wire n14890_o;
  wire n14891_o;
  wire n14892_o;
  wire n14893_o;
  wire n14894_o;
  wire n14895_o;
  wire n14896_o;
  wire n14897_o;
  wire n14898_o;
  wire n14899_o;
  wire n14900_o;
  wire n14901_o;
  wire n14902_o;
  wire n14903_o;
  wire [3:0] n14904_o;
  wire [3:0] n14906_o;
  wire [3:0] n14908_o;
  wire [3:0] n14909_o;
  wire [3:0] n14911_o;
  wire n14913_o;
  wire n14915_o;
  wire [15:0] n14917_o;
  wire [15:0] n14918_o;
  wire n14924_o;
  wire n14926_o;
  wire n14928_o;
  wire n14929_o;
  wire n14930_o;
  wire n14931_o;
  wire n14932_o;
  wire n14933_o;
  wire n14934_o;
  wire n14935_o;
  wire n14936_o;
  wire n14937_o;
  wire n14938_o;
  wire n14939_o;
  wire n14940_o;
  wire n14941_o;
  wire n14942_o;
  wire n14943_o;
  wire n14944_o;
  wire n14945_o;
  wire n14946_o;
  wire n14947_o;
  wire n14948_o;
  wire n14949_o;
  wire n14950_o;
  wire n14951_o;
  wire n14952_o;
  wire n14953_o;
  wire n14954_o;
  wire n14955_o;
  wire n14956_o;
  wire n14957_o;
  wire [15:0] n14959_o;
  wire [15:0] n14960_o;
  wire n14966_o;
  wire n14968_o;
  wire n14970_o;
  wire n14971_o;
  wire n14972_o;
  wire n14973_o;
  wire n14974_o;
  wire n14975_o;
  wire n14976_o;
  wire n14977_o;
  wire n14978_o;
  wire n14979_o;
  wire n14980_o;
  wire n14981_o;
  wire n14982_o;
  wire n14983_o;
  wire n14984_o;
  wire n14985_o;
  wire n14986_o;
  wire n14987_o;
  wire n14988_o;
  wire n14989_o;
  wire n14990_o;
  wire n14991_o;
  wire n14992_o;
  wire n14993_o;
  wire n14994_o;
  wire n14995_o;
  wire n14996_o;
  wire n14997_o;
  wire n14998_o;
  wire n14999_o;
  wire n15001_o;
  wire n15002_o;
  wire n15003_o;
  wire [15:0] n15005_o;
  wire [15:0] n15006_o;
  wire n15012_o;
  wire n15014_o;
  wire n15016_o;
  wire n15017_o;
  wire n15018_o;
  wire n15019_o;
  wire n15020_o;
  wire n15021_o;
  wire n15022_o;
  wire n15023_o;
  wire n15024_o;
  wire n15025_o;
  wire n15026_o;
  wire n15027_o;
  wire n15028_o;
  wire n15029_o;
  wire n15030_o;
  wire n15031_o;
  wire n15032_o;
  wire n15033_o;
  wire n15034_o;
  wire n15035_o;
  wire n15036_o;
  wire n15037_o;
  wire n15038_o;
  wire n15039_o;
  wire n15040_o;
  wire n15041_o;
  wire n15042_o;
  wire n15043_o;
  wire n15044_o;
  wire n15045_o;
  wire [15:0] n15047_o;
  wire [15:0] n15048_o;
  wire n15054_o;
  wire n15056_o;
  wire n15058_o;
  wire n15059_o;
  wire n15060_o;
  wire n15061_o;
  wire n15062_o;
  wire n15063_o;
  wire n15064_o;
  wire n15065_o;
  wire n15066_o;
  wire n15067_o;
  wire n15068_o;
  wire n15069_o;
  wire n15070_o;
  wire n15071_o;
  wire n15072_o;
  wire n15073_o;
  wire n15074_o;
  wire n15075_o;
  wire n15076_o;
  wire n15077_o;
  wire n15078_o;
  wire n15079_o;
  wire n15080_o;
  wire n15081_o;
  wire n15082_o;
  wire n15083_o;
  wire n15084_o;
  wire n15085_o;
  wire n15086_o;
  wire n15087_o;
  wire [15:0] n15089_o;
  wire [15:0] n15090_o;
  wire [15:0] n15091_o;
  wire n15097_o;
  wire n15099_o;
  wire n15101_o;
  wire n15102_o;
  wire n15103_o;
  wire n15104_o;
  wire n15105_o;
  wire n15106_o;
  wire n15107_o;
  wire n15108_o;
  wire n15109_o;
  wire n15110_o;
  wire n15111_o;
  wire n15112_o;
  wire n15113_o;
  wire n15114_o;
  wire n15115_o;
  wire n15116_o;
  wire n15117_o;
  wire n15118_o;
  wire n15119_o;
  wire n15120_o;
  wire n15121_o;
  wire n15122_o;
  wire n15123_o;
  wire n15124_o;
  wire n15125_o;
  wire n15126_o;
  wire n15127_o;
  wire n15128_o;
  wire n15129_o;
  wire n15130_o;
  wire n15131_o;
  wire [15:0] n15133_o;
  wire [15:0] n15134_o;
  wire [15:0] n15135_o;
  wire n15141_o;
  wire n15143_o;
  wire n15145_o;
  wire n15146_o;
  wire n15147_o;
  wire n15148_o;
  wire n15149_o;
  wire n15150_o;
  wire n15151_o;
  wire n15152_o;
  wire n15153_o;
  wire n15154_o;
  wire n15155_o;
  wire n15156_o;
  wire n15157_o;
  wire n15158_o;
  wire n15159_o;
  wire n15160_o;
  wire n15161_o;
  wire n15162_o;
  wire n15163_o;
  wire n15164_o;
  wire n15165_o;
  wire n15166_o;
  wire n15167_o;
  wire n15168_o;
  wire n15169_o;
  wire n15170_o;
  wire n15171_o;
  wire n15172_o;
  wire n15173_o;
  wire n15174_o;
  wire n15175_o;
  wire n15176_o;
  wire n15177_o;
  wire n15179_o;
  wire n15181_o;
  wire n15183_o;
  wire n15185_o;
  wire n15187_o;
  wire n15189_o;
  wire n15191_o;
  wire n15193_o;
  wire [31:0] n15195_o;
  wire n15201_o;
  wire n15203_o;
  wire n15205_o;
  wire n15206_o;
  wire n15207_o;
  wire n15208_o;
  wire n15209_o;
  wire n15210_o;
  wire n15211_o;
  wire n15212_o;
  wire n15213_o;
  wire n15214_o;
  wire n15215_o;
  wire n15216_o;
  wire n15217_o;
  wire n15218_o;
  wire n15219_o;
  wire n15220_o;
  wire n15221_o;
  wire n15222_o;
  wire n15223_o;
  wire n15224_o;
  wire n15225_o;
  wire n15226_o;
  wire n15227_o;
  wire n15228_o;
  wire n15229_o;
  wire n15230_o;
  wire n15231_o;
  wire n15232_o;
  wire n15233_o;
  wire n15234_o;
  wire n15235_o;
  wire n15236_o;
  wire n15237_o;
  wire n15238_o;
  wire n15239_o;
  wire n15240_o;
  wire n15241_o;
  wire n15242_o;
  wire n15243_o;
  wire n15244_o;
  wire n15245_o;
  wire n15246_o;
  wire n15247_o;
  wire n15248_o;
  wire n15249_o;
  wire n15250_o;
  wire n15251_o;
  wire n15252_o;
  wire n15253_o;
  wire n15254_o;
  wire n15255_o;
  wire n15256_o;
  wire n15257_o;
  wire n15258_o;
  wire n15259_o;
  wire n15260_o;
  wire n15261_o;
  wire n15262_o;
  wire n15263_o;
  wire n15264_o;
  wire n15265_o;
  wire n15266_o;
  wire n15268_o;
  wire n15269_o;
  wire n15270_o;
  wire [31:0] n15272_o;
  wire n15278_o;
  wire n15280_o;
  wire n15282_o;
  wire n15283_o;
  wire n15284_o;
  wire n15285_o;
  wire n15286_o;
  wire n15287_o;
  wire n15288_o;
  wire n15289_o;
  wire n15290_o;
  wire n15291_o;
  wire n15292_o;
  wire n15293_o;
  wire n15294_o;
  wire n15295_o;
  wire n15296_o;
  wire n15297_o;
  wire n15298_o;
  wire n15299_o;
  wire n15300_o;
  wire n15301_o;
  wire n15302_o;
  wire n15303_o;
  wire n15304_o;
  wire n15305_o;
  wire n15306_o;
  wire n15307_o;
  wire n15308_o;
  wire n15309_o;
  wire n15310_o;
  wire n15311_o;
  wire n15312_o;
  wire n15313_o;
  wire n15314_o;
  wire n15315_o;
  wire n15316_o;
  wire n15317_o;
  wire n15318_o;
  wire n15319_o;
  wire n15320_o;
  wire n15321_o;
  wire n15322_o;
  wire n15323_o;
  wire n15324_o;
  wire n15325_o;
  wire n15326_o;
  wire n15327_o;
  wire n15328_o;
  wire n15329_o;
  wire n15330_o;
  wire n15331_o;
  wire n15332_o;
  wire n15333_o;
  wire n15334_o;
  wire n15335_o;
  wire n15336_o;
  wire n15337_o;
  wire n15338_o;
  wire n15339_o;
  wire n15340_o;
  wire n15341_o;
  wire n15342_o;
  wire n15343_o;
  wire [31:0] n15345_o;
  wire [31:0] n15346_o;
  wire n15352_o;
  wire n15354_o;
  wire n15356_o;
  wire n15357_o;
  wire n15358_o;
  wire n15359_o;
  wire n15360_o;
  wire n15361_o;
  wire n15362_o;
  wire n15363_o;
  wire n15364_o;
  wire n15365_o;
  wire n15366_o;
  wire n15367_o;
  wire n15368_o;
  wire n15369_o;
  wire n15370_o;
  wire n15371_o;
  wire n15372_o;
  wire n15373_o;
  wire n15374_o;
  wire n15375_o;
  wire n15376_o;
  wire n15377_o;
  wire n15378_o;
  wire n15379_o;
  wire n15380_o;
  wire n15381_o;
  wire n15382_o;
  wire n15383_o;
  wire n15384_o;
  wire n15385_o;
  wire n15386_o;
  wire n15387_o;
  wire n15388_o;
  wire n15389_o;
  wire n15390_o;
  wire n15391_o;
  wire n15392_o;
  wire n15393_o;
  wire n15394_o;
  wire n15395_o;
  wire n15396_o;
  wire n15397_o;
  wire n15398_o;
  wire n15399_o;
  wire n15400_o;
  wire n15401_o;
  wire n15402_o;
  wire n15403_o;
  wire n15404_o;
  wire n15405_o;
  wire n15406_o;
  wire n15407_o;
  wire n15408_o;
  wire n15409_o;
  wire n15410_o;
  wire n15411_o;
  wire n15412_o;
  wire n15413_o;
  wire n15414_o;
  wire n15415_o;
  wire n15416_o;
  wire n15417_o;
  wire n15418_o;
  wire n15419_o;
  wire n15421_o;
  wire n15423_o;
  wire n15425_o;
  wire [1:0] n15426_o;
  wire n15427_o;
  reg n15429_o;
  wire n15430_o;
  reg n15432_o;
  wire n15433_o;
  reg n15435_o;
  wire n15436_o;
  reg n15437_o;
  wire n15438_o;
  reg n15440_o;
  wire n15441_o;
  reg n15443_o;
  wire n15444_o;
  reg n15446_o;
  wire n15447_o;
  reg n15448_o;
  wire [3:0] n15449_o;
  wire [3:0] n15451_o;
  wire [3:0] n15453_o;
  wire [3:0] n15455_o;
  wire [3:0] n15457_o;
  wire n15458_o;
  wire [7:0] n15459_o;
  wire [3:0] n15460_o;
  wire n15461_o;
  wire [7:0] n15462_o;
  wire [3:0] n15463_o;
  wire n15464_o;
  wire [7:0] n15465_o;
  wire [7:0] n15466_o;
  wire [7:0] n15467_o;
  wire [3:0] n15468_o;
  wire n15469_o;
  wire [7:0] n15470_o;
  wire [7:0] n15471_o;
  wire [7:0] n15472_o;
  wire n15474_o;
  wire [3:0] n15475_o;
  wire n15476_o;
  wire [15:0] n15477_o;
  wire [3:0] n15478_o;
  wire n15479_o;
  wire [15:0] n15480_o;
  wire [15:0] n15481_o;
  wire [15:0] n15482_o;
  wire n15484_o;
  wire [3:0] n15485_o;
  wire n15486_o;
  wire [31:0] n15487_o;
  wire [1:0] n15488_o;
  wire [7:0] n15489_o;
  wire [7:0] n15490_o;
  reg [7:0] n15491_o;
  wire [7:0] n15492_o;
  wire [7:0] n15493_o;
  reg [7:0] n15494_o;
  wire [7:0] n15495_o;
  wire [7:0] n15496_o;
  reg [7:0] n15497_o;
  wire [7:0] n15498_o;
  wire [7:0] n15499_o;
  reg [7:0] n15500_o;
  wire n15506_o;
  wire n15507_o;
  wire [7:0] n15509_o;
  wire n15511_o;
  wire n15512_o;
  wire n15513_o;
  wire n15514_o;
  wire [7:0] n15517_o;
  wire [7:0] n15518_o;
  wire n15519_o;
  wire n15520_o;
  wire n15521_o;
  wire [7:0] n15524_o;
  wire [7:0] n15525_o;
  wire [7:0] n15526_o;
  wire [7:0] n15527_o;
  wire n15529_o;
  wire n15530_o;
  wire [7:0] n15532_o;
  wire n15534_o;
  wire n15535_o;
  wire n15536_o;
  wire n15537_o;
  wire [7:0] n15540_o;
  wire [7:0] n15541_o;
  wire n15542_o;
  wire n15543_o;
  wire n15544_o;
  wire [7:0] n15547_o;
  wire [7:0] n15548_o;
  wire [7:0] n15549_o;
  wire [7:0] n15550_o;
  wire n15552_o;
  wire n15553_o;
  wire [7:0] n15555_o;
  wire n15557_o;
  wire n15558_o;
  wire n15559_o;
  wire n15560_o;
  wire [7:0] n15563_o;
  wire [7:0] n15564_o;
  wire n15565_o;
  wire n15566_o;
  wire n15567_o;
  wire [7:0] n15570_o;
  wire [7:0] n15571_o;
  wire [7:0] n15572_o;
  wire [7:0] n15573_o;
  wire n15575_o;
  wire n15576_o;
  wire [7:0] n15578_o;
  wire n15580_o;
  wire n15581_o;
  wire n15582_o;
  wire n15583_o;
  wire [7:0] n15586_o;
  wire [7:0] n15587_o;
  wire n15588_o;
  wire n15589_o;
  wire n15590_o;
  wire [7:0] n15593_o;
  wire [7:0] n15594_o;
  wire [7:0] n15595_o;
  wire [7:0] n15596_o;
  wire n15598_o;
  wire n15600_o;
  wire n15601_o;
  wire [15:0] n15603_o;
  wire [15:0] n15604_o;
  wire n15606_o;
  wire n15607_o;
  wire n15608_o;
  wire n15609_o;
  wire [15:0] n15612_o;
  wire [15:0] n15613_o;
  wire [15:0] n15614_o;
  wire n15615_o;
  wire n15616_o;
  wire n15617_o;
  wire [15:0] n15620_o;
  wire [15:0] n15621_o;
  wire [15:0] n15622_o;
  wire [15:0] n15623_o;
  wire [15:0] n15624_o;
  wire n15626_o;
  wire n15627_o;
  wire [15:0] n15629_o;
  wire [15:0] n15630_o;
  wire n15632_o;
  wire n15633_o;
  wire n15634_o;
  wire n15635_o;
  wire [15:0] n15638_o;
  wire [15:0] n15639_o;
  wire [15:0] n15640_o;
  wire n15641_o;
  wire n15642_o;
  wire n15643_o;
  wire [15:0] n15646_o;
  wire [15:0] n15647_o;
  wire [15:0] n15648_o;
  wire [15:0] n15649_o;
  wire [15:0] n15650_o;
  wire n15652_o;
  wire n15654_o;
  wire n15655_o;
  wire [31:0] n15657_o;
  wire [31:0] n15658_o;
  wire n15660_o;
  wire n15661_o;
  wire n15662_o;
  wire [31:0] n15665_o;
  wire n15666_o;
  wire n15667_o;
  wire n15668_o;
  wire [31:0] n15671_o;
  wire [31:0] n15672_o;
  wire [31:0] n15673_o;
  wire [31:0] n15674_o;
  wire [31:0] n15675_o;
  wire [1:0] n15676_o;
  wire [7:0] n15677_o;
  wire [7:0] n15678_o;
  reg [7:0] n15679_o;
  wire [7:0] n15680_o;
  wire [7:0] n15681_o;
  reg [7:0] n15682_o;
  wire [7:0] n15683_o;
  wire [7:0] n15684_o;
  reg [7:0] n15685_o;
  wire [7:0] n15686_o;
  wire [7:0] n15687_o;
  reg [7:0] n15688_o;
  wire [31:0] n15689_o;
  wire [31:0] n15690_o;
  wire [31:0] n15691_o;
  wire [28:0] n15692_o;
  wire [2:0] n15693_o;
  wire n15695_o;
  wire [28:0] n15696_o;
  wire [1:0] n15697_o;
  wire n15699_o;
  wire [28:0] n15700_o;
  wire n15701_o;
  wire n15703_o;
  wire [63:0] n15706_o;
  wire n15707_o;
  wire [63:0] n15708_o;
  wire n15709_o;
  wire [63:0] n15710_o;
  wire n15711_o;
  wire [63:0] n15712_o;
  wire n15713_o;
  wire [63:0] n15714_o;
  wire n15715_o;
  wire [63:0] n15716_o;
  wire n15717_o;
  wire [63:0] n15718_o;
  wire n15719_o;
  wire [63:0] n15720_o;
  wire n15721_o;
  wire [3:0] n15722_o;
  wire [3:0] n15723_o;
  wire [7:0] n15724_o;
  wire [7:0] n15725_o;
  wire [7:0] n15726_o;
  wire [7:0] n15727_o;
  wire [7:0] n15728_o;
  wire [7:0] n15729_o;
  wire [7:0] n15730_o;
  wire [7:0] n15731_o;
  wire [15:0] n15732_o;
  wire [15:0] n15733_o;
  wire [15:0] n15734_o;
  wire [15:0] n15735_o;
  wire [15:0] n15736_o;
  wire [15:0] n15737_o;
  wire [15:0] n15738_o;
  wire [63:0] n15739_o;
  wire n15740_o;
  wire [7:0] n15741_o;
  wire [7:0] n15742_o;
  wire [7:0] n15743_o;
  wire [7:0] n15744_o;
  wire [7:0] n15745_o;
  wire [7:0] n15746_o;
  wire [7:0] n15747_o;
  wire [15:0] n15748_o;
  wire [15:0] n15749_o;
  wire [15:0] n15750_o;
  wire [15:0] n15751_o;
  wire [15:0] n15752_o;
  wire [15:0] n15753_o;
  wire [15:0] n15754_o;
  wire [63:0] n15755_o;
  wire n15756_o;
  wire [7:0] n15757_o;
  wire [7:0] n15758_o;
  wire [7:0] n15759_o;
  wire [7:0] n15760_o;
  wire [7:0] n15761_o;
  wire [7:0] n15762_o;
  wire [7:0] n15763_o;
  wire [15:0] n15764_o;
  wire [15:0] n15765_o;
  wire [15:0] n15766_o;
  wire [15:0] n15767_o;
  wire [15:0] n15768_o;
  wire [15:0] n15769_o;
  wire [15:0] n15770_o;
  wire [63:0] n15771_o;
  wire n15772_o;
  wire [7:0] n15773_o;
  wire [7:0] n15774_o;
  wire [7:0] n15775_o;
  wire [7:0] n15776_o;
  wire [7:0] n15777_o;
  wire [7:0] n15778_o;
  wire [7:0] n15779_o;
  wire [15:0] n15780_o;
  wire [15:0] n15781_o;
  wire [15:0] n15782_o;
  wire [15:0] n15783_o;
  wire [15:0] n15784_o;
  wire [15:0] n15785_o;
  wire [15:0] n15786_o;
  wire [63:0] n15787_o;
  wire n15788_o;
  wire [7:0] n15789_o;
  wire [7:0] n15790_o;
  wire [7:0] n15791_o;
  wire [7:0] n15792_o;
  wire [7:0] n15793_o;
  wire [7:0] n15794_o;
  wire [7:0] n15795_o;
  wire [15:0] n15796_o;
  wire [15:0] n15797_o;
  wire [15:0] n15798_o;
  wire [15:0] n15799_o;
  wire [15:0] n15800_o;
  wire [15:0] n15801_o;
  wire [15:0] n15802_o;
  wire [63:0] n15803_o;
  wire n15804_o;
  wire [7:0] n15805_o;
  wire [7:0] n15806_o;
  wire [7:0] n15807_o;
  wire [7:0] n15808_o;
  wire [7:0] n15809_o;
  wire [7:0] n15810_o;
  wire [7:0] n15811_o;
  wire [15:0] n15812_o;
  wire [15:0] n15813_o;
  wire [15:0] n15814_o;
  wire [15:0] n15815_o;
  wire [15:0] n15816_o;
  wire [15:0] n15817_o;
  wire [15:0] n15818_o;
  wire [63:0] n15819_o;
  wire n15820_o;
  wire [7:0] n15821_o;
  wire [7:0] n15822_o;
  wire [7:0] n15823_o;
  wire [7:0] n15824_o;
  wire [7:0] n15825_o;
  wire [7:0] n15826_o;
  wire [7:0] n15827_o;
  wire [15:0] n15828_o;
  wire [15:0] n15829_o;
  wire [15:0] n15830_o;
  wire [15:0] n15831_o;
  wire [15:0] n15832_o;
  wire [15:0] n15833_o;
  wire [15:0] n15834_o;
  wire [63:0] n15835_o;
  wire n15836_o;
  wire [7:0] n15837_o;
  wire [7:0] n15838_o;
  wire [7:0] n15839_o;
  wire [7:0] n15840_o;
  wire [7:0] n15841_o;
  wire [7:0] n15842_o;
  wire [7:0] n15843_o;
  wire [15:0] n15844_o;
  wire [15:0] n15845_o;
  wire [15:0] n15846_o;
  wire [15:0] n15847_o;
  wire [15:0] n15848_o;
  wire [15:0] n15849_o;
  wire [15:0] n15850_o;
  wire [63:0] n15851_o;
  wire n15852_o;
  wire [3:0] n15853_o;
  wire [3:0] n15854_o;
  wire [7:0] n15855_o;
  wire [7:0] n15856_o;
  wire [7:0] n15857_o;
  wire [28:0] n15858_o;
  wire n15859_o;
  wire n15861_o;
  wire [63:0] n15863_o;
  wire n15864_o;
  wire [63:0] n15865_o;
  wire n15866_o;
  wire [63:0] n15867_o;
  wire n15868_o;
  wire [63:0] n15869_o;
  wire n15870_o;
  wire [63:0] n15871_o;
  wire n15872_o;
  wire [63:0] n15873_o;
  wire n15874_o;
  wire [63:0] n15875_o;
  wire n15876_o;
  wire [63:0] n15877_o;
  wire n15878_o;
  wire [63:0] n15879_o;
  wire n15880_o;
  wire [63:0] n15881_o;
  wire n15882_o;
  wire [63:0] n15883_o;
  wire n15884_o;
  wire [63:0] n15885_o;
  wire n15886_o;
  wire [63:0] n15887_o;
  wire n15888_o;
  wire [63:0] n15889_o;
  wire n15890_o;
  wire [63:0] n15891_o;
  wire n15892_o;
  wire [63:0] n15893_o;
  wire n15894_o;
  wire [3:0] n15895_o;
  wire [3:0] n15896_o;
  wire [3:0] n15897_o;
  wire [3:0] n15898_o;
  wire [15:0] n15899_o;
  wire [15:0] n15900_o;
  wire [7:0] n15901_o;
  wire [7:0] n15902_o;
  wire [7:0] n15903_o;
  wire [7:0] n15904_o;
  wire [7:0] n15905_o;
  wire [7:0] n15906_o;
  wire [7:0] n15907_o;
  wire [7:0] n15908_o;
  wire [7:0] n15909_o;
  wire [7:0] n15910_o;
  wire [7:0] n15911_o;
  wire [7:0] n15912_o;
  wire [7:0] n15913_o;
  wire [7:0] n15914_o;
  wire [7:0] n15915_o;
  wire [7:0] n15916_o;
  wire [7:0] n15917_o;
  wire [7:0] n15918_o;
  wire [7:0] n15919_o;
  wire [23:0] n15920_o;
  wire [23:0] n15921_o;
  wire [23:0] n15922_o;
  wire [23:0] n15923_o;
  wire [23:0] n15924_o;
  wire [23:0] n15925_o;
  wire [23:0] n15926_o;
  wire [23:0] n15927_o;
  wire [23:0] n15928_o;
  wire [7:0] n15929_o;
  wire [7:0] n15930_o;
  wire [7:0] n15931_o;
  wire [7:0] n15932_o;
  wire [7:0] n15933_o;
  wire [7:0] n15934_o;
  wire [7:0] n15935_o;
  wire [28:0] n15936_o;
  wire [2:0] n15937_o;
  wire [28:0] n15938_o;
  wire [1:0] n15939_o;
  wire n15941_o;
  wire [28:0] n15942_o;
  wire n15943_o;
  wire n15945_o;
  wire [63:0] n15948_o;
  wire n15949_o;
  wire [63:0] n15950_o;
  wire n15951_o;
  wire [63:0] n15952_o;
  wire n15953_o;
  wire [63:0] n15954_o;
  wire n15955_o;
  wire [63:0] n15956_o;
  wire n15957_o;
  wire [63:0] n15958_o;
  wire n15959_o;
  wire [63:0] n15960_o;
  wire n15961_o;
  wire [63:0] n15962_o;
  wire n15963_o;
  wire [3:0] n15964_o;
  wire [3:0] n15965_o;
  wire [7:0] n15966_o;
  wire [7:0] n15967_o;
  wire [7:0] n15968_o;
  wire [7:0] n15969_o;
  wire [7:0] n15970_o;
  wire [7:0] n15971_o;
  wire [7:0] n15972_o;
  wire [7:0] n15973_o;
  wire [7:0] n15974_o;
  wire [7:0] n15975_o;
  wire [7:0] n15976_o;
  wire [7:0] n15977_o;
  wire [7:0] n15978_o;
  wire [7:0] n15979_o;
  wire [15:0] n15980_o;
  wire [15:0] n15981_o;
  wire [15:0] n15982_o;
  wire [15:0] n15983_o;
  wire [15:0] n15984_o;
  wire [15:0] n15985_o;
  wire [15:0] n15986_o;
  wire [15:0] n15987_o;
  wire [15:0] n15988_o;
  wire [15:0] n15989_o;
  wire [15:0] n15990_o;
  wire [15:0] n15991_o;
  wire [15:0] n15992_o;
  wire [63:0] n15993_o;
  wire n15994_o;
  wire [7:0] n15995_o;
  wire [7:0] n15996_o;
  wire [7:0] n15997_o;
  wire [7:0] n15998_o;
  wire [7:0] n15999_o;
  wire [7:0] n16000_o;
  wire [7:0] n16001_o;
  wire [7:0] n16002_o;
  wire [7:0] n16003_o;
  wire [7:0] n16004_o;
  wire [7:0] n16005_o;
  wire [7:0] n16006_o;
  wire [7:0] n16007_o;
  wire [15:0] n16008_o;
  wire [15:0] n16009_o;
  wire [15:0] n16010_o;
  wire [15:0] n16011_o;
  wire [15:0] n16012_o;
  wire [15:0] n16013_o;
  wire [15:0] n16014_o;
  wire [15:0] n16015_o;
  wire [15:0] n16016_o;
  wire [15:0] n16017_o;
  wire [15:0] n16018_o;
  wire [15:0] n16019_o;
  wire [15:0] n16020_o;
  wire [63:0] n16021_o;
  wire n16022_o;
  wire [7:0] n16023_o;
  wire [7:0] n16024_o;
  wire [7:0] n16025_o;
  wire [7:0] n16026_o;
  wire [7:0] n16027_o;
  wire [7:0] n16028_o;
  wire [7:0] n16029_o;
  wire [7:0] n16030_o;
  wire [7:0] n16031_o;
  wire [7:0] n16032_o;
  wire [7:0] n16033_o;
  wire [7:0] n16034_o;
  wire [7:0] n16035_o;
  wire [15:0] n16036_o;
  wire [15:0] n16037_o;
  wire [15:0] n16038_o;
  wire [15:0] n16039_o;
  wire [15:0] n16040_o;
  wire [15:0] n16041_o;
  wire [15:0] n16042_o;
  wire [15:0] n16043_o;
  wire [15:0] n16044_o;
  wire [15:0] n16045_o;
  wire [15:0] n16046_o;
  wire [15:0] n16047_o;
  wire [15:0] n16048_o;
  wire [63:0] n16049_o;
  wire n16050_o;
  wire [7:0] n16051_o;
  wire [7:0] n16052_o;
  wire [7:0] n16053_o;
  wire [7:0] n16054_o;
  wire [7:0] n16055_o;
  wire [7:0] n16056_o;
  wire [7:0] n16057_o;
  wire [7:0] n16058_o;
  wire [7:0] n16059_o;
  wire [7:0] n16060_o;
  wire [7:0] n16061_o;
  wire [7:0] n16062_o;
  wire [7:0] n16063_o;
  wire [15:0] n16064_o;
  wire [15:0] n16065_o;
  wire [15:0] n16066_o;
  wire [15:0] n16067_o;
  wire [15:0] n16068_o;
  wire [15:0] n16069_o;
  wire [15:0] n16070_o;
  wire [15:0] n16071_o;
  wire [15:0] n16072_o;
  wire [15:0] n16073_o;
  wire [15:0] n16074_o;
  wire [15:0] n16075_o;
  wire [15:0] n16076_o;
  wire [63:0] n16077_o;
  wire n16078_o;
  wire [7:0] n16079_o;
  wire [7:0] n16080_o;
  wire [7:0] n16081_o;
  wire [7:0] n16082_o;
  wire [7:0] n16083_o;
  wire [7:0] n16084_o;
  wire [7:0] n16085_o;
  wire [7:0] n16086_o;
  wire [7:0] n16087_o;
  wire [7:0] n16088_o;
  wire [7:0] n16089_o;
  wire [7:0] n16090_o;
  wire [7:0] n16091_o;
  wire [15:0] n16092_o;
  wire [15:0] n16093_o;
  wire [15:0] n16094_o;
  wire [15:0] n16095_o;
  wire [15:0] n16096_o;
  wire [15:0] n16097_o;
  wire [15:0] n16098_o;
  wire [15:0] n16099_o;
  wire [15:0] n16100_o;
  wire [15:0] n16101_o;
  wire [15:0] n16102_o;
  wire [15:0] n16103_o;
  wire [15:0] n16104_o;
  wire [63:0] n16105_o;
  wire n16106_o;
  wire [7:0] n16107_o;
  wire [7:0] n16108_o;
  wire [7:0] n16109_o;
  wire [7:0] n16110_o;
  wire [7:0] n16111_o;
  wire [7:0] n16112_o;
  wire [7:0] n16113_o;
  wire [7:0] n16114_o;
  wire [7:0] n16115_o;
  wire [7:0] n16116_o;
  wire [7:0] n16117_o;
  wire [7:0] n16118_o;
  wire [7:0] n16119_o;
  wire [15:0] n16120_o;
  wire [15:0] n16121_o;
  wire [15:0] n16122_o;
  wire [15:0] n16123_o;
  wire [15:0] n16124_o;
  wire [15:0] n16125_o;
  wire [15:0] n16126_o;
  wire [15:0] n16127_o;
  wire [15:0] n16128_o;
  wire [15:0] n16129_o;
  wire [15:0] n16130_o;
  wire [15:0] n16131_o;
  wire [15:0] n16132_o;
  wire [63:0] n16133_o;
  wire n16134_o;
  wire [7:0] n16135_o;
  wire [7:0] n16136_o;
  wire [7:0] n16137_o;
  wire [7:0] n16138_o;
  wire [7:0] n16139_o;
  wire [7:0] n16140_o;
  wire [7:0] n16141_o;
  wire [7:0] n16142_o;
  wire [7:0] n16143_o;
  wire [7:0] n16144_o;
  wire [7:0] n16145_o;
  wire [7:0] n16146_o;
  wire [7:0] n16147_o;
  wire [15:0] n16148_o;
  wire [15:0] n16149_o;
  wire [15:0] n16150_o;
  wire [15:0] n16151_o;
  wire [15:0] n16152_o;
  wire [15:0] n16153_o;
  wire [15:0] n16154_o;
  wire [15:0] n16155_o;
  wire [15:0] n16156_o;
  wire [15:0] n16157_o;
  wire [15:0] n16158_o;
  wire [15:0] n16159_o;
  wire [15:0] n16160_o;
  wire [63:0] n16161_o;
  wire n16162_o;
  wire [7:0] n16163_o;
  wire [7:0] n16164_o;
  wire [7:0] n16165_o;
  wire [7:0] n16166_o;
  wire [7:0] n16167_o;
  wire [7:0] n16168_o;
  wire [7:0] n16169_o;
  wire [7:0] n16170_o;
  wire [7:0] n16171_o;
  wire [7:0] n16172_o;
  wire [7:0] n16173_o;
  wire [7:0] n16174_o;
  wire [7:0] n16175_o;
  wire [15:0] n16176_o;
  wire [15:0] n16177_o;
  wire [15:0] n16178_o;
  wire [15:0] n16179_o;
  wire [15:0] n16180_o;
  wire [15:0] n16181_o;
  wire [15:0] n16182_o;
  wire [15:0] n16183_o;
  wire [15:0] n16184_o;
  wire [15:0] n16185_o;
  wire [15:0] n16186_o;
  wire [15:0] n16187_o;
  wire [15:0] n16188_o;
  wire [63:0] n16189_o;
  wire n16190_o;
  wire [3:0] n16191_o;
  wire [3:0] n16192_o;
  wire [7:0] n16193_o;
  wire [7:0] n16194_o;
  wire [7:0] n16195_o;
  wire [28:0] n16196_o;
  wire n16197_o;
  wire n16199_o;
  wire [63:0] n16201_o;
  wire n16202_o;
  wire [63:0] n16203_o;
  wire n16204_o;
  wire [63:0] n16205_o;
  wire n16206_o;
  wire [63:0] n16207_o;
  wire n16208_o;
  wire [63:0] n16209_o;
  wire n16210_o;
  wire [63:0] n16211_o;
  wire n16212_o;
  wire [63:0] n16213_o;
  wire n16214_o;
  wire [63:0] n16215_o;
  wire n16216_o;
  wire [63:0] n16217_o;
  wire n16218_o;
  wire [63:0] n16219_o;
  wire n16220_o;
  wire [63:0] n16221_o;
  wire n16222_o;
  wire [63:0] n16223_o;
  wire n16224_o;
  wire [63:0] n16225_o;
  wire n16226_o;
  wire [63:0] n16227_o;
  wire n16228_o;
  wire [63:0] n16229_o;
  wire n16230_o;
  wire [63:0] n16231_o;
  wire n16232_o;
  wire [3:0] n16233_o;
  wire [3:0] n16234_o;
  wire [3:0] n16235_o;
  wire [3:0] n16236_o;
  wire [15:0] n16237_o;
  wire [15:0] n16238_o;
  wire [7:0] n16239_o;
  wire [7:0] n16240_o;
  wire [7:0] n16241_o;
  wire [7:0] n16242_o;
  wire [7:0] n16243_o;
  wire [7:0] n16244_o;
  wire [7:0] n16245_o;
  wire [7:0] n16246_o;
  wire [7:0] n16247_o;
  wire [7:0] n16248_o;
  wire [7:0] n16249_o;
  wire [7:0] n16250_o;
  wire [7:0] n16251_o;
  wire [7:0] n16252_o;
  wire [7:0] n16253_o;
  wire [7:0] n16254_o;
  wire [7:0] n16255_o;
  wire [7:0] n16256_o;
  wire [7:0] n16257_o;
  wire [7:0] n16258_o;
  wire [7:0] n16259_o;
  wire [7:0] n16260_o;
  wire [7:0] n16261_o;
  wire [7:0] n16262_o;
  wire [7:0] n16263_o;
  wire [7:0] n16264_o;
  wire [7:0] n16265_o;
  wire [7:0] n16266_o;
  wire [7:0] n16267_o;
  wire [7:0] n16268_o;
  wire [7:0] n16269_o;
  wire n16271_o;
  wire n16273_o;
  wire n16274_o;
  wire [7:0] n16275_o;
  wire [7:0] n16276_o;
  wire [7:0] n16277_o;
  wire [7:0] n16278_o;
  wire [7:0] n16279_o;
  wire [7:0] n16280_o;
  wire [7:0] n16281_o;
  wire [7:0] n16282_o;
  wire [7:0] n16283_o;
  wire [7:0] n16284_o;
  wire [7:0] n16285_o;
  wire [7:0] n16286_o;
  wire [7:0] n16287_o;
  reg [7:0] n16288_o;
  wire [7:0] n16289_o;
  wire [7:0] n16290_o;
  wire [7:0] n16291_o;
  wire [7:0] n16292_o;
  wire [7:0] n16293_o;
  wire [7:0] n16294_o;
  wire [7:0] n16295_o;
  wire [7:0] n16296_o;
  wire [7:0] n16297_o;
  wire [7:0] n16298_o;
  wire [7:0] n16299_o;
  wire [7:0] n16300_o;
  wire [7:0] n16301_o;
  reg [7:0] n16302_o;
  wire [7:0] n16303_o;
  wire [7:0] n16304_o;
  wire [7:0] n16305_o;
  wire [7:0] n16306_o;
  wire [7:0] n16307_o;
  wire [7:0] n16308_o;
  wire [7:0] n16309_o;
  wire [7:0] n16310_o;
  wire [7:0] n16311_o;
  wire [7:0] n16312_o;
  wire [7:0] n16313_o;
  wire [7:0] n16314_o;
  wire [7:0] n16315_o;
  reg [7:0] n16316_o;
  wire [7:0] n16330_o;
  wire [7:0] n16331_o;
  wire [7:0] n16332_o;
  wire [7:0] n16333_o;
  wire [7:0] n16334_o;
  wire [7:0] n16335_o;
  wire [7:0] n16336_o;
  wire [7:0] n16337_o;
  wire [7:0] n16338_o;
  wire [7:0] n16339_o;
  wire [7:0] n16340_o;
  wire [7:0] n16341_o;
  wire [7:0] n16342_o;
  wire [63:0] n16357_o;
  wire [31:0] n16358_o;
  wire [63:0] n16359_o;
  wire [31:0] n16360_o;
  wire [28:0] n16361_o;
  wire n16362_o;
  wire [28:0] n16363_o;
  wire [1:0] n16364_o;
  wire [28:0] n16365_o;
  wire n16366_o;
  wire [28:0] n16367_o;
  wire n16368_o;
  wire n16386_o;
  wire n16392_o;
  wire [1:0] n16397_o;
  reg n16398_o;
  reg n16399_o;
  reg n16400_o;
  reg n16401_o;
  wire [3:0] n16406_o;
  wire n16407_o;
  wire n16409_o;
  wire n16412_o;
  wire n16414_o;
  wire [7:0] n16417_o;
  wire [7:0] n16418_o;
  wire [7:0] n16432_o;
  wire [7:0] n16433_o;
  wire [7:0] n16434_o;
  wire n16436_o;
  wire n16437_o;
  wire [1:0] n16438_o;
  wire n16439_o;
  wire [2:0] n16440_o;
  wire n16444_o;
  wire n16446_o;
  wire n16447_o;
  wire n16449_o;
  wire n16450_o;
  wire n16452_o;
  wire n16453_o;
  reg n16455_o;
  localparam [12:0] n16456_o = 13'b0000000000000;
  wire [3:0] n16457_o;
  wire [7:0] n16458_o;
  wire n16460_o;
  wire [12:0] n16461_o;
  wire [4:0] n16462_o;
  wire n16463_o;
  wire n16465_o;
  wire [12:0] n16466_o;
  wire [4:0] n16467_o;
  wire n16468_o;
  wire n16469_o;
  wire n16470_o;
  wire n16471_o;
  wire n16472_o;
  wire n16473_o;
  wire n16474_o;
  wire n16475_o;
  wire n16478_o;
  wire n16479_o;
  wire n16480_o;
  wire n16481_o;
  wire n16482_o;
  wire n16483_o;
  wire n16484_o;
  wire n16486_o;
  wire n16487_o;
  wire n16488_o;
  wire n16489_o;
  wire n16490_o;
  wire n16491_o;
  wire [12:0] n16492_o;
  localparam [51:0] n16493_o = 52'bX;
  wire [38:0] n16494_o;
  wire [3:0] n16495_o;
  wire n16496_o;
  wire [51:0] n16497_o;
  wire [12:0] n16498_o;
  wire [4:0] n16499_o;
  wire n16500_o;
  wire n16502_o;
  wire n16505_o;
  wire n16506_o;
  wire [7:0] n16509_o;
  wire [7:0] n16510_o;
  wire [7:0] n16524_o;
  wire [7:0] n16525_o;
  wire [7:0] n16526_o;
  wire n16528_o;
  wire n16529_o;
  wire [1:0] n16530_o;
  wire n16531_o;
  wire [2:0] n16532_o;
  wire n16536_o;
  wire n16538_o;
  wire n16539_o;
  wire n16541_o;
  wire n16542_o;
  wire n16544_o;
  wire n16545_o;
  reg n16547_o;
  localparam [12:0] n16548_o = 13'b0000000000000;
  wire [3:0] n16549_o;
  wire [7:0] n16550_o;
  wire n16552_o;
  wire [12:0] n16553_o;
  wire [4:0] n16554_o;
  wire n16555_o;
  wire n16557_o;
  wire [12:0] n16558_o;
  wire [4:0] n16559_o;
  wire n16560_o;
  wire n16561_o;
  wire n16562_o;
  wire n16563_o;
  wire n16564_o;
  wire n16565_o;
  wire n16566_o;
  wire n16567_o;
  wire n16570_o;
  wire n16571_o;
  wire n16572_o;
  wire n16573_o;
  wire n16574_o;
  wire n16575_o;
  wire n16576_o;
  wire n16578_o;
  wire n16579_o;
  wire n16580_o;
  wire n16581_o;
  wire n16582_o;
  wire n16583_o;
  wire [12:0] n16584_o;
  wire [25:0] n16585_o;
  wire [3:0] n16586_o;
  wire n16587_o;
  wire [51:0] n16588_o;
  wire [12:0] n16589_o;
  wire [4:0] n16590_o;
  wire n16591_o;
  wire n16593_o;
  wire n16596_o;
  wire n16597_o;
  wire [7:0] n16600_o;
  wire [7:0] n16601_o;
  wire [7:0] n16615_o;
  wire [7:0] n16616_o;
  wire [7:0] n16617_o;
  wire n16619_o;
  wire n16620_o;
  wire [1:0] n16621_o;
  wire n16622_o;
  wire [2:0] n16623_o;
  wire n16627_o;
  wire n16629_o;
  wire n16630_o;
  wire n16632_o;
  wire n16633_o;
  wire n16635_o;
  wire n16636_o;
  reg n16638_o;
  localparam [12:0] n16639_o = 13'b0000000000000;
  wire [3:0] n16640_o;
  wire [7:0] n16641_o;
  wire n16643_o;
  wire [12:0] n16644_o;
  wire [4:0] n16645_o;
  wire n16646_o;
  wire n16648_o;
  wire [12:0] n16649_o;
  wire [4:0] n16650_o;
  wire n16651_o;
  wire n16652_o;
  wire n16653_o;
  wire n16654_o;
  wire n16655_o;
  wire n16656_o;
  wire n16657_o;
  wire n16658_o;
  wire n16661_o;
  wire n16662_o;
  wire n16663_o;
  wire n16664_o;
  wire n16665_o;
  wire n16666_o;
  wire n16667_o;
  wire n16669_o;
  wire n16670_o;
  wire n16671_o;
  wire n16672_o;
  wire n16673_o;
  wire n16674_o;
  wire [12:0] n16675_o;
  wire [12:0] n16676_o;
  wire [3:0] n16677_o;
  wire n16678_o;
  wire [51:0] n16679_o;
  wire [12:0] n16680_o;
  wire [4:0] n16681_o;
  wire n16682_o;
  wire n16684_o;
  wire n16687_o;
  wire n16688_o;
  wire [7:0] n16691_o;
  wire [7:0] n16692_o;
  wire [7:0] n16706_o;
  wire [7:0] n16707_o;
  wire [7:0] n16708_o;
  wire n16710_o;
  wire n16711_o;
  wire [1:0] n16712_o;
  wire n16713_o;
  wire [2:0] n16714_o;
  wire n16718_o;
  wire n16720_o;
  wire n16721_o;
  wire n16723_o;
  wire n16724_o;
  wire n16726_o;
  wire n16727_o;
  reg n16729_o;
  localparam [12:0] n16730_o = 13'b0000000000000;
  wire [3:0] n16731_o;
  wire [7:0] n16732_o;
  wire n16734_o;
  wire [12:0] n16735_o;
  wire [4:0] n16736_o;
  wire n16737_o;
  wire n16739_o;
  wire [12:0] n16740_o;
  wire [4:0] n16741_o;
  wire n16742_o;
  wire n16743_o;
  wire n16744_o;
  wire n16745_o;
  wire n16746_o;
  wire n16747_o;
  wire n16748_o;
  wire n16749_o;
  wire n16752_o;
  wire n16753_o;
  wire n16754_o;
  wire n16755_o;
  wire n16756_o;
  wire n16757_o;
  wire n16758_o;
  wire n16760_o;
  wire n16761_o;
  wire n16762_o;
  wire n16763_o;
  wire n16764_o;
  wire n16765_o;
  wire [12:0] n16766_o;
  wire [51:0] n16773_o;
  wire [12:0] n16774_o;
  wire [7:0] n16775_o;
  wire [51:0] n16776_o;
  wire [12:0] n16777_o;
  wire [7:0] n16778_o;
  wire [15:0] n16779_o;
  wire [51:0] n16780_o;
  wire [12:0] n16781_o;
  wire [7:0] n16782_o;
  wire [23:0] n16783_o;
  wire [51:0] n16784_o;
  wire [12:0] n16785_o;
  wire [7:0] n16786_o;
  wire [31:0] n16787_o;
  wire n16791_o;
  wire [51:0] n16798_o;
  wire [12:0] n16799_o;
  wire [4:0] n16800_o;
  wire n16801_o;
  wire [51:0] n16803_o;
  wire [12:0] n16804_o;
  wire [4:0] n16805_o;
  wire n16806_o;
  wire [51:0] n16808_o;
  wire [12:0] n16809_o;
  wire [7:0] n16810_o;
  wire [7:0] n16811_o;
  wire [7:0] n16812_o;
  wire [51:0] n16815_o;
  wire [12:0] n16816_o;
  wire [4:0] n16817_o;
  wire n16818_o;
  wire [51:0] n16820_o;
  wire [12:0] n16821_o;
  wire [4:0] n16822_o;
  wire n16823_o;
  wire [51:0] n16825_o;
  wire [12:0] n16826_o;
  wire [7:0] n16827_o;
  wire [7:0] n16828_o;
  wire [7:0] n16829_o;
  wire [51:0] n16831_o;
  wire [12:0] n16832_o;
  wire [4:0] n16833_o;
  wire n16834_o;
  wire [51:0] n16836_o;
  wire [12:0] n16837_o;
  wire [4:0] n16838_o;
  wire n16839_o;
  wire [51:0] n16841_o;
  wire [12:0] n16842_o;
  wire [7:0] n16843_o;
  wire [7:0] n16844_o;
  wire [7:0] n16845_o;
  wire [51:0] n16847_o;
  wire [12:0] n16848_o;
  wire [4:0] n16849_o;
  wire n16850_o;
  wire [51:0] n16852_o;
  wire [12:0] n16853_o;
  wire [4:0] n16854_o;
  wire n16855_o;
  wire [51:0] n16857_o;
  wire [12:0] n16858_o;
  wire [7:0] n16859_o;
  wire [7:0] n16860_o;
  wire [7:0] n16861_o;
  wire [31:0] n16862_o;
  wire [51:0] n16869_o;
  wire [12:0] n16870_o;
  wire [4:0] n16871_o;
  wire n16872_o;
  wire [51:0] n16874_o;
  wire [12:0] n16875_o;
  wire [4:0] n16876_o;
  wire n16877_o;
  wire [51:0] n16879_o;
  wire [12:0] n16880_o;
  wire [7:0] n16881_o;
  wire [7:0] n16882_o;
  wire [7:0] n16883_o;
  wire [51:0] n16886_o;
  wire [12:0] n16887_o;
  wire [4:0] n16888_o;
  wire n16889_o;
  wire [51:0] n16891_o;
  wire [12:0] n16892_o;
  wire [4:0] n16893_o;
  wire n16894_o;
  wire [51:0] n16896_o;
  wire [12:0] n16897_o;
  wire [7:0] n16898_o;
  wire [7:0] n16899_o;
  wire [7:0] n16900_o;
  wire [51:0] n16902_o;
  wire [12:0] n16903_o;
  wire [4:0] n16904_o;
  wire n16905_o;
  wire [51:0] n16907_o;
  wire [12:0] n16908_o;
  wire [4:0] n16909_o;
  wire n16910_o;
  wire [51:0] n16912_o;
  wire [12:0] n16913_o;
  wire [7:0] n16914_o;
  wire [7:0] n16915_o;
  wire [7:0] n16916_o;
  wire [51:0] n16918_o;
  wire [12:0] n16919_o;
  wire [4:0] n16920_o;
  wire n16921_o;
  wire [51:0] n16923_o;
  wire [12:0] n16924_o;
  wire [4:0] n16925_o;
  wire n16926_o;
  wire [51:0] n16928_o;
  wire [12:0] n16929_o;
  wire [7:0] n16930_o;
  wire [7:0] n16931_o;
  wire [7:0] n16932_o;
  wire [31:0] n16933_o;
  wire [31:0] n16934_o;
  wire n16936_o;
  wire n16938_o;
  wire [51:0] n16945_o;
  wire [12:0] n16946_o;
  wire [4:0] n16947_o;
  wire n16948_o;
  wire [51:0] n16950_o;
  wire [12:0] n16951_o;
  wire [4:0] n16952_o;
  wire n16953_o;
  wire [51:0] n16955_o;
  wire [12:0] n16956_o;
  wire [7:0] n16957_o;
  wire [51:0] n16958_o;
  wire [12:0] n16959_o;
  wire [7:0] n16960_o;
  wire [15:0] n16961_o;
  wire [15:0] n16962_o;
  wire [15:0] n16963_o;
  wire [51:0] n16966_o;
  wire [12:0] n16967_o;
  wire [4:0] n16968_o;
  wire n16969_o;
  wire [51:0] n16971_o;
  wire [12:0] n16972_o;
  wire [4:0] n16973_o;
  wire n16974_o;
  wire [51:0] n16976_o;
  wire [12:0] n16977_o;
  wire [7:0] n16978_o;
  wire [51:0] n16979_o;
  wire [12:0] n16980_o;
  wire [7:0] n16981_o;
  wire [15:0] n16982_o;
  wire [15:0] n16983_o;
  wire [15:0] n16984_o;
  wire [31:0] n16985_o;
  wire [51:0] n16992_o;
  wire [12:0] n16993_o;
  wire [4:0] n16994_o;
  wire n16995_o;
  wire [51:0] n16997_o;
  wire [12:0] n16998_o;
  wire [4:0] n16999_o;
  wire n17000_o;
  wire [51:0] n17002_o;
  wire [12:0] n17003_o;
  wire [7:0] n17004_o;
  wire [51:0] n17005_o;
  wire [12:0] n17006_o;
  wire [7:0] n17007_o;
  wire [15:0] n17008_o;
  wire [15:0] n17009_o;
  wire [15:0] n17010_o;
  wire [51:0] n17013_o;
  wire [12:0] n17014_o;
  wire [4:0] n17015_o;
  wire n17016_o;
  wire [51:0] n17018_o;
  wire [12:0] n17019_o;
  wire [4:0] n17020_o;
  wire n17021_o;
  wire [51:0] n17023_o;
  wire [12:0] n17024_o;
  wire [7:0] n17025_o;
  wire [51:0] n17026_o;
  wire [12:0] n17027_o;
  wire [7:0] n17028_o;
  wire [15:0] n17029_o;
  wire [15:0] n17030_o;
  wire [15:0] n17031_o;
  wire [31:0] n17032_o;
  wire [31:0] n17033_o;
  wire n17035_o;
  wire n17037_o;
  wire [51:0] n17044_o;
  wire [12:0] n17045_o;
  wire [4:0] n17046_o;
  wire n17047_o;
  wire [51:0] n17048_o;
  wire [12:0] n17049_o;
  wire [4:0] n17050_o;
  wire n17051_o;
  wire [51:0] n17052_o;
  wire [12:0] n17053_o;
  wire [7:0] n17054_o;
  wire [51:0] n17055_o;
  wire [12:0] n17056_o;
  wire [7:0] n17057_o;
  wire [15:0] n17058_o;
  wire [51:0] n17059_o;
  wire [12:0] n17060_o;
  wire [7:0] n17061_o;
  wire [23:0] n17062_o;
  wire [51:0] n17063_o;
  wire [12:0] n17064_o;
  wire [7:0] n17065_o;
  wire [31:0] n17066_o;
  wire [31:0] n17068_o;
  wire [31:0] n17070_o;
  wire [51:0] n17078_o;
  wire [12:0] n17079_o;
  wire [4:0] n17080_o;
  wire n17081_o;
  wire [51:0] n17082_o;
  wire [12:0] n17083_o;
  wire [4:0] n17084_o;
  wire n17085_o;
  wire [51:0] n17086_o;
  wire [12:0] n17087_o;
  wire [7:0] n17088_o;
  wire [51:0] n17089_o;
  wire [12:0] n17090_o;
  wire [7:0] n17091_o;
  wire [15:0] n17092_o;
  wire [51:0] n17093_o;
  wire [12:0] n17094_o;
  wire [7:0] n17095_o;
  wire [23:0] n17096_o;
  wire [51:0] n17097_o;
  wire [12:0] n17098_o;
  wire [7:0] n17099_o;
  wire [31:0] n17100_o;
  wire [31:0] n17102_o;
  wire [31:0] n17104_o;
  wire [31:0] n17106_o;
  wire [1:0] n17107_o;
  reg [31:0] n17108_o;
  wire [31:0] n17109_o;
  wire [63:0] n17111_o;
  wire [31:0] n17112_o;
  wire [31:0] n17113_o;
  wire [28:0] n17114_o;
  wire [1:0] n17115_o;
  wire [28:0] n17116_o;
  wire n17117_o;
  wire [28:0] n17118_o;
  wire n17119_o;
  wire [28:0] n17120_o;
  wire [1:0] n17121_o;
  wire [28:0] n17122_o;
  wire n17123_o;
  wire n17159_o;
  wire n17161_o;
  wire n17162_o;
  wire n17163_o;
  wire n17164_o;
  wire n17165_o;
  wire n17167_o;
  wire n17168_o;
  wire n17169_o;
  wire n17170_o;
  wire n17171_o;
  wire n17173_o;
  wire n17174_o;
  wire n17175_o;
  wire n17176_o;
  wire n17177_o;
  wire [3:0] n17178_o;
  wire [1:0] n17179_o;
  wire n17180_o;
  reg n17181_o;
  wire n17182_o;
  reg n17183_o;
  wire n17184_o;
  reg n17185_o;
  wire n17186_o;
  reg n17187_o;
  wire n17189_o;
  wire [2:0] n17190_o;
  reg n17194_o;
  reg n17198_o;
  reg n17202_o;
  reg n17206_o;
  wire [7:0] n17211_o;
  wire [3:0] n17213_o;
  wire n17220_o;
  wire [3:0] n17221_o;
  wire [3:0] n17223_o;
  wire [3:0] n17224_o;
  wire [2:0] n17225_o;
  wire [7:0] n17226_o;
  wire [3:0] n17228_o;
  wire n17235_o;
  wire [3:0] n17236_o;
  wire [3:0] n17238_o;
  wire [3:0] n17239_o;
  wire [2:0] n17240_o;
  wire [7:0] n17241_o;
  wire [15:0] n17242_o;
  wire [3:0] n17244_o;
  wire n17251_o;
  wire [3:0] n17252_o;
  wire [3:0] n17254_o;
  wire [3:0] n17255_o;
  wire [2:0] n17256_o;
  wire [3:0] n17258_o;
  wire [7:0] n17259_o;
  wire [31:0] n17260_o;
  wire [3:0] n17262_o;
  wire n17269_o;
  wire [3:0] n17270_o;
  wire [3:0] n17272_o;
  wire [3:0] n17273_o;
  wire [2:0] n17274_o;
  wire [4:0] n17276_o;
  wire n17278_o;
  wire n17279_o;
  wire n17280_o;
  wire n17281_o;
  wire n17282_o;
  wire [7:0] n17283_o;
  wire [15:0] n17284_o;
  wire [7:0] n17285_o;
  wire [31:0] n17286_o;
  wire [31:0] n17287_o;
  wire n17289_o;
  wire [15:0] n17291_o;
  wire n17293_o;
  wire n17296_o;
  wire n17299_o;
  wire n17302_o;
  wire [15:0] n17303_o;
  wire [4:0] n17305_o;
  wire n17312_o;
  wire [4:0] n17313_o;
  wire [4:0] n17315_o;
  wire [4:0] n17316_o;
  wire [3:0] n17317_o;
  wire [15:0] n17318_o;
  wire [31:0] n17319_o;
  wire [4:0] n17321_o;
  wire n17328_o;
  wire [4:0] n17329_o;
  wire [4:0] n17331_o;
  wire [4:0] n17332_o;
  wire [3:0] n17333_o;
  wire [4:0] n17335_o;
  wire n17337_o;
  wire n17338_o;
  wire n17339_o;
  wire [15:0] n17340_o;
  wire [31:0] n17341_o;
  wire [31:0] n17342_o;
  wire n17344_o;
  wire n17347_o;
  wire n17350_o;
  wire [5:0] n17352_o;
  wire n17359_o;
  wire [5:0] n17360_o;
  wire [5:0] n17362_o;
  wire [5:0] n17363_o;
  wire [4:0] n17364_o;
  wire n17366_o;
  wire n17367_o;
  wire n17369_o;
  wire [1:0] n17371_o;
  reg [31:0] n17372_o;
  reg [4:0] n17374_o;
  reg n17376_o;
  reg [15:0] n17379_o;
  reg [3:0] n17382_o;
  reg n17385_o;
  reg [7:0] n17388_o;
  reg [2:0] n17391_o;
  reg n17394_o;
  reg [7:0] n17397_o;
  reg [2:0] n17400_o;
  reg n17403_o;
  wire n17413_o;
  wire [3:0] n17414_o;
  wire [7:0] n17416_o;
  wire [7:0] n17417_o;
  wire n17418_o;
  wire [5:0] n17419_o;
  localparam [3:0] n17420_o = 4'b0000;
  wire [1:0] n17421_o;
  wire [7:0] n17422_o;
  wire [7:0] n17423_o;
  wire n17424_o;
  wire [6:0] n17425_o;
  localparam [3:0] n17426_o = 4'b0000;
  wire n17427_o;
  wire [7:0] n17428_o;
  wire [7:0] n17429_o;
  wire n17439_o;
  wire [3:0] n17440_o;
  wire [7:0] n17442_o;
  wire [7:0] n17443_o;
  wire n17444_o;
  wire [5:0] n17445_o;
  localparam [3:0] n17446_o = 4'b0000;
  wire [1:0] n17447_o;
  wire [7:0] n17448_o;
  wire [7:0] n17449_o;
  wire n17450_o;
  wire [6:0] n17451_o;
  localparam [3:0] n17452_o = 4'b0000;
  wire n17453_o;
  wire [7:0] n17454_o;
  wire [7:0] n17455_o;
  wire n17465_o;
  wire [7:0] n17466_o;
  wire [15:0] n17468_o;
  wire [15:0] n17469_o;
  wire n17470_o;
  wire [11:0] n17471_o;
  localparam [7:0] n17472_o = 8'b00000000;
  wire [3:0] n17473_o;
  wire [15:0] n17474_o;
  wire [15:0] n17475_o;
  wire n17476_o;
  wire [13:0] n17477_o;
  localparam [7:0] n17478_o = 8'b00000000;
  wire [1:0] n17479_o;
  wire [15:0] n17480_o;
  wire [15:0] n17481_o;
  wire n17482_o;
  wire [14:0] n17483_o;
  localparam [7:0] n17484_o = 8'b00000000;
  wire n17485_o;
  wire [15:0] n17486_o;
  wire [15:0] n17487_o;
  wire n17497_o;
  wire [15:0] n17498_o;
  wire [31:0] n17500_o;
  wire [31:0] n17501_o;
  wire n17502_o;
  wire [23:0] n17503_o;
  localparam [15:0] n17504_o = 16'b0000000000000000;
  wire [7:0] n17505_o;
  wire [31:0] n17506_o;
  wire [31:0] n17507_o;
  wire n17508_o;
  wire [27:0] n17509_o;
  localparam [15:0] n17510_o = 16'b0000000000000000;
  wire [3:0] n17511_o;
  wire [31:0] n17512_o;
  wire [31:0] n17513_o;
  wire n17514_o;
  wire [29:0] n17515_o;
  localparam [15:0] n17516_o = 16'b0000000000000000;
  wire [1:0] n17517_o;
  wire [31:0] n17518_o;
  wire [31:0] n17519_o;
  wire n17520_o;
  wire [30:0] n17521_o;
  localparam [15:0] n17522_o = 16'b0000000000000000;
  wire n17523_o;
  wire [31:0] n17524_o;
  wire [31:0] n17525_o;
  wire [3:0] n17534_o;
  wire n17537_o;
  wire [3:0] n17538_o;
  wire [7:0] n17539_o;
  wire [7:0] n17540_o;
  wire n17541_o;
  wire [1:0] n17542_o;
  wire [5:0] n17543_o;
  wire [7:0] n17544_o;
  wire [7:0] n17545_o;
  wire n17546_o;
  wire n17547_o;
  wire [6:0] n17548_o;
  wire [7:0] n17549_o;
  wire [7:0] n17550_o;
  wire [3:0] n17559_o;
  wire n17562_o;
  wire [3:0] n17563_o;
  wire [7:0] n17564_o;
  wire [7:0] n17565_o;
  wire n17566_o;
  wire [1:0] n17567_o;
  wire [5:0] n17568_o;
  wire [7:0] n17569_o;
  wire [7:0] n17570_o;
  wire n17571_o;
  wire n17572_o;
  wire [6:0] n17573_o;
  wire [7:0] n17574_o;
  wire [7:0] n17575_o;
  wire [3:0] n17584_o;
  wire [3:0] n17585_o;
  wire [7:0] n17586_o;
  wire n17589_o;
  wire [7:0] n17590_o;
  wire [15:0] n17591_o;
  wire [15:0] n17592_o;
  wire n17593_o;
  wire [3:0] n17594_o;
  wire [11:0] n17595_o;
  wire [15:0] n17596_o;
  wire [15:0] n17597_o;
  wire n17598_o;
  wire [1:0] n17599_o;
  wire [13:0] n17600_o;
  wire [15:0] n17601_o;
  wire [15:0] n17602_o;
  wire n17603_o;
  wire n17604_o;
  wire [14:0] n17605_o;
  wire [15:0] n17606_o;
  wire [15:0] n17607_o;
  wire [3:0] n17616_o;
  wire [3:0] n17617_o;
  wire [3:0] n17618_o;
  wire [3:0] n17619_o;
  wire [15:0] n17620_o;
  wire n17623_o;
  wire [15:0] n17624_o;
  wire [31:0] n17625_o;
  wire [31:0] n17626_o;
  wire n17627_o;
  wire [7:0] n17628_o;
  wire [23:0] n17629_o;
  wire [31:0] n17630_o;
  wire [31:0] n17631_o;
  wire n17632_o;
  wire [3:0] n17633_o;
  wire [27:0] n17634_o;
  wire [31:0] n17635_o;
  wire [31:0] n17636_o;
  wire n17637_o;
  wire [1:0] n17638_o;
  wire [29:0] n17639_o;
  wire [31:0] n17640_o;
  wire [31:0] n17641_o;
  wire n17642_o;
  wire n17643_o;
  wire [30:0] n17644_o;
  wire [31:0] n17645_o;
  wire [31:0] n17646_o;
  wire [2:0] n17648_o;
  wire [2:0] n17651_o;
  wire [3:0] n17656_o;
  wire [3:0] n17659_o;
  wire [4:0] n17664_o;
  wire [4:0] n17667_o;
  wire [2:0] n17672_o;
  wire [2:0] n17675_o;
  wire [3:0] n17680_o;
  wire [3:0] n17683_o;
  wire [4:0] n17688_o;
  wire [4:0] n17691_o;
  wire n17697_o;
  wire [7:0] n17699_o;
  wire [7:0] n17700_o;
  wire n17706_o;
  wire n17708_o;
  wire n17710_o;
  wire n17711_o;
  wire n17712_o;
  wire n17713_o;
  wire n17714_o;
  wire n17715_o;
  wire n17716_o;
  wire n17717_o;
  wire n17718_o;
  wire n17719_o;
  wire n17720_o;
  wire n17721_o;
  wire n17722_o;
  wire n17723_o;
  wire [7:0] n17725_o;
  wire [7:0] n17726_o;
  wire n17732_o;
  wire n17734_o;
  wire n17736_o;
  wire n17737_o;
  wire n17738_o;
  wire n17739_o;
  wire n17740_o;
  wire n17741_o;
  wire n17742_o;
  wire n17743_o;
  wire n17744_o;
  wire n17745_o;
  wire n17746_o;
  wire n17747_o;
  wire n17748_o;
  wire n17749_o;
  wire [7:0] n17751_o;
  wire [7:0] n17752_o;
  wire n17758_o;
  wire n17760_o;
  wire n17762_o;
  wire n17763_o;
  wire n17764_o;
  wire n17765_o;
  wire n17766_o;
  wire n17767_o;
  wire n17768_o;
  wire n17769_o;
  wire n17770_o;
  wire n17771_o;
  wire n17772_o;
  wire n17773_o;
  wire n17774_o;
  wire n17775_o;
  wire [7:0] n17777_o;
  wire [7:0] n17778_o;
  wire n17784_o;
  wire n17786_o;
  wire n17788_o;
  wire n17789_o;
  wire n17790_o;
  wire n17791_o;
  wire n17792_o;
  wire n17793_o;
  wire n17794_o;
  wire n17795_o;
  wire n17796_o;
  wire n17797_o;
  wire n17798_o;
  wire n17799_o;
  wire n17800_o;
  wire n17801_o;
  wire n17803_o;
  wire n17804_o;
  wire n17805_o;
  wire [7:0] n17807_o;
  wire [7:0] n17808_o;
  wire n17814_o;
  wire n17816_o;
  wire n17818_o;
  wire n17819_o;
  wire n17820_o;
  wire n17821_o;
  wire n17822_o;
  wire n17823_o;
  wire n17824_o;
  wire n17825_o;
  wire n17826_o;
  wire n17827_o;
  wire n17828_o;
  wire n17829_o;
  wire n17830_o;
  wire n17831_o;
  wire [7:0] n17833_o;
  wire [7:0] n17834_o;
  wire [7:0] n17835_o;
  wire n17841_o;
  wire n17843_o;
  wire n17845_o;
  wire n17846_o;
  wire n17847_o;
  wire n17848_o;
  wire n17849_o;
  wire n17850_o;
  wire n17851_o;
  wire n17852_o;
  wire n17853_o;
  wire n17854_o;
  wire n17855_o;
  wire n17856_o;
  wire n17857_o;
  wire n17858_o;
  wire n17859_o;
  wire n17860_o;
  wire n17861_o;
  wire n17862_o;
  wire [7:0] n17864_o;
  wire [7:0] n17865_o;
  wire n17871_o;
  wire n17873_o;
  wire n17875_o;
  wire n17876_o;
  wire n17877_o;
  wire n17878_o;
  wire n17879_o;
  wire n17880_o;
  wire n17881_o;
  wire n17882_o;
  wire n17883_o;
  wire n17884_o;
  wire n17885_o;
  wire n17886_o;
  wire n17887_o;
  wire n17888_o;
  wire [7:0] n17890_o;
  wire [7:0] n17891_o;
  wire [7:0] n17892_o;
  wire n17898_o;
  wire n17900_o;
  wire n17902_o;
  wire n17903_o;
  wire n17904_o;
  wire n17905_o;
  wire n17906_o;
  wire n17907_o;
  wire n17908_o;
  wire n17909_o;
  wire n17910_o;
  wire n17911_o;
  wire n17912_o;
  wire n17913_o;
  wire n17914_o;
  wire n17915_o;
  wire n17916_o;
  wire n17917_o;
  wire n17918_o;
  wire n17919_o;
  wire [7:0] n17921_o;
  wire [7:0] n17922_o;
  wire n17928_o;
  wire n17930_o;
  wire n17932_o;
  wire n17933_o;
  wire n17934_o;
  wire n17935_o;
  wire n17936_o;
  wire n17937_o;
  wire n17938_o;
  wire n17939_o;
  wire n17940_o;
  wire n17941_o;
  wire n17942_o;
  wire n17943_o;
  wire n17944_o;
  wire n17945_o;
  wire [7:0] n17947_o;
  wire [7:0] n17948_o;
  wire [7:0] n17949_o;
  wire n17955_o;
  wire n17957_o;
  wire n17959_o;
  wire n17960_o;
  wire n17961_o;
  wire n17962_o;
  wire n17963_o;
  wire n17964_o;
  wire n17965_o;
  wire n17966_o;
  wire n17967_o;
  wire n17968_o;
  wire n17969_o;
  wire n17970_o;
  wire n17971_o;
  wire n17972_o;
  wire n17973_o;
  wire n17974_o;
  wire n17975_o;
  wire n17976_o;
  wire [7:0] n17978_o;
  wire [7:0] n17979_o;
  wire n17985_o;
  wire n17987_o;
  wire n17989_o;
  wire n17990_o;
  wire n17991_o;
  wire n17992_o;
  wire n17993_o;
  wire n17994_o;
  wire n17995_o;
  wire n17996_o;
  wire n17997_o;
  wire n17998_o;
  wire n17999_o;
  wire n18000_o;
  wire n18001_o;
  wire n18002_o;
  wire [7:0] n18004_o;
  wire [7:0] n18005_o;
  wire [7:0] n18006_o;
  wire n18012_o;
  wire n18014_o;
  wire n18016_o;
  wire n18017_o;
  wire n18018_o;
  wire n18019_o;
  wire n18020_o;
  wire n18021_o;
  wire n18022_o;
  wire n18023_o;
  wire n18024_o;
  wire n18025_o;
  wire n18026_o;
  wire n18027_o;
  wire n18028_o;
  wire n18029_o;
  wire n18030_o;
  wire n18031_o;
  wire [3:0] n18032_o;
  wire [3:0] n18034_o;
  wire [3:0] n18036_o;
  wire [3:0] n18037_o;
  wire [3:0] n18039_o;
  wire n18041_o;
  wire n18043_o;
  wire [15:0] n18045_o;
  wire [15:0] n18046_o;
  wire n18052_o;
  wire n18054_o;
  wire n18056_o;
  wire n18057_o;
  wire n18058_o;
  wire n18059_o;
  wire n18060_o;
  wire n18061_o;
  wire n18062_o;
  wire n18063_o;
  wire n18064_o;
  wire n18065_o;
  wire n18066_o;
  wire n18067_o;
  wire n18068_o;
  wire n18069_o;
  wire n18070_o;
  wire n18071_o;
  wire n18072_o;
  wire n18073_o;
  wire n18074_o;
  wire n18075_o;
  wire n18076_o;
  wire n18077_o;
  wire n18078_o;
  wire n18079_o;
  wire n18080_o;
  wire n18081_o;
  wire n18082_o;
  wire n18083_o;
  wire n18084_o;
  wire n18085_o;
  wire [15:0] n18087_o;
  wire [15:0] n18088_o;
  wire n18094_o;
  wire n18096_o;
  wire n18098_o;
  wire n18099_o;
  wire n18100_o;
  wire n18101_o;
  wire n18102_o;
  wire n18103_o;
  wire n18104_o;
  wire n18105_o;
  wire n18106_o;
  wire n18107_o;
  wire n18108_o;
  wire n18109_o;
  wire n18110_o;
  wire n18111_o;
  wire n18112_o;
  wire n18113_o;
  wire n18114_o;
  wire n18115_o;
  wire n18116_o;
  wire n18117_o;
  wire n18118_o;
  wire n18119_o;
  wire n18120_o;
  wire n18121_o;
  wire n18122_o;
  wire n18123_o;
  wire n18124_o;
  wire n18125_o;
  wire n18126_o;
  wire n18127_o;
  wire n18129_o;
  wire n18130_o;
  wire n18131_o;
  wire [15:0] n18133_o;
  wire [15:0] n18134_o;
  wire n18140_o;
  wire n18142_o;
  wire n18144_o;
  wire n18145_o;
  wire n18146_o;
  wire n18147_o;
  wire n18148_o;
  wire n18149_o;
  wire n18150_o;
  wire n18151_o;
  wire n18152_o;
  wire n18153_o;
  wire n18154_o;
  wire n18155_o;
  wire n18156_o;
  wire n18157_o;
  wire n18158_o;
  wire n18159_o;
  wire n18160_o;
  wire n18161_o;
  wire n18162_o;
  wire n18163_o;
  wire n18164_o;
  wire n18165_o;
  wire n18166_o;
  wire n18167_o;
  wire n18168_o;
  wire n18169_o;
  wire n18170_o;
  wire n18171_o;
  wire n18172_o;
  wire n18173_o;
  wire [15:0] n18175_o;
  wire [15:0] n18176_o;
  wire n18182_o;
  wire n18184_o;
  wire n18186_o;
  wire n18187_o;
  wire n18188_o;
  wire n18189_o;
  wire n18190_o;
  wire n18191_o;
  wire n18192_o;
  wire n18193_o;
  wire n18194_o;
  wire n18195_o;
  wire n18196_o;
  wire n18197_o;
  wire n18198_o;
  wire n18199_o;
  wire n18200_o;
  wire n18201_o;
  wire n18202_o;
  wire n18203_o;
  wire n18204_o;
  wire n18205_o;
  wire n18206_o;
  wire n18207_o;
  wire n18208_o;
  wire n18209_o;
  wire n18210_o;
  wire n18211_o;
  wire n18212_o;
  wire n18213_o;
  wire n18214_o;
  wire n18215_o;
  wire [15:0] n18217_o;
  wire [15:0] n18218_o;
  wire [15:0] n18219_o;
  wire n18225_o;
  wire n18227_o;
  wire n18229_o;
  wire n18230_o;
  wire n18231_o;
  wire n18232_o;
  wire n18233_o;
  wire n18234_o;
  wire n18235_o;
  wire n18236_o;
  wire n18237_o;
  wire n18238_o;
  wire n18239_o;
  wire n18240_o;
  wire n18241_o;
  wire n18242_o;
  wire n18243_o;
  wire n18244_o;
  wire n18245_o;
  wire n18246_o;
  wire n18247_o;
  wire n18248_o;
  wire n18249_o;
  wire n18250_o;
  wire n18251_o;
  wire n18252_o;
  wire n18253_o;
  wire n18254_o;
  wire n18255_o;
  wire n18256_o;
  wire n18257_o;
  wire n18258_o;
  wire n18259_o;
  wire [15:0] n18261_o;
  wire [15:0] n18262_o;
  wire [15:0] n18263_o;
  wire n18269_o;
  wire n18271_o;
  wire n18273_o;
  wire n18274_o;
  wire n18275_o;
  wire n18276_o;
  wire n18277_o;
  wire n18278_o;
  wire n18279_o;
  wire n18280_o;
  wire n18281_o;
  wire n18282_o;
  wire n18283_o;
  wire n18284_o;
  wire n18285_o;
  wire n18286_o;
  wire n18287_o;
  wire n18288_o;
  wire n18289_o;
  wire n18290_o;
  wire n18291_o;
  wire n18292_o;
  wire n18293_o;
  wire n18294_o;
  wire n18295_o;
  wire n18296_o;
  wire n18297_o;
  wire n18298_o;
  wire n18299_o;
  wire n18300_o;
  wire n18301_o;
  wire n18302_o;
  wire n18303_o;
  wire n18304_o;
  wire n18305_o;
  wire n18307_o;
  wire n18309_o;
  wire n18311_o;
  wire n18313_o;
  wire n18315_o;
  wire n18317_o;
  wire n18319_o;
  wire n18321_o;
  wire [31:0] n18323_o;
  wire n18329_o;
  wire n18331_o;
  wire n18333_o;
  wire n18334_o;
  wire n18335_o;
  wire n18336_o;
  wire n18337_o;
  wire n18338_o;
  wire n18339_o;
  wire n18340_o;
  wire n18341_o;
  wire n18342_o;
  wire n18343_o;
  wire n18344_o;
  wire n18345_o;
  wire n18346_o;
  wire n18347_o;
  wire n18348_o;
  wire n18349_o;
  wire n18350_o;
  wire n18351_o;
  wire n18352_o;
  wire n18353_o;
  wire n18354_o;
  wire n18355_o;
  wire n18356_o;
  wire n18357_o;
  wire n18358_o;
  wire n18359_o;
  wire n18360_o;
  wire n18361_o;
  wire n18362_o;
  wire n18363_o;
  wire n18364_o;
  wire n18365_o;
  wire n18366_o;
  wire n18367_o;
  wire n18368_o;
  wire n18369_o;
  wire n18370_o;
  wire n18371_o;
  wire n18372_o;
  wire n18373_o;
  wire n18374_o;
  wire n18375_o;
  wire n18376_o;
  wire n18377_o;
  wire n18378_o;
  wire n18379_o;
  wire n18380_o;
  wire n18381_o;
  wire n18382_o;
  wire n18383_o;
  wire n18384_o;
  wire n18385_o;
  wire n18386_o;
  wire n18387_o;
  wire n18388_o;
  wire n18389_o;
  wire n18390_o;
  wire n18391_o;
  wire n18392_o;
  wire n18393_o;
  wire n18394_o;
  wire n18396_o;
  wire n18397_o;
  wire n18398_o;
  wire [31:0] n18400_o;
  wire n18406_o;
  wire n18408_o;
  wire n18410_o;
  wire n18411_o;
  wire n18412_o;
  wire n18413_o;
  wire n18414_o;
  wire n18415_o;
  wire n18416_o;
  wire n18417_o;
  wire n18418_o;
  wire n18419_o;
  wire n18420_o;
  wire n18421_o;
  wire n18422_o;
  wire n18423_o;
  wire n18424_o;
  wire n18425_o;
  wire n18426_o;
  wire n18427_o;
  wire n18428_o;
  wire n18429_o;
  wire n18430_o;
  wire n18431_o;
  wire n18432_o;
  wire n18433_o;
  wire n18434_o;
  wire n18435_o;
  wire n18436_o;
  wire n18437_o;
  wire n18438_o;
  wire n18439_o;
  wire n18440_o;
  wire n18441_o;
  wire n18442_o;
  wire n18443_o;
  wire n18444_o;
  wire n18445_o;
  wire n18446_o;
  wire n18447_o;
  wire n18448_o;
  wire n18449_o;
  wire n18450_o;
  wire n18451_o;
  wire n18452_o;
  wire n18453_o;
  wire n18454_o;
  wire n18455_o;
  wire n18456_o;
  wire n18457_o;
  wire n18458_o;
  wire n18459_o;
  wire n18460_o;
  wire n18461_o;
  wire n18462_o;
  wire n18463_o;
  wire n18464_o;
  wire n18465_o;
  wire n18466_o;
  wire n18467_o;
  wire n18468_o;
  wire n18469_o;
  wire n18470_o;
  wire n18471_o;
  wire [31:0] n18473_o;
  wire [31:0] n18474_o;
  wire n18480_o;
  wire n18482_o;
  wire n18484_o;
  wire n18485_o;
  wire n18486_o;
  wire n18487_o;
  wire n18488_o;
  wire n18489_o;
  wire n18490_o;
  wire n18491_o;
  wire n18492_o;
  wire n18493_o;
  wire n18494_o;
  wire n18495_o;
  wire n18496_o;
  wire n18497_o;
  wire n18498_o;
  wire n18499_o;
  wire n18500_o;
  wire n18501_o;
  wire n18502_o;
  wire n18503_o;
  wire n18504_o;
  wire n18505_o;
  wire n18506_o;
  wire n18507_o;
  wire n18508_o;
  wire n18509_o;
  wire n18510_o;
  wire n18511_o;
  wire n18512_o;
  wire n18513_o;
  wire n18514_o;
  wire n18515_o;
  wire n18516_o;
  wire n18517_o;
  wire n18518_o;
  wire n18519_o;
  wire n18520_o;
  wire n18521_o;
  wire n18522_o;
  wire n18523_o;
  wire n18524_o;
  wire n18525_o;
  wire n18526_o;
  wire n18527_o;
  wire n18528_o;
  wire n18529_o;
  wire n18530_o;
  wire n18531_o;
  wire n18532_o;
  wire n18533_o;
  wire n18534_o;
  wire n18535_o;
  wire n18536_o;
  wire n18537_o;
  wire n18538_o;
  wire n18539_o;
  wire n18540_o;
  wire n18541_o;
  wire n18542_o;
  wire n18543_o;
  wire n18544_o;
  wire n18545_o;
  wire n18546_o;
  wire n18547_o;
  wire n18549_o;
  wire n18551_o;
  wire n18553_o;
  wire [1:0] n18554_o;
  wire n18555_o;
  reg n18557_o;
  wire n18558_o;
  reg n18560_o;
  wire n18561_o;
  reg n18563_o;
  wire n18564_o;
  reg n18565_o;
  wire n18566_o;
  reg n18568_o;
  wire n18569_o;
  reg n18571_o;
  wire n18572_o;
  reg n18574_o;
  wire n18575_o;
  reg n18576_o;
  wire [3:0] n18577_o;
  wire [3:0] n18579_o;
  wire [3:0] n18581_o;
  wire [3:0] n18583_o;
  wire [3:0] n18585_o;
  wire n18586_o;
  wire [7:0] n18587_o;
  wire [3:0] n18588_o;
  wire n18589_o;
  wire [7:0] n18590_o;
  wire [3:0] n18591_o;
  wire n18592_o;
  wire [7:0] n18593_o;
  wire [7:0] n18594_o;
  wire [7:0] n18595_o;
  wire [3:0] n18596_o;
  wire n18597_o;
  wire [7:0] n18598_o;
  wire [7:0] n18599_o;
  wire [7:0] n18600_o;
  wire n18602_o;
  wire [3:0] n18603_o;
  wire n18604_o;
  wire [15:0] n18605_o;
  wire [3:0] n18606_o;
  wire n18607_o;
  wire [15:0] n18608_o;
  wire [15:0] n18609_o;
  wire [15:0] n18610_o;
  wire n18612_o;
  wire [3:0] n18613_o;
  wire n18614_o;
  wire [31:0] n18615_o;
  wire [1:0] n18616_o;
  wire [7:0] n18617_o;
  wire [7:0] n18618_o;
  reg [7:0] n18619_o;
  wire [7:0] n18620_o;
  wire [7:0] n18621_o;
  reg [7:0] n18622_o;
  wire [7:0] n18623_o;
  wire [7:0] n18624_o;
  reg [7:0] n18625_o;
  wire [7:0] n18626_o;
  wire [7:0] n18627_o;
  reg [7:0] n18628_o;
  wire n18634_o;
  wire n18635_o;
  wire [7:0] n18637_o;
  wire n18639_o;
  wire n18640_o;
  wire n18641_o;
  wire n18642_o;
  wire [7:0] n18645_o;
  wire [7:0] n18646_o;
  wire n18647_o;
  wire n18648_o;
  wire n18649_o;
  wire [7:0] n18652_o;
  wire [7:0] n18653_o;
  wire [7:0] n18654_o;
  wire [7:0] n18655_o;
  wire n18657_o;
  wire n18658_o;
  wire [7:0] n18660_o;
  wire n18662_o;
  wire n18663_o;
  wire n18664_o;
  wire n18665_o;
  wire [7:0] n18668_o;
  wire [7:0] n18669_o;
  wire n18670_o;
  wire n18671_o;
  wire n18672_o;
  wire [7:0] n18675_o;
  wire [7:0] n18676_o;
  wire [7:0] n18677_o;
  wire [7:0] n18678_o;
  wire n18680_o;
  wire n18681_o;
  wire [7:0] n18683_o;
  wire n18685_o;
  wire n18686_o;
  wire n18687_o;
  wire n18688_o;
  wire [7:0] n18691_o;
  wire [7:0] n18692_o;
  wire n18693_o;
  wire n18694_o;
  wire n18695_o;
  wire [7:0] n18698_o;
  wire [7:0] n18699_o;
  wire [7:0] n18700_o;
  wire [7:0] n18701_o;
  wire n18703_o;
  wire n18704_o;
  wire [7:0] n18706_o;
  wire n18708_o;
  wire n18709_o;
  wire n18710_o;
  wire n18711_o;
  wire [7:0] n18714_o;
  wire [7:0] n18715_o;
  wire n18716_o;
  wire n18717_o;
  wire n18718_o;
  wire [7:0] n18721_o;
  wire [7:0] n18722_o;
  wire [7:0] n18723_o;
  wire [7:0] n18724_o;
  wire n18726_o;
  wire n18728_o;
  wire n18729_o;
  wire [15:0] n18731_o;
  wire [15:0] n18732_o;
  wire n18734_o;
  wire n18735_o;
  wire n18736_o;
  wire n18737_o;
  wire [15:0] n18740_o;
  wire [15:0] n18741_o;
  wire [15:0] n18742_o;
  wire n18743_o;
  wire n18744_o;
  wire n18745_o;
  wire [15:0] n18748_o;
  wire [15:0] n18749_o;
  wire [15:0] n18750_o;
  wire [15:0] n18751_o;
  wire [15:0] n18752_o;
  wire n18754_o;
  wire n18755_o;
  wire [15:0] n18757_o;
  wire [15:0] n18758_o;
  wire n18760_o;
  wire n18761_o;
  wire n18762_o;
  wire n18763_o;
  wire [15:0] n18766_o;
  wire [15:0] n18767_o;
  wire [15:0] n18768_o;
  wire n18769_o;
  wire n18770_o;
  wire n18771_o;
  wire [15:0] n18774_o;
  wire [15:0] n18775_o;
  wire [15:0] n18776_o;
  wire [15:0] n18777_o;
  wire [15:0] n18778_o;
  wire n18780_o;
  wire n18782_o;
  wire n18783_o;
  wire [31:0] n18785_o;
  wire [31:0] n18786_o;
  wire n18788_o;
  wire n18789_o;
  wire n18790_o;
  wire [31:0] n18793_o;
  wire n18794_o;
  wire n18795_o;
  wire n18796_o;
  wire [31:0] n18799_o;
  wire [31:0] n18800_o;
  wire [31:0] n18801_o;
  wire [31:0] n18802_o;
  wire [31:0] n18803_o;
  wire [1:0] n18804_o;
  wire [7:0] n18805_o;
  wire [7:0] n18806_o;
  reg [7:0] n18807_o;
  wire [7:0] n18808_o;
  wire [7:0] n18809_o;
  reg [7:0] n18810_o;
  wire [7:0] n18811_o;
  wire [7:0] n18812_o;
  reg [7:0] n18813_o;
  wire [7:0] n18814_o;
  wire [7:0] n18815_o;
  reg [7:0] n18816_o;
  wire [31:0] n18817_o;
  wire [31:0] n18818_o;
  wire [31:0] n18819_o;
  wire [63:0] n18820_o;
  wire [28:0] n18821_o;
  wire [2:0] n18822_o;
  wire n18824_o;
  wire [28:0] n18825_o;
  wire [1:0] n18826_o;
  wire n18828_o;
  wire [63:0] n18829_o;
  wire [7:0] n18830_o;
  wire [63:0] n18831_o;
  wire [7:0] n18832_o;
  wire [63:0] n18833_o;
  wire [7:0] n18834_o;
  wire [63:0] n18835_o;
  wire [7:0] n18836_o;
  wire [63:0] n18837_o;
  wire [7:0] n18838_o;
  wire [63:0] n18839_o;
  wire [7:0] n18840_o;
  wire [63:0] n18841_o;
  wire [7:0] n18842_o;
  wire [63:0] n18843_o;
  wire [7:0] n18844_o;
  wire [63:0] n18845_o;
  wire [15:0] n18846_o;
  wire [63:0] n18847_o;
  wire [15:0] n18848_o;
  wire [63:0] n18849_o;
  wire [15:0] n18850_o;
  wire [63:0] n18851_o;
  wire [15:0] n18852_o;
  wire [63:0] n18853_o;
  wire [63:0] n18854_o;
  wire [63:0] n18855_o;
  wire [63:0] n18856_o;
  wire [63:0] n18857_o;
  wire [28:0] n18858_o;
  wire [2:0] n18859_o;
  wire n18861_o;
  wire [28:0] n18862_o;
  wire [1:0] n18863_o;
  wire n18865_o;
  wire [63:0] n18866_o;
  wire [7:0] n18867_o;
  wire [28:0] n18868_o;
  wire n18869_o;
  wire [63:0] n18871_o;
  wire [15:0] n18872_o;
  wire [28:0] n18873_o;
  wire n18874_o;
  wire [28:0] n18875_o;
  wire n18876_o;
  wire [7:0] n18884_o;
  wire n18886_o;
  wire [7:0] n18888_o;
  wire n18891_o;
  wire n18905_o;
  wire n18907_o;
  wire n18908_o;
  wire n18909_o;
  wire n18910_o;
  wire n18911_o;
  wire n18912_o;
  wire n18913_o;
  wire n18914_o;
  wire n18915_o;
  wire n18916_o;
  wire n18917_o;
  wire n18918_o;
  wire n18919_o;
  wire n18920_o;
  wire n18921_o;
  wire n18923_o;
  wire [7:0] n18926_o;
  wire n18927_o;
  wire n18941_o;
  wire n18943_o;
  wire n18944_o;
  wire n18945_o;
  wire n18946_o;
  wire n18947_o;
  wire n18948_o;
  wire n18949_o;
  wire n18950_o;
  wire n18951_o;
  wire n18952_o;
  wire n18953_o;
  wire n18954_o;
  wire n18955_o;
  wire n18956_o;
  wire n18957_o;
  wire n18959_o;
  wire n18962_o;
  wire [7:0] n18965_o;
  wire [7:0] n18967_o;
  wire n18981_o;
  wire n18983_o;
  wire n18984_o;
  wire n18985_o;
  wire n18986_o;
  wire n18987_o;
  wire n18988_o;
  wire n18989_o;
  wire n18990_o;
  wire n18991_o;
  wire n18992_o;
  wire n18993_o;
  wire n18994_o;
  wire n18995_o;
  wire n18996_o;
  wire n18997_o;
  wire n18999_o;
  wire n19001_o;
  wire n19003_o;
  wire [7:0] n19006_o;
  wire [7:0] n19008_o;
  wire [7:0] n19009_o;
  wire [7:0] n19010_o;
  wire [7:0] n19011_o;
  wire [63:0] n19012_o;
  wire [7:0] n19013_o;
  wire [28:0] n19014_o;
  wire n19015_o;
  wire [63:0] n19017_o;
  wire [15:0] n19018_o;
  wire [28:0] n19019_o;
  wire n19020_o;
  wire [28:0] n19021_o;
  wire n19022_o;
  wire [7:0] n19030_o;
  wire n19032_o;
  wire [7:0] n19034_o;
  wire n19037_o;
  wire n19051_o;
  wire n19053_o;
  wire n19054_o;
  wire n19055_o;
  wire n19056_o;
  wire n19057_o;
  wire n19058_o;
  wire n19059_o;
  wire n19060_o;
  wire n19061_o;
  wire n19062_o;
  wire n19063_o;
  wire n19064_o;
  wire n19065_o;
  wire n19066_o;
  wire n19067_o;
  wire n19069_o;
  wire [7:0] n19072_o;
  wire n19073_o;
  wire n19087_o;
  wire n19089_o;
  wire n19090_o;
  wire n19091_o;
  wire n19092_o;
  wire n19093_o;
  wire n19094_o;
  wire n19095_o;
  wire n19096_o;
  wire n19097_o;
  wire n19098_o;
  wire n19099_o;
  wire n19100_o;
  wire n19101_o;
  wire n19102_o;
  wire n19103_o;
  wire n19105_o;
  wire n19108_o;
  wire [7:0] n19111_o;
  wire [7:0] n19113_o;
  wire n19127_o;
  wire n19129_o;
  wire n19130_o;
  wire n19131_o;
  wire n19132_o;
  wire n19133_o;
  wire n19134_o;
  wire n19135_o;
  wire n19136_o;
  wire n19137_o;
  wire n19138_o;
  wire n19139_o;
  wire n19140_o;
  wire n19141_o;
  wire n19142_o;
  wire n19143_o;
  wire n19145_o;
  wire n19147_o;
  wire n19149_o;
  wire [7:0] n19152_o;
  wire [7:0] n19154_o;
  wire [7:0] n19155_o;
  wire [7:0] n19156_o;
  wire [7:0] n19157_o;
  wire [63:0] n19158_o;
  wire [7:0] n19159_o;
  wire [28:0] n19160_o;
  wire n19161_o;
  wire [63:0] n19163_o;
  wire [15:0] n19164_o;
  wire [28:0] n19165_o;
  wire n19166_o;
  wire [28:0] n19167_o;
  wire n19168_o;
  wire [7:0] n19176_o;
  wire n19178_o;
  wire [7:0] n19180_o;
  wire n19183_o;
  wire n19197_o;
  wire n19199_o;
  wire n19200_o;
  wire n19201_o;
  wire n19202_o;
  wire n19203_o;
  wire n19204_o;
  wire n19205_o;
  wire n19206_o;
  wire n19207_o;
  wire n19208_o;
  wire n19209_o;
  wire n19210_o;
  wire n19211_o;
  wire n19212_o;
  wire n19213_o;
  wire n19215_o;
  wire [7:0] n19218_o;
  wire n19219_o;
  wire n19233_o;
  wire n19235_o;
  wire n19236_o;
  wire n19237_o;
  wire n19238_o;
  wire n19239_o;
  wire n19240_o;
  wire n19241_o;
  wire n19242_o;
  wire n19243_o;
  wire n19244_o;
  wire n19245_o;
  wire n19246_o;
  wire n19247_o;
  wire n19248_o;
  wire n19249_o;
  wire n19251_o;
  wire n19254_o;
  wire [7:0] n19257_o;
  wire [7:0] n19259_o;
  wire n19273_o;
  wire n19275_o;
  wire n19276_o;
  wire n19277_o;
  wire n19278_o;
  wire n19279_o;
  wire n19280_o;
  wire n19281_o;
  wire n19282_o;
  wire n19283_o;
  wire n19284_o;
  wire n19285_o;
  wire n19286_o;
  wire n19287_o;
  wire n19288_o;
  wire n19289_o;
  wire n19291_o;
  wire n19293_o;
  wire n19295_o;
  wire [7:0] n19298_o;
  wire [7:0] n19300_o;
  wire [7:0] n19301_o;
  wire [7:0] n19302_o;
  wire [7:0] n19303_o;
  wire [63:0] n19304_o;
  wire [7:0] n19305_o;
  wire [28:0] n19306_o;
  wire n19307_o;
  wire [63:0] n19309_o;
  wire [15:0] n19310_o;
  wire [28:0] n19311_o;
  wire n19312_o;
  wire [28:0] n19313_o;
  wire n19314_o;
  wire [7:0] n19322_o;
  wire n19324_o;
  wire [7:0] n19326_o;
  wire n19329_o;
  wire n19343_o;
  wire n19345_o;
  wire n19346_o;
  wire n19347_o;
  wire n19348_o;
  wire n19349_o;
  wire n19350_o;
  wire n19351_o;
  wire n19352_o;
  wire n19353_o;
  wire n19354_o;
  wire n19355_o;
  wire n19356_o;
  wire n19357_o;
  wire n19358_o;
  wire n19359_o;
  wire n19361_o;
  wire [7:0] n19364_o;
  wire n19365_o;
  wire n19379_o;
  wire n19381_o;
  wire n19382_o;
  wire n19383_o;
  wire n19384_o;
  wire n19385_o;
  wire n19386_o;
  wire n19387_o;
  wire n19388_o;
  wire n19389_o;
  wire n19390_o;
  wire n19391_o;
  wire n19392_o;
  wire n19393_o;
  wire n19394_o;
  wire n19395_o;
  wire n19397_o;
  wire n19400_o;
  wire [7:0] n19403_o;
  wire [7:0] n19405_o;
  wire n19419_o;
  wire n19421_o;
  wire n19422_o;
  wire n19423_o;
  wire n19424_o;
  wire n19425_o;
  wire n19426_o;
  wire n19427_o;
  wire n19428_o;
  wire n19429_o;
  wire n19430_o;
  wire n19431_o;
  wire n19432_o;
  wire n19433_o;
  wire n19434_o;
  wire n19435_o;
  wire n19437_o;
  wire n19439_o;
  wire n19441_o;
  wire [7:0] n19444_o;
  wire [7:0] n19446_o;
  wire [7:0] n19447_o;
  wire [7:0] n19448_o;
  wire [7:0] n19449_o;
  wire [31:0] n19450_o;
  wire [63:0] n19451_o;
  wire [7:0] n19452_o;
  wire [23:0] n19453_o;
  wire [63:0] n19454_o;
  wire [7:0] n19455_o;
  wire [15:0] n19456_o;
  wire [63:0] n19457_o;
  wire [7:0] n19458_o;
  wire [7:0] n19459_o;
  wire [63:0] n19460_o;
  wire [7:0] n19461_o;
  wire [63:0] n19462_o;
  wire [15:0] n19463_o;
  wire [28:0] n19464_o;
  wire n19465_o;
  wire [63:0] n19467_o;
  wire [31:0] n19468_o;
  wire [28:0] n19469_o;
  wire n19470_o;
  wire [28:0] n19471_o;
  wire n19472_o;
  wire [15:0] n19480_o;
  wire n19482_o;
  wire [15:0] n19484_o;
  wire n19487_o;
  wire n19501_o;
  wire n19503_o;
  wire n19504_o;
  wire n19505_o;
  wire n19506_o;
  wire n19507_o;
  wire n19508_o;
  wire n19509_o;
  wire n19510_o;
  wire n19511_o;
  wire n19512_o;
  wire n19513_o;
  wire n19514_o;
  wire n19515_o;
  wire n19516_o;
  wire n19517_o;
  wire n19518_o;
  wire n19519_o;
  wire n19520_o;
  wire n19521_o;
  wire n19522_o;
  wire n19523_o;
  wire n19524_o;
  wire n19525_o;
  wire n19526_o;
  wire n19527_o;
  wire n19528_o;
  wire n19529_o;
  wire n19530_o;
  wire n19531_o;
  wire n19532_o;
  wire n19533_o;
  wire n19535_o;
  wire [15:0] n19538_o;
  wire n19539_o;
  wire n19553_o;
  wire n19555_o;
  wire n19556_o;
  wire n19557_o;
  wire n19558_o;
  wire n19559_o;
  wire n19560_o;
  wire n19561_o;
  wire n19562_o;
  wire n19563_o;
  wire n19564_o;
  wire n19565_o;
  wire n19566_o;
  wire n19567_o;
  wire n19568_o;
  wire n19569_o;
  wire n19570_o;
  wire n19571_o;
  wire n19572_o;
  wire n19573_o;
  wire n19574_o;
  wire n19575_o;
  wire n19576_o;
  wire n19577_o;
  wire n19578_o;
  wire n19579_o;
  wire n19580_o;
  wire n19581_o;
  wire n19582_o;
  wire n19583_o;
  wire n19584_o;
  wire n19585_o;
  wire n19587_o;
  wire n19590_o;
  wire [15:0] n19593_o;
  wire [15:0] n19595_o;
  wire n19609_o;
  wire n19611_o;
  wire n19612_o;
  wire n19613_o;
  wire n19614_o;
  wire n19615_o;
  wire n19616_o;
  wire n19617_o;
  wire n19618_o;
  wire n19619_o;
  wire n19620_o;
  wire n19621_o;
  wire n19622_o;
  wire n19623_o;
  wire n19624_o;
  wire n19625_o;
  wire n19626_o;
  wire n19627_o;
  wire n19628_o;
  wire n19629_o;
  wire n19630_o;
  wire n19631_o;
  wire n19632_o;
  wire n19633_o;
  wire n19634_o;
  wire n19635_o;
  wire n19636_o;
  wire n19637_o;
  wire n19638_o;
  wire n19639_o;
  wire n19640_o;
  wire n19641_o;
  wire n19643_o;
  wire n19645_o;
  wire n19647_o;
  wire [15:0] n19650_o;
  wire [15:0] n19652_o;
  wire [15:0] n19653_o;
  wire [15:0] n19654_o;
  wire [15:0] n19655_o;
  wire [63:0] n19656_o;
  wire [15:0] n19657_o;
  wire [28:0] n19658_o;
  wire n19659_o;
  wire [63:0] n19661_o;
  wire [31:0] n19662_o;
  wire [28:0] n19663_o;
  wire n19664_o;
  wire [28:0] n19665_o;
  wire n19666_o;
  wire [15:0] n19674_o;
  wire n19676_o;
  wire [15:0] n19678_o;
  wire n19681_o;
  wire n19695_o;
  wire n19697_o;
  wire n19698_o;
  wire n19699_o;
  wire n19700_o;
  wire n19701_o;
  wire n19702_o;
  wire n19703_o;
  wire n19704_o;
  wire n19705_o;
  wire n19706_o;
  wire n19707_o;
  wire n19708_o;
  wire n19709_o;
  wire n19710_o;
  wire n19711_o;
  wire n19712_o;
  wire n19713_o;
  wire n19714_o;
  wire n19715_o;
  wire n19716_o;
  wire n19717_o;
  wire n19718_o;
  wire n19719_o;
  wire n19720_o;
  wire n19721_o;
  wire n19722_o;
  wire n19723_o;
  wire n19724_o;
  wire n19725_o;
  wire n19726_o;
  wire n19727_o;
  wire n19729_o;
  wire [15:0] n19732_o;
  wire n19733_o;
  wire n19747_o;
  wire n19749_o;
  wire n19750_o;
  wire n19751_o;
  wire n19752_o;
  wire n19753_o;
  wire n19754_o;
  wire n19755_o;
  wire n19756_o;
  wire n19757_o;
  wire n19758_o;
  wire n19759_o;
  wire n19760_o;
  wire n19761_o;
  wire n19762_o;
  wire n19763_o;
  wire n19764_o;
  wire n19765_o;
  wire n19766_o;
  wire n19767_o;
  wire n19768_o;
  wire n19769_o;
  wire n19770_o;
  wire n19771_o;
  wire n19772_o;
  wire n19773_o;
  wire n19774_o;
  wire n19775_o;
  wire n19776_o;
  wire n19777_o;
  wire n19778_o;
  wire n19779_o;
  wire n19781_o;
  wire n19784_o;
  wire [15:0] n19787_o;
  wire [15:0] n19789_o;
  wire n19803_o;
  wire n19805_o;
  wire n19806_o;
  wire n19807_o;
  wire n19808_o;
  wire n19809_o;
  wire n19810_o;
  wire n19811_o;
  wire n19812_o;
  wire n19813_o;
  wire n19814_o;
  wire n19815_o;
  wire n19816_o;
  wire n19817_o;
  wire n19818_o;
  wire n19819_o;
  wire n19820_o;
  wire n19821_o;
  wire n19822_o;
  wire n19823_o;
  wire n19824_o;
  wire n19825_o;
  wire n19826_o;
  wire n19827_o;
  wire n19828_o;
  wire n19829_o;
  wire n19830_o;
  wire n19831_o;
  wire n19832_o;
  wire n19833_o;
  wire n19834_o;
  wire n19835_o;
  wire n19837_o;
  wire n19839_o;
  wire n19841_o;
  wire [15:0] n19844_o;
  wire [15:0] n19846_o;
  wire [15:0] n19847_o;
  wire [15:0] n19848_o;
  wire [15:0] n19849_o;
  wire [31:0] n19850_o;
  wire [63:0] n19851_o;
  wire [15:0] n19852_o;
  wire [15:0] n19853_o;
  wire [63:0] n19854_o;
  wire [15:0] n19855_o;
  wire [63:0] n19856_o;
  wire [63:0] n19857_o;
  wire [63:0] n19858_o;
  wire [63:0] n19859_o;
  wire [28:0] n19860_o;
  wire [3:0] n19861_o;
  wire n19863_o;
  wire [63:0] n19870_o;
  wire [31:0] n19871_o;
  wire [63:0] n19872_o;
  wire [31:0] n19873_o;
  wire [31:0] n19874_o;
  wire [63:0] n19877_o;
  wire [31:0] n19878_o;
  wire [63:0] n19879_o;
  wire [31:0] n19880_o;
  wire [31:0] n19881_o;
  wire [63:0] n19882_o;
  wire n19884_o;
  wire [63:0] n19891_o;
  wire [31:0] n19892_o;
  wire [63:0] n19893_o;
  wire [31:0] n19894_o;
  wire [31:0] n19895_o;
  wire [63:0] n19898_o;
  wire [31:0] n19899_o;
  wire [63:0] n19900_o;
  wire [31:0] n19901_o;
  wire [31:0] n19902_o;
  wire [63:0] n19903_o;
  wire n19905_o;
  wire [63:0] n19912_o;
  wire [31:0] n19913_o;
  wire [63:0] n19914_o;
  wire [31:0] n19915_o;
  wire [31:0] n19916_o;
  wire [63:0] n19919_o;
  wire [31:0] n19920_o;
  wire [63:0] n19921_o;
  wire [31:0] n19922_o;
  wire [31:0] n19923_o;
  wire [63:0] n19924_o;
  wire n19926_o;
  wire [31:0] n19935_o;
  wire [31:0] n19936_o;
  wire [31:0] n19937_o;
  wire [31:0] n19940_o;
  wire [31:0] n19941_o;
  wire [31:0] n19942_o;
  wire [63:0] n19943_o;
  wire [31:0] n19949_o;
  wire [31:0] n19950_o;
  wire [31:0] n19951_o;
  wire [31:0] n19954_o;
  wire [31:0] n19955_o;
  wire [31:0] n19956_o;
  wire [63:0] n19957_o;
  wire [31:0] n19964_o;
  wire [31:0] n19965_o;
  wire [31:0] n19968_o;
  wire [31:0] n19969_o;
  wire [63:0] n19970_o;
  wire [31:0] n19976_o;
  wire [31:0] n19977_o;
  wire [31:0] n19978_o;
  wire [31:0] n19981_o;
  wire [31:0] n19982_o;
  wire [31:0] n19983_o;
  wire [63:0] n19984_o;
  wire n19986_o;
  wire [31:0] n19995_o;
  wire [31:0] n19996_o;
  wire [31:0] n19997_o;
  wire [31:0] n20000_o;
  wire [31:0] n20001_o;
  wire [31:0] n20002_o;
  wire [63:0] n20003_o;
  wire [31:0] n20009_o;
  wire [31:0] n20010_o;
  wire [31:0] n20011_o;
  wire [31:0] n20014_o;
  wire [31:0] n20015_o;
  wire [31:0] n20016_o;
  wire [63:0] n20017_o;
  wire [31:0] n20024_o;
  wire [31:0] n20025_o;
  wire [31:0] n20028_o;
  wire [31:0] n20029_o;
  wire [63:0] n20030_o;
  wire [31:0] n20036_o;
  wire [31:0] n20037_o;
  wire [31:0] n20038_o;
  wire [31:0] n20041_o;
  wire [31:0] n20042_o;
  wire [31:0] n20043_o;
  wire [63:0] n20044_o;
  wire n20046_o;
  wire [31:0] n20055_o;
  wire [31:0] n20056_o;
  wire [31:0] n20057_o;
  wire [31:0] n20060_o;
  wire [31:0] n20061_o;
  wire [31:0] n20062_o;
  wire [63:0] n20063_o;
  wire [31:0] n20069_o;
  wire [31:0] n20070_o;
  wire [31:0] n20071_o;
  wire [31:0] n20074_o;
  wire [31:0] n20075_o;
  wire [31:0] n20076_o;
  wire [63:0] n20077_o;
  wire [31:0] n20084_o;
  wire [31:0] n20085_o;
  wire [31:0] n20088_o;
  wire [31:0] n20089_o;
  wire [63:0] n20090_o;
  wire [31:0] n20096_o;
  wire [31:0] n20097_o;
  wire [31:0] n20098_o;
  wire [31:0] n20101_o;
  wire [31:0] n20102_o;
  wire [31:0] n20103_o;
  wire [63:0] n20104_o;
  wire n20106_o;
  wire n20108_o;
  wire [31:0] n20110_o;
  wire n20118_o;
  localparam [63:0] n20122_o = 64'bX;
  wire n20126_o;
  wire [63:0] n20127_o;
  wire n20129_o;
  wire n20131_o;
  wire n20133_o;
  wire n20135_o;
  wire [12:0] n20136_o;
  reg [63:0] n20137_o;
  wire [28:0] n20138_o;
  wire [1:0] n20139_o;
  wire [28:0] n20140_o;
  wire n20141_o;
  wire [28:0] n20142_o;
  wire n20143_o;
  wire [28:0] n20144_o;
  wire n20145_o;
  wire [28:0] n20146_o;
  wire [2:0] n20147_o;
  wire n20149_o;
  wire n20152_o;
  wire [7:0] n20153_o;
  wire [3:0] n20154_o;
  wire [1:0] n20155_o;
  wire [137:0] n20156_o;
  wire [63:0] n20157_o;
  wire n20158_o;
  wire n20159_o;
  wire [137:0] n20160_o;
  wire n20181_o;
  wire n20182_o;
  wire n20183_o;
  wire n20184_o;
  wire n20185_o;
  wire n20187_o;
  wire [137:0] n20190_o;
  wire [137:0] n20196_o;
  reg [137:0] n20197_q;
  wire [197:0] n20198_o;
  wire [7:0] n20200_data; // mem_rd
  wire [15:0] n20202_data; // mem_rd
  wire [31:0] n20204_data; // mem_rd
  wire [7:0] n20206_data; // mem_rd
  wire [15:0] n20208_data; // mem_rd
  wire [31:0] n20210_data; // mem_rd
  wire [7:0] n20212_data; // mem_rd
  wire [15:0] n20214_data; // mem_rd
  wire [31:0] n20216_data; // mem_rd
  wire [7:0] n20218_data; // mem_rd
  wire [15:0] n20220_data; // mem_rd
  wire [31:0] n20222_data; // mem_rd
  wire n20223_o;
  wire n20224_o;
  wire [31:0] n20225_o;
  wire [31:0] n20226_o;
  wire [31:0] n20227_o;
  wire [31:0] n20228_o;
  wire [63:0] n20229_o;
  assign exec_o_alu_result = n11574_o;
  assign exec_o_dat_d = n11575_o;
  assign exec_o_ctrl_mem = n11576_o;
  assign exec_o_ctrl_wrb = n11577_o;
  assign vec_data_o = n20157_o;
  assign ready_o = n20159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:75:27  */
  assign n11574_o = n20156_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:74:27  */
  assign n11575_o = n20156_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:73:27  */
  assign n11576_o = n20156_o[131:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:31:5  */
  assign n11577_o = n20156_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:29:5  */
  assign n11578_o = {exec_i_flush, exec_i_alu_result, exec_i_mem_result, exec_i_ctrl_mem_wrb, exec_i_ctrl_wrb, exec_i_ctrl_mem, exec_i_ctrl_ex, exec_i_fwd_mem, exec_i_fwd_dec_result, exec_i_fwd_dec, exec_i_imm, exec_i_dat_d, exec_i_dat_b, exec_i_reg_b, exec_i_dat_a, exec_i_reg_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:135:10  */
  assign shuffle_ready = n11594_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:136:10  */
  assign shuffle_data = n11597_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:138:10  */
  assign shuffle_vwidth = n20155_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:139:10  */
  assign shuffle_ssss = n20154_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:140:10  */
  assign shuffle_vn = n20153_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:141:10  */
  assign shuffle_veca = n12416_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:142:10  */
  assign shuffle_vecb = n12364_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:144:10  */
  assign mul = n20198_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:145:10  */
  assign mul_ready = n11620_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:146:10  */
  assign mul_data = n11624_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:148:10  */
  assign custom_ready = n11627_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:149:10  */
  assign custom_data = n11630_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:153:10  */
  assign ena = n20185_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:154:10  */
  assign r = n20197_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:154:13  */
  assign rin = n20160_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:161:12  */
  assign shuffle_block_shufflei0_ready = shuffle_block_shuffle_unit_shufflei0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:162:12  */
  assign shuffle_block_shufflei0_data = shuffle_block_shuffle_unit_shufflei0_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:163:12  */
  assign shuffle_block_shuffle_start = n11589_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:40  */
  assign n11582_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:48  */
  assign n11583_o = n11582_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:56  */
  assign n11585_o = n11583_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:79  */
  assign n11586_o = n11578_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:85  */
  assign n11587_o = ~n11586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:68  */
  assign n11588_o = n11585_o & n11587_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:167:28  */
  assign n11589_o = n11588_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:169:7  */
  shuffle shuffle_block_shuffle_unit_shufflei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .start_i(shuffle_block_shuffle_start),
    .veca_i(shuffle_veca),
    .vecb_i(shuffle_vecb),
    .vn_i(shuffle_vn),
    .ssss_i(shuffle_ssss),
    .vwidth_i(shuffle_vwidth),
    .ready_o(shuffle_block_shuffle_unit_shufflei0_ready_o),
    .data_o(shuffle_block_shuffle_unit_shufflei0_data_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:186:38  */
  assign n11594_o = 1'b1 ? shuffle_block_shufflei0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:187:38  */
  assign n11597_o = 1'b1 ? shuffle_block_shufflei0_data : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:195:12  */
  assign mac_block_muli0_ready = mac_block_mac_unit_muli0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:196:12  */
  assign mac_block_muli0_mul = mac_block_mac_unit_muli0_mul_o_result; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:197:12  */
  assign mac_block_mul_start = n11607_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:36  */
  assign n11600_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:44  */
  assign n11601_o = n11600_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:52  */
  assign n11603_o = n11601_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:74  */
  assign n11604_o = n11578_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:80  */
  assign n11605_o = ~n11604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:63  */
  assign n11606_o = n11603_o & n11605_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:201:24  */
  assign n11607_o = n11606_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:203:7  */
  simd_mul mac_block_mac_unit_muli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .start_i(mac_block_mul_start),
    .mul_i_size(n11609_o),
    .mul_i_dt(n11610_o),
    .mul_i_mac(n11611_o),
    .mul_i_op(n11612_o),
    .mul_i_long(n11613_o),
    .mul_i_op_a(n11614_o),
    .mul_i_op_b(n11615_o),
    .mul_i_op_c(n11616_o),
    .mul_o_result(mac_block_mac_unit_muli0_mul_o_result),
    .ready_o(mac_block_mac_unit_muli0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:31:12  */
  assign n11609_o = mul[1:0];
  assign n11610_o = mul[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:294:14  */
  assign n11611_o = mul[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11612_o = mul[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:293:14  */
  assign n11613_o = mul[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n11614_o = mul[69:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:30:12  */
  assign n11615_o = mul[133:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:30:12  */
  assign n11616_o = mul[197:134];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:216:35  */
  assign n11620_o = 1'b1 ? mac_block_muli0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:217:28  */
  assign n11622_o = mac_block_muli0_mul[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:217:35  */
  assign n11624_o = 1'b1 ? n11622_o : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:226:12  */
  assign custom_block_customi0_ready = 1'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:227:12  */
  assign custom_block_customi0_result = 64'bX; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:249:37  */
  assign n11627_o = 1'b0 ? custom_block_customi0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:250:37  */
  assign n11630_o = 1'b0 ? custom_block_customi0_result : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:51  */
  assign n11657_o = n11578_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:79  */
  assign n11659_o = n11578_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:128  */
  assign n11661_o = n11578_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:140  */
  assign n11662_o = n11578_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:148  */
  assign n11663_o = n11662_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:162  */
  assign n11664_o = n11578_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11683_o = n11663_o == n11664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11684_o = 1'b1 & n11683_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11687_o = n11684_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11688_o = n11661_o & n11687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11695_o = 1'b1 & n11688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11696_o = n11695_o ? n11659_o : n11657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:284:169  */
  assign n11698_o = n11696_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:51  */
  assign n11700_o = n11578_o[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:79  */
  assign n11702_o = n11578_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:128  */
  assign n11704_o = n11578_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:140  */
  assign n11705_o = n11578_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:148  */
  assign n11706_o = n11705_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:162  */
  assign n11707_o = n11578_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11726_o = n11706_o == n11707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11727_o = 1'b1 & n11726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11730_o = n11727_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11731_o = n11704_o & n11730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11738_o = 1'b1 & n11731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11739_o = n11738_o ? n11702_o : n11700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:285:169  */
  assign n11741_o = n11739_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:51  */
  assign n11743_o = n11578_o[135:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:79  */
  assign n11745_o = n11578_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:128  */
  assign n11747_o = n11578_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:140  */
  assign n11748_o = n11578_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:148  */
  assign n11749_o = n11748_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:162  */
  assign n11750_o = n11578_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11769_o = n11749_o == n11750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11770_o = 1'b1 & n11769_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11773_o = n11770_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11774_o = n11747_o & n11773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11781_o = 1'b1 & n11774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11782_o = n11781_o ? n11745_o : n11743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:287:169  */
  assign n11784_o = n11782_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:51  */
  assign n11786_o = n11578_o[135:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:79  */
  assign n11788_o = n11578_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:128  */
  assign n11790_o = n11578_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:140  */
  assign n11791_o = n11578_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:148  */
  assign n11792_o = n11791_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:162  */
  assign n11793_o = n11578_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11812_o = n11792_o == n11793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11813_o = 1'b1 & n11812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11816_o = n11813_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11817_o = n11790_o & n11816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11824_o = 1'b1 & n11817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11825_o = n11824_o ? n11788_o : n11786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:288:169  */
  assign n11827_o = n11825_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:51  */
  assign n11829_o = n11578_o[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:88  */
  assign n11832_o = n11578_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:137  */
  assign n11834_o = n11578_o[236];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:149  */
  assign n11835_o = n11578_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:157  */
  assign n11836_o = n11835_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:171  */
  assign n11837_o = n11578_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:180  */
  assign n11838_o = n11837_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11857_o = n11836_o == n11838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11858_o = 1'b1 & n11857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11861_o = n11858_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11862_o = n11834_o & n11861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11869_o = 1'b1 & n11862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11870_o = n11869_o ? n11832_o : n11829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:290:187  */
  assign n11872_o = n11870_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:51  */
  assign n11874_o = n11578_o[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:88  */
  assign n11877_o = n11578_o[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:137  */
  assign n11879_o = n11578_o[237];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:149  */
  assign n11880_o = n11578_o[237:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:157  */
  assign n11881_o = n11880_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:171  */
  assign n11882_o = n11578_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:180  */
  assign n11883_o = n11882_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11902_o = n11881_o == n11883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11903_o = 1'b1 & n11902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11906_o = n11903_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11907_o = n11879_o & n11906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:31  */
  assign n11914_o = 1'b1 & n11907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:618:5  */
  assign n11915_o = n11914_o ? n11877_o : n11874_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:291:187  */
  assign n11917_o = n11915_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:15  */
  assign n11918_o = n11578_o[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:302:43  */
  assign n11923_o = n11578_o[340:337];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:303:43  */
  assign n11924_o = n11578_o[346:341];
  assign n11925_o = {n11924_o, n11923_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:298:5  */
  assign n11926_o = {1'b0, 1'b0};
  assign n11927_o = {2'b00, 4'b0000};
  assign n11928_o = n11925_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n11929_o = n11918_o ? n11926_o : n11928_o;
  assign n11930_o = n11925_o[3:2];
  assign n11931_o = r[131:130];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n11932_o = n11918_o ? n11931_o : n11930_o;
  assign n11933_o = n11925_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:296:5  */
  assign n11934_o = n11918_o ? n11927_o : n11933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:15  */
  assign n11938_o = n11578_o[349:347];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:28  */
  assign n11939_o = n11938_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:310:43  */
  assign n11940_o = n11578_o[413:350];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:312:43  */
  assign n11941_o = n11578_o[477:414];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:309:5  */
  assign n11942_o = n11939_o ? n11940_o : n11941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:42  */
  assign n11944_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:49  */
  assign n11945_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:54  */
  assign n11946_o = n11945_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:63  */
  assign n11947_o = n11946_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:77  */
  assign n11948_o = n11578_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11967_o = n11947_o == n11948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11968_o = 1'b1 & n11967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11971_o = n11968_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11972_o = n11944_o & n11971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:319:53  */
  assign n11973_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:44  */
  assign n11975_o = n11578_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:56  */
  assign n11976_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:64  */
  assign n11977_o = n11976_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:78  */
  assign n11978_o = n11578_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11997_o = n11977_o == n11978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11998_o = 1'b1 & n11997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12001_o = n11998_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12002_o = n11975_o & n12001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:321:46  */
  assign n12003_o = n11942_o[31:0];
  assign n12004_o = {n11741_o, n11698_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:323:45  */
  assign n12005_o = n12004_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:320:5  */
  assign n12006_o = n12002_o ? n12003_o : n12005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:318:5  */
  assign n12007_o = n11972_o ? n11973_o : n12006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:42  */
  assign n12009_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:49  */
  assign n12010_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:54  */
  assign n12011_o = n12010_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:63  */
  assign n12012_o = n12011_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:77  */
  assign n12013_o = n11578_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12032_o = n12012_o == n12013_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12033_o = 1'b1 & n12032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12036_o = n12033_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12037_o = n12009_o & n12036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:327:53  */
  assign n12038_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:44  */
  assign n12040_o = n11578_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:56  */
  assign n12041_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:64  */
  assign n12042_o = n12041_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:78  */
  assign n12043_o = n11578_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12062_o = n12042_o == n12043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12063_o = 1'b1 & n12062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12066_o = n12063_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12067_o = n12040_o & n12066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:329:46  */
  assign n12068_o = n11942_o[63:32];
  assign n12069_o = {n11741_o, n11698_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:331:45  */
  assign n12070_o = n12069_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:328:5  */
  assign n12071_o = n12067_o ? n12068_o : n12070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:326:5  */
  assign n12072_o = n12037_o ? n12038_o : n12071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:42  */
  assign n12074_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:49  */
  assign n12075_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:54  */
  assign n12076_o = n12075_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:63  */
  assign n12077_o = n12076_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:77  */
  assign n12078_o = n11578_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12097_o = n12077_o == n12078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12098_o = 1'b1 & n12097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12101_o = n12098_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12102_o = n12074_o & n12101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:335:53  */
  assign n12103_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:44  */
  assign n12105_o = n11578_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:56  */
  assign n12106_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:64  */
  assign n12107_o = n12106_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:78  */
  assign n12108_o = n11578_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12127_o = n12107_o == n12108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12128_o = 1'b1 & n12127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12131_o = n12128_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12132_o = n12105_o & n12131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:337:46  */
  assign n12133_o = n11942_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n12134_o = {n11827_o, n11784_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:339:45  */
  assign n12135_o = n12134_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:336:5  */
  assign n12136_o = n12132_o ? n12133_o : n12135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:334:5  */
  assign n12137_o = n12102_o ? n12103_o : n12136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:42  */
  assign n12139_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:49  */
  assign n12140_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:54  */
  assign n12141_o = n12140_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:63  */
  assign n12142_o = n12141_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:77  */
  assign n12143_o = n11578_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12162_o = n12142_o == n12143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12163_o = 1'b1 & n12162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12166_o = n12163_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12167_o = n12139_o & n12166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:343:53  */
  assign n12168_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:44  */
  assign n12170_o = n11578_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:56  */
  assign n12171_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:64  */
  assign n12172_o = n12171_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:78  */
  assign n12173_o = n11578_o[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12192_o = n12172_o == n12173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12193_o = 1'b1 & n12192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12196_o = n12193_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12197_o = n12170_o & n12196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:345:46  */
  assign n12198_o = n11942_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12199_o = {n11827_o, n11784_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:347:45  */
  assign n12200_o = n12199_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:344:5  */
  assign n12201_o = n12197_o ? n12198_o : n12200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:342:5  */
  assign n12202_o = n12167_o ? n12168_o : n12201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:42  */
  assign n12204_o = r[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:49  */
  assign n12205_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:54  */
  assign n12206_o = n12205_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:63  */
  assign n12207_o = n12206_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:77  */
  assign n12208_o = n11578_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:86  */
  assign n12209_o = n12208_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12228_o = n12207_o == n12209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12229_o = 1'b1 & n12228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12232_o = n12229_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12233_o = n12204_o & n12232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:351:53  */
  assign n12234_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:44  */
  assign n12236_o = n11578_o[306];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:56  */
  assign n12237_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:64  */
  assign n12238_o = n12237_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:78  */
  assign n12239_o = n11578_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:87  */
  assign n12240_o = n12239_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12259_o = n12238_o == n12240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12260_o = 1'b1 & n12259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12263_o = n12260_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12264_o = n12236_o & n12263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:353:46  */
  assign n12265_o = n11942_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n12266_o = {n11917_o, n11872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:355:45  */
  assign n12267_o = n12266_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:352:5  */
  assign n12268_o = n12264_o ? n12265_o : n12267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:350:5  */
  assign n12269_o = n12233_o ? n12234_o : n12268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:42  */
  assign n12271_o = r[137];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:49  */
  assign n12272_o = r[137:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:54  */
  assign n12273_o = n12272_o[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:63  */
  assign n12274_o = n12273_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:77  */
  assign n12275_o = n11578_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:86  */
  assign n12276_o = n12275_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12295_o = n12274_o == n12276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12296_o = 1'b1 & n12295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12299_o = n12296_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12300_o = n12271_o & n12299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:359:53  */
  assign n12301_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:44  */
  assign n12303_o = n11578_o[307];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:56  */
  assign n12304_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:64  */
  assign n12305_o = n12304_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:78  */
  assign n12306_o = n11578_o[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:87  */
  assign n12307_o = n12306_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n12326_o = n12305_o == n12307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n12327_o = 1'b1 & n12326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n12330_o = n12327_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n12331_o = n12303_o & n12330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:361:46  */
  assign n12332_o = n11942_o[63:32];
  assign n12333_o = {n11917_o, n11872_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:363:45  */
  assign n12334_o = n12333_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:360:5  */
  assign n12335_o = n12331_o ? n12332_o : n12334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:358:5  */
  assign n12336_o = n12300_o ? n12301_o : n12335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n12337_o = {n12336_o, n12269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:371:57  */
  assign n12340_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:371:65  */
  assign n12341_o = n12340_o[8:7];
  assign n12347_o = {n12072_o, n12007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n12350_o = n12341_o == 2'b01;
  assign n12351_o = {n12072_o, n12007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n12352_o = n12351_o[31:0];
  assign n12353_o = {n12072_o, n12007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n12354_o = n12353_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n12355_o = {n12352_o, n12354_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n12357_o = n12341_o == 2'b10;
  assign n12358_o = {n12072_o, n12007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n12359_o = n12358_o[63:32];
  assign n12360_o = {n12072_o, n12007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n12361_o = n12360_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n12362_o = {n12359_o, n12361_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12363_o = n12357_o ? n12362_o : n12347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12364_o = n12350_o ? n12355_o : n12363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:372:57  */
  assign n12366_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:372:65  */
  assign n12367_o = n12366_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12373_o = {n12202_o, n12137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n12376_o = n12367_o == 2'b01;
  assign n12377_o = {n12202_o, n12137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n12378_o = n12377_o[31:0];
  assign n12379_o = {n12202_o, n12137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n12380_o = n12379_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n12381_o = {n12378_o, n12380_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n12383_o = n12367_o == 2'b10;
  assign n12384_o = {n12202_o, n12137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n12385_o = n12384_o[63:32];
  assign n12386_o = {n12202_o, n12137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n12387_o = n12386_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n12388_o = {n12385_o, n12387_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12389_o = n12383_o ? n12388_o : n12373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12390_o = n12376_o ? n12381_o : n12389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:373:57  */
  assign n12392_o = n11578_o[307:302];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:373:65  */
  assign n12393_o = n12392_o[5:4];
  assign n12399_o = {n12336_o, n12269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:12  */
  assign n12402_o = n12393_o == 2'b01;
  assign n12403_o = {n12336_o, n12269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:20  */
  assign n12404_o = n12403_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n12405_o = {n12336_o, n12269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:35  */
  assign n12406_o = n12405_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:51:30  */
  assign n12407_o = {n12404_o, n12406_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:15  */
  assign n12409_o = n12393_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12410_o = {n12336_o, n12269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:20  */
  assign n12411_o = n12410_o[63:32];
  assign n12412_o = {n12336_o, n12269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:36  */
  assign n12413_o = n12412_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:53:31  */
  assign n12414_o = {n12411_o, n12413_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12415_o = n12409_o ? n12414_o : n12399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12416_o = n12402_o ? n12407_o : n12415_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:15  */
  assign n12417_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:23  */
  assign n12418_o = n12417_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:34  */
  assign n12420_o = n12418_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:382:52  */
  assign n12421_o = n11578_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:382:52  */
  assign n12422_o = n11578_o[231:200];
  assign n12423_o = {n12421_o, n12422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:381:5  */
  assign n12424_o = n12420_o ? n12423_o : n12364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:17  */
  assign n12425_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:25  */
  assign n12426_o = n12425_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:35  */
  assign n12428_o = n12426_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:19  */
  assign n12429_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:27  */
  assign n12430_o = n12429_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:32  */
  assign n12432_o = n12430_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12436_o = n12381_o[15:8];
  assign n12437_o = n12388_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12438_o = n12373_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12439_o = n12383_o ? n12437_o : n12438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12440_o = n12376_o ? n12436_o : n12439_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12441_o = n12432_o ? 8'b00000000 : n12440_o;
  assign n12442_o = n12435_o[7:0];
  assign n12443_o = n12381_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n12444_o = n12388_o[23:16];
  assign n12445_o = n12373_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12446_o = n12383_o ? n12444_o : n12445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12447_o = n12376_o ? n12443_o : n12446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12448_o = n12432_o ? n12447_o : n12442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12449_o = n12435_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12450_o = n12432_o ? 8'b00000000 : n12449_o;
  assign n12451_o = {n12450_o, n12448_o, n12441_o};
  assign n12452_o = n12381_o[31:8];
  assign n12453_o = n12388_o[31:8];
  assign n12454_o = n12373_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12455_o = n12383_o ? n12453_o : n12454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12456_o = n12376_o ? n12452_o : n12455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:7  */
  assign n12457_o = n12428_o ? n12451_o : n12456_o;
  assign n12463_o = n12381_o[7:0];
  assign n12464_o = n12388_o[7:0];
  assign n12465_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12466_o = n12383_o ? n12464_o : n12465_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12467_o = n12376_o ? n12463_o : n12466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:17  */
  assign n12468_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:25  */
  assign n12469_o = n12468_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:35  */
  assign n12471_o = n12469_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:19  */
  assign n12472_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:27  */
  assign n12473_o = n12472_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:32  */
  assign n12475_o = n12473_o == 2'b01;
  assign n12479_o = n12381_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12480_o = n12388_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n12481_o = n12373_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12482_o = n12383_o ? n12480_o : n12481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12483_o = n12376_o ? n12479_o : n12482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12484_o = n12475_o ? 8'b00000000 : n12483_o;
  assign n12485_o = n12478_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12486_o = n12381_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12487_o = n12388_o[55:48];
  assign n12488_o = n12373_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12489_o = n12383_o ? n12487_o : n12488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12490_o = n12376_o ? n12486_o : n12489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12491_o = n12475_o ? n12490_o : n12485_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12492_o = n12478_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:387:9  */
  assign n12493_o = n12475_o ? 8'b00000000 : n12492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12494_o = {n12493_o, n12491_o, n12484_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12495_o = n12381_o[63:40];
  assign n12496_o = n12388_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12497_o = n12373_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12498_o = n12383_o ? n12496_o : n12497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12499_o = n12376_o ? n12495_o : n12498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:386:7  */
  assign n12500_o = n12471_o ? n12494_o : n12499_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12501_o = n12381_o[39:32];
  assign n12502_o = n12388_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n12503_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12504_o = n12383_o ? n12502_o : n12503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12505_o = n12376_o ? n12501_o : n12504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:15  */
  assign n12506_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:23  */
  assign n12507_o = n12506_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:34  */
  assign n12509_o = n12507_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:19  */
  assign n12510_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:27  */
  assign n12511_o = n12510_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:32  */
  assign n12513_o = n12511_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:404:52  */
  assign n12514_o = n12364_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:405:52  */
  assign n12515_o = n12364_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:406:52  */
  assign n12516_o = n12364_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:407:52  */
  assign n12517_o = n12364_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:409:52  */
  assign n12518_o = n12364_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:410:52  */
  assign n12519_o = n12364_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n12520_o = {n12519_o, n12518_o};
  assign n12521_o = {n12517_o, n12516_o, n12515_o, n12514_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:403:9  */
  assign n12522_o = n12513_o ? n12521_o : n12520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12523_o = n12355_o[63:32];
  assign n12524_o = n12362_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n12525_o = n12347_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12526_o = n12357_o ? n12524_o : n12525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12527_o = n12350_o ? n12523_o : n12526_o;
  assign n12528_o = {n12527_o, n12522_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:413:45  */
  assign n12529_o = n12528_o[31:0];
  assign n12530_o = {n12529_o, n12522_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12531_o = n12509_o ? n12530_o : n12364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:15  */
  assign n12532_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:23  */
  assign n12533_o = n12532_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:34  */
  assign n12535_o = n12533_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:49  */
  assign n12536_o = n12390_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:36  */
  assign n12537_o = ~n12536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:245:48  */
  assign n12538_o = n12381_o[63:32];
  assign n12539_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n12540_o = n12373_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12541_o = n12383_o ? n12539_o : n12540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12542_o = n12376_o ? n12538_o : n12541_o;
  assign n12543_o = {n12542_o, n12537_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:49  */
  assign n12544_o = n12543_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:423:36  */
  assign n12545_o = ~n12544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:18  */
  assign n12546_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:26  */
  assign n12547_o = n12546_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:37  */
  assign n12549_o = n12547_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:427:43  */
  assign n12550_o = n11578_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:427:43  */
  assign n12551_o = n11578_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:18  */
  assign n12552_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:26  */
  assign n12553_o = n12552_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:37  */
  assign n12555_o = n12553_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:47  */
  assign n12556_o = n11578_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:36  */
  assign n12557_o = ~n12556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:47  */
  assign n12558_o = n11578_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:431:36  */
  assign n12559_o = ~n12558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:18  */
  assign n12560_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:26  */
  assign n12561_o = n12560_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:37  */
  assign n12563_o = n12561_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:19  */
  assign n12564_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:27  */
  assign n12565_o = n12564_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:32  */
  assign n12567_o = n12565_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:436:52  */
  assign n12568_o = n12364_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:437:52  */
  assign n12569_o = n12364_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:438:52  */
  assign n12570_o = n12364_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:439:52  */
  assign n12571_o = n12364_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:441:52  */
  assign n12572_o = n12364_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:442:52  */
  assign n12573_o = n12364_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:116:14  */
  assign n12574_o = {n12573_o, n12572_o};
  assign n12575_o = {n12571_o, n12570_o, n12569_o, n12568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:435:9  */
  assign n12576_o = n12567_o ? n12575_o : n12574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12577_o = n12381_o[63:32];
  assign n12578_o = n12388_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:106:12  */
  assign n12579_o = n12373_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12580_o = n12383_o ? n12578_o : n12579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12581_o = n12376_o ? n12577_o : n12580_o;
  assign n12582_o = {n12581_o, n12576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:445:45  */
  assign n12583_o = n12582_o[31:0];
  assign n12584_o = {n12583_o, n12576_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12585_o = n12563_o ? n12584_o : n12390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:579:12  */
  assign n12586_o = {n12559_o, n12557_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12587_o = n12555_o ? n12586_o : n12585_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:579:12  */
  assign n12588_o = {n12551_o, n12550_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12589_o = n12549_o ? n12588_o : n12587_o;
  assign n12590_o = {n12545_o, n12537_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12591_o = n12535_o ? n12590_o : n12589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:17  */
  assign n12592_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:25  */
  assign n12593_o = n12592_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:35  */
  assign n12595_o = n12593_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:19  */
  assign n12596_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:27  */
  assign n12597_o = n12596_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:32  */
  assign n12599_o = n12597_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:21  */
  assign n12600_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:29  */
  assign n12601_o = n12600_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:32  */
  assign n12603_o = n12601_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12606_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12607_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12608_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12609_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12610_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12611_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12612_o = n12531_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n12613_o = n12531_o[7];
  assign n12614_o = {n12606_o, n12607_o, n12608_o, n12609_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:165:14  */
  assign n12615_o = {n12610_o, n12611_o, n12612_o, n12613_o};
  assign n12616_o = {n12614_o, n12615_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:164:14  */
  assign n12617_o = n12530_o[7:0];
  assign n12618_o = n12355_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:163:14  */
  assign n12619_o = n12362_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  assign n12620_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12621_o = n12357_o ? n12619_o : n12620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12622_o = n12350_o ? n12618_o : n12621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12623_o = n12509_o ? n12617_o : n12622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  assign n12624_o = n12530_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:160:14  */
  assign n12625_o = n12355_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n12626_o = n12362_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:159:14  */
  assign n12627_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12628_o = n12357_o ? n12626_o : n12627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12629_o = n12350_o ? n12625_o : n12628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12630_o = n12509_o ? n12624_o : n12629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:157:14  */
  assign n12631_o = {n12630_o, n12616_o, n12623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12632_o = n12631_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:156:14  */
  assign n12633_o = n12530_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:150:5  */
  assign n12634_o = n12355_o[7:0];
  assign n12635_o = n12362_o[7:0];
  assign n12636_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12637_o = n12357_o ? n12635_o : n12636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12638_o = n12350_o ? n12634_o : n12637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12639_o = n12509_o ? n12633_o : n12638_o;
  assign n12640_o = n12530_o[63:16];
  assign n12641_o = n12355_o[63:16];
  assign n12642_o = n12362_o[63:16];
  assign n12643_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12644_o = n12357_o ? n12642_o : n12643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12645_o = n12350_o ? n12641_o : n12644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12646_o = n12509_o ? n12640_o : n12645_o;
  assign n12647_o = {n12646_o, n12616_o, n12639_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12648_o = n12647_o[23];
  assign n12649_o = n12530_o[7:0];
  assign n12650_o = n12355_o[7:0];
  assign n12651_o = n12362_o[7:0];
  assign n12652_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12653_o = n12357_o ? n12651_o : n12652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12654_o = n12350_o ? n12650_o : n12653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12655_o = n12509_o ? n12649_o : n12654_o;
  assign n12656_o = n12530_o[63:16];
  assign n12657_o = n12355_o[63:16];
  assign n12658_o = n12362_o[63:16];
  assign n12659_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12660_o = n12357_o ? n12658_o : n12659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12661_o = n12350_o ? n12657_o : n12660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12662_o = n12509_o ? n12656_o : n12661_o;
  assign n12663_o = {n12662_o, n12616_o, n12655_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12664_o = n12663_o[23];
  assign n12665_o = n12530_o[7:0];
  assign n12666_o = n12355_o[7:0];
  assign n12667_o = n12362_o[7:0];
  assign n12668_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12669_o = n12357_o ? n12667_o : n12668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12670_o = n12350_o ? n12666_o : n12669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12671_o = n12509_o ? n12665_o : n12670_o;
  assign n12672_o = n12530_o[63:16];
  assign n12673_o = n12355_o[63:16];
  assign n12674_o = n12362_o[63:16];
  assign n12675_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12676_o = n12357_o ? n12674_o : n12675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12677_o = n12350_o ? n12673_o : n12676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12678_o = n12509_o ? n12672_o : n12677_o;
  assign n12679_o = {n12678_o, n12616_o, n12671_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12680_o = n12679_o[23];
  assign n12681_o = n12530_o[7:0];
  assign n12682_o = n12355_o[7:0];
  assign n12683_o = n12362_o[7:0];
  assign n12684_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12685_o = n12357_o ? n12683_o : n12684_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12686_o = n12350_o ? n12682_o : n12685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12687_o = n12509_o ? n12681_o : n12686_o;
  assign n12688_o = n12530_o[63:16];
  assign n12689_o = n12355_o[63:16];
  assign n12690_o = n12362_o[63:16];
  assign n12691_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12692_o = n12357_o ? n12690_o : n12691_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12693_o = n12350_o ? n12689_o : n12692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12694_o = n12509_o ? n12688_o : n12693_o;
  assign n12695_o = {n12694_o, n12616_o, n12687_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12696_o = n12695_o[23];
  assign n12697_o = n12530_o[7:0];
  assign n12698_o = n12355_o[7:0];
  assign n12699_o = n12362_o[7:0];
  assign n12700_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12701_o = n12357_o ? n12699_o : n12700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12702_o = n12350_o ? n12698_o : n12701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12703_o = n12509_o ? n12697_o : n12702_o;
  assign n12704_o = n12530_o[63:16];
  assign n12705_o = n12355_o[63:16];
  assign n12706_o = n12362_o[63:16];
  assign n12707_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12708_o = n12357_o ? n12706_o : n12707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12709_o = n12350_o ? n12705_o : n12708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12710_o = n12509_o ? n12704_o : n12709_o;
  assign n12711_o = {n12710_o, n12616_o, n12703_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12712_o = n12711_o[23];
  assign n12713_o = n12530_o[7:0];
  assign n12714_o = n12355_o[7:0];
  assign n12715_o = n12362_o[7:0];
  assign n12716_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12717_o = n12357_o ? n12715_o : n12716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12718_o = n12350_o ? n12714_o : n12717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12719_o = n12509_o ? n12713_o : n12718_o;
  assign n12720_o = n12530_o[63:16];
  assign n12721_o = n12355_o[63:16];
  assign n12722_o = n12362_o[63:16];
  assign n12723_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12724_o = n12357_o ? n12722_o : n12723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12725_o = n12350_o ? n12721_o : n12724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12726_o = n12509_o ? n12720_o : n12725_o;
  assign n12727_o = {n12726_o, n12616_o, n12719_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12728_o = n12727_o[23];
  assign n12729_o = n12530_o[7:0];
  assign n12730_o = n12355_o[7:0];
  assign n12731_o = n12362_o[7:0];
  assign n12732_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12733_o = n12357_o ? n12731_o : n12732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12734_o = n12350_o ? n12730_o : n12733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12735_o = n12509_o ? n12729_o : n12734_o;
  assign n12736_o = n12530_o[63:16];
  assign n12737_o = n12355_o[63:16];
  assign n12738_o = n12362_o[63:16];
  assign n12739_o = n12347_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12740_o = n12357_o ? n12738_o : n12739_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12741_o = n12350_o ? n12737_o : n12740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12742_o = n12509_o ? n12736_o : n12741_o;
  assign n12743_o = {n12742_o, n12616_o, n12735_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n12744_o = n12743_o[23];
  assign n12745_o = {n12632_o, n12648_o, n12664_o, n12680_o};
  assign n12746_o = {n12696_o, n12712_o, n12728_o, n12744_o};
  assign n12747_o = {n12745_o, n12746_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n12748_o = n12603_o ? 8'b00000000 : n12616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n12749_o = n12603_o ? 8'b00000000 : n12747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:21  */
  assign n12750_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:29  */
  assign n12751_o = n12750_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:32  */
  assign n12753_o = n12751_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12755_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12756_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12757_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12758_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12759_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12760_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12761_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12762_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12763_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12764_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12765_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12766_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12767_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12768_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12769_o = n12531_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n12770_o = n12531_o[15];
  assign n12771_o = {n12755_o, n12756_o, n12757_o, n12758_o};
  assign n12772_o = {n12759_o, n12760_o, n12761_o, n12762_o};
  assign n12773_o = {n12763_o, n12764_o, n12765_o, n12766_o};
  assign n12774_o = {n12767_o, n12768_o, n12769_o, n12770_o};
  assign n12775_o = {n12771_o, n12772_o, n12773_o, n12774_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:11  */
  assign n12776_o = n12753_o ? 16'b0000000000000000 : n12775_o;
  assign n12777_o = n12530_o[15:8];
  assign n12778_o = n12355_o[15:8];
  assign n12779_o = n12362_o[15:8];
  assign n12780_o = n12347_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12781_o = n12357_o ? n12779_o : n12780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12782_o = n12350_o ? n12778_o : n12781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12783_o = n12509_o ? n12777_o : n12782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n12784_o = n12599_o ? n12748_o : n12783_o;
  assign n12785_o = n12776_o[7:0];
  assign n12786_o = n12530_o[23:16];
  assign n12787_o = n12355_o[23:16];
  assign n12788_o = n12362_o[23:16];
  assign n12789_o = n12347_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12790_o = n12357_o ? n12788_o : n12789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12791_o = n12350_o ? n12787_o : n12790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12792_o = n12509_o ? n12786_o : n12791_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n12793_o = n12599_o ? n12792_o : n12785_o;
  assign n12794_o = n12776_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n12795_o = n12599_o ? n12749_o : n12794_o;
  assign n12796_o = {n12795_o, n12793_o, n12784_o};
  assign n12797_o = n12530_o[31:8];
  assign n12798_o = n12355_o[31:8];
  assign n12799_o = n12362_o[31:8];
  assign n12800_o = n12347_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12801_o = n12357_o ? n12799_o : n12800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12802_o = n12350_o ? n12798_o : n12801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12803_o = n12509_o ? n12797_o : n12802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:7  */
  assign n12804_o = n12595_o ? n12796_o : n12803_o;
  assign n12805_o = n12530_o[63:32];
  assign n12806_o = n12355_o[63:32];
  assign n12807_o = n12362_o[63:32];
  assign n12808_o = n12347_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12809_o = n12357_o ? n12807_o : n12808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12810_o = n12350_o ? n12806_o : n12809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12811_o = n12509_o ? n12805_o : n12810_o;
  assign n12812_o = n12530_o[7:0];
  assign n12813_o = n12355_o[7:0];
  assign n12814_o = n12362_o[7:0];
  assign n12815_o = n12347_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12816_o = n12357_o ? n12814_o : n12815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12817_o = n12350_o ? n12813_o : n12816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n12818_o = n12509_o ? n12812_o : n12817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:19  */
  assign n12819_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:27  */
  assign n12820_o = n12819_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:39  */
  assign n12821_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:47  */
  assign n12822_o = n12821_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:52  */
  assign n12824_o = n12822_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:41  */
  assign n12825_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:49  */
  assign n12826_o = n12825_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:52  */
  assign n12828_o = n12826_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12831_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12832_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12833_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12834_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12835_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12836_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12837_o = n12591_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n12838_o = n12591_o[7];
  assign n12839_o = {n12831_o, n12832_o, n12833_o, n12834_o};
  assign n12840_o = {n12835_o, n12836_o, n12837_o, n12838_o};
  assign n12841_o = {n12839_o, n12840_o};
  assign n12842_o = n12590_o[7:0];
  assign n12843_o = n12588_o[7:0];
  assign n12844_o = n12586_o[7:0];
  assign n12845_o = n12584_o[7:0];
  assign n12846_o = n12381_o[7:0];
  assign n12847_o = n12388_o[7:0];
  assign n12848_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12849_o = n12383_o ? n12847_o : n12848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12850_o = n12376_o ? n12846_o : n12849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12851_o = n12563_o ? n12845_o : n12850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12852_o = n12555_o ? n12844_o : n12851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12853_o = n12549_o ? n12843_o : n12852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12854_o = n12535_o ? n12842_o : n12853_o;
  assign n12855_o = n12590_o[63:16];
  assign n12856_o = n12588_o[63:16];
  assign n12857_o = n12586_o[63:16];
  assign n12858_o = n12584_o[63:16];
  assign n12859_o = n12381_o[63:16];
  assign n12860_o = n12388_o[63:16];
  assign n12861_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12862_o = n12383_o ? n12860_o : n12861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12863_o = n12376_o ? n12859_o : n12862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12864_o = n12563_o ? n12858_o : n12863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12865_o = n12555_o ? n12857_o : n12864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12866_o = n12549_o ? n12856_o : n12865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12867_o = n12535_o ? n12855_o : n12866_o;
  assign n12868_o = {n12867_o, n12841_o, n12854_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12869_o = n12868_o[23];
  assign n12870_o = n12590_o[7:0];
  assign n12871_o = n12588_o[7:0];
  assign n12872_o = n12586_o[7:0];
  assign n12873_o = n12584_o[7:0];
  assign n12874_o = n12381_o[7:0];
  assign n12875_o = n12388_o[7:0];
  assign n12876_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12877_o = n12383_o ? n12875_o : n12876_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12878_o = n12376_o ? n12874_o : n12877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12879_o = n12563_o ? n12873_o : n12878_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12880_o = n12555_o ? n12872_o : n12879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12881_o = n12549_o ? n12871_o : n12880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12882_o = n12535_o ? n12870_o : n12881_o;
  assign n12883_o = n12590_o[63:16];
  assign n12884_o = n12588_o[63:16];
  assign n12885_o = n12586_o[63:16];
  assign n12886_o = n12584_o[63:16];
  assign n12887_o = n12381_o[63:16];
  assign n12888_o = n12388_o[63:16];
  assign n12889_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12890_o = n12383_o ? n12888_o : n12889_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12891_o = n12376_o ? n12887_o : n12890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12892_o = n12563_o ? n12886_o : n12891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12893_o = n12555_o ? n12885_o : n12892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12894_o = n12549_o ? n12884_o : n12893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12895_o = n12535_o ? n12883_o : n12894_o;
  assign n12896_o = {n12895_o, n12841_o, n12882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12897_o = n12896_o[23];
  assign n12898_o = n12590_o[7:0];
  assign n12899_o = n12588_o[7:0];
  assign n12900_o = n12586_o[7:0];
  assign n12901_o = n12584_o[7:0];
  assign n12902_o = n12381_o[7:0];
  assign n12903_o = n12388_o[7:0];
  assign n12904_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12905_o = n12383_o ? n12903_o : n12904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12906_o = n12376_o ? n12902_o : n12905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12907_o = n12563_o ? n12901_o : n12906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12908_o = n12555_o ? n12900_o : n12907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12909_o = n12549_o ? n12899_o : n12908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12910_o = n12535_o ? n12898_o : n12909_o;
  assign n12911_o = n12590_o[63:16];
  assign n12912_o = n12588_o[63:16];
  assign n12913_o = n12586_o[63:16];
  assign n12914_o = n12584_o[63:16];
  assign n12915_o = n12381_o[63:16];
  assign n12916_o = n12388_o[63:16];
  assign n12917_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12918_o = n12383_o ? n12916_o : n12917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12919_o = n12376_o ? n12915_o : n12918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12920_o = n12563_o ? n12914_o : n12919_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12921_o = n12555_o ? n12913_o : n12920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12922_o = n12549_o ? n12912_o : n12921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12923_o = n12535_o ? n12911_o : n12922_o;
  assign n12924_o = {n12923_o, n12841_o, n12910_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12925_o = n12924_o[23];
  assign n12926_o = n12590_o[7:0];
  assign n12927_o = n12588_o[7:0];
  assign n12928_o = n12586_o[7:0];
  assign n12929_o = n12584_o[7:0];
  assign n12930_o = n12381_o[7:0];
  assign n12931_o = n12388_o[7:0];
  assign n12932_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12933_o = n12383_o ? n12931_o : n12932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12934_o = n12376_o ? n12930_o : n12933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12935_o = n12563_o ? n12929_o : n12934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12936_o = n12555_o ? n12928_o : n12935_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12937_o = n12549_o ? n12927_o : n12936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12938_o = n12535_o ? n12926_o : n12937_o;
  assign n12939_o = n12590_o[63:16];
  assign n12940_o = n12588_o[63:16];
  assign n12941_o = n12586_o[63:16];
  assign n12942_o = n12584_o[63:16];
  assign n12943_o = n12381_o[63:16];
  assign n12944_o = n12388_o[63:16];
  assign n12945_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12946_o = n12383_o ? n12944_o : n12945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12947_o = n12376_o ? n12943_o : n12946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12948_o = n12563_o ? n12942_o : n12947_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12949_o = n12555_o ? n12941_o : n12948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12950_o = n12549_o ? n12940_o : n12949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12951_o = n12535_o ? n12939_o : n12950_o;
  assign n12952_o = {n12951_o, n12841_o, n12938_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12953_o = n12952_o[23];
  assign n12954_o = n12590_o[7:0];
  assign n12955_o = n12588_o[7:0];
  assign n12956_o = n12586_o[7:0];
  assign n12957_o = n12584_o[7:0];
  assign n12958_o = n12381_o[7:0];
  assign n12959_o = n12388_o[7:0];
  assign n12960_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12961_o = n12383_o ? n12959_o : n12960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12962_o = n12376_o ? n12958_o : n12961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12963_o = n12563_o ? n12957_o : n12962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12964_o = n12555_o ? n12956_o : n12963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12965_o = n12549_o ? n12955_o : n12964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12966_o = n12535_o ? n12954_o : n12965_o;
  assign n12967_o = n12590_o[63:16];
  assign n12968_o = n12588_o[63:16];
  assign n12969_o = n12586_o[63:16];
  assign n12970_o = n12584_o[63:16];
  assign n12971_o = n12381_o[63:16];
  assign n12972_o = n12388_o[63:16];
  assign n12973_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12974_o = n12383_o ? n12972_o : n12973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12975_o = n12376_o ? n12971_o : n12974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12976_o = n12563_o ? n12970_o : n12975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12977_o = n12555_o ? n12969_o : n12976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12978_o = n12549_o ? n12968_o : n12977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12979_o = n12535_o ? n12967_o : n12978_o;
  assign n12980_o = {n12979_o, n12841_o, n12966_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n12981_o = n12980_o[23];
  assign n12982_o = n12590_o[7:0];
  assign n12983_o = n12588_o[7:0];
  assign n12984_o = n12586_o[7:0];
  assign n12985_o = n12584_o[7:0];
  assign n12986_o = n12381_o[7:0];
  assign n12987_o = n12388_o[7:0];
  assign n12988_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n12989_o = n12383_o ? n12987_o : n12988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n12990_o = n12376_o ? n12986_o : n12989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n12991_o = n12563_o ? n12985_o : n12990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n12992_o = n12555_o ? n12984_o : n12991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n12993_o = n12549_o ? n12983_o : n12992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n12994_o = n12535_o ? n12982_o : n12993_o;
  assign n12995_o = n12590_o[63:16];
  assign n12996_o = n12588_o[63:16];
  assign n12997_o = n12586_o[63:16];
  assign n12998_o = n12584_o[63:16];
  assign n12999_o = n12381_o[63:16];
  assign n13000_o = n12388_o[63:16];
  assign n13001_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13002_o = n12383_o ? n13000_o : n13001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13003_o = n12376_o ? n12999_o : n13002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13004_o = n12563_o ? n12998_o : n13003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13005_o = n12555_o ? n12997_o : n13004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13006_o = n12549_o ? n12996_o : n13005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13007_o = n12535_o ? n12995_o : n13006_o;
  assign n13008_o = {n13007_o, n12841_o, n12994_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n13009_o = n13008_o[23];
  assign n13010_o = n12590_o[7:0];
  assign n13011_o = n12588_o[7:0];
  assign n13012_o = n12586_o[7:0];
  assign n13013_o = n12584_o[7:0];
  assign n13014_o = n12381_o[7:0];
  assign n13015_o = n12388_o[7:0];
  assign n13016_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13017_o = n12383_o ? n13015_o : n13016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13018_o = n12376_o ? n13014_o : n13017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13019_o = n12563_o ? n13013_o : n13018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13020_o = n12555_o ? n13012_o : n13019_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13021_o = n12549_o ? n13011_o : n13020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13022_o = n12535_o ? n13010_o : n13021_o;
  assign n13023_o = n12590_o[63:16];
  assign n13024_o = n12588_o[63:16];
  assign n13025_o = n12586_o[63:16];
  assign n13026_o = n12584_o[63:16];
  assign n13027_o = n12381_o[63:16];
  assign n13028_o = n12388_o[63:16];
  assign n13029_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13030_o = n12383_o ? n13028_o : n13029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13031_o = n12376_o ? n13027_o : n13030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13032_o = n12563_o ? n13026_o : n13031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13033_o = n12555_o ? n13025_o : n13032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13034_o = n12549_o ? n13024_o : n13033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13035_o = n12535_o ? n13023_o : n13034_o;
  assign n13036_o = {n13035_o, n12841_o, n13022_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n13037_o = n13036_o[23];
  assign n13038_o = n12590_o[7:0];
  assign n13039_o = n12588_o[7:0];
  assign n13040_o = n12586_o[7:0];
  assign n13041_o = n12584_o[7:0];
  assign n13042_o = n12381_o[7:0];
  assign n13043_o = n12388_o[7:0];
  assign n13044_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13045_o = n12383_o ? n13043_o : n13044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13046_o = n12376_o ? n13042_o : n13045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13047_o = n12563_o ? n13041_o : n13046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13048_o = n12555_o ? n13040_o : n13047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13049_o = n12549_o ? n13039_o : n13048_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13050_o = n12535_o ? n13038_o : n13049_o;
  assign n13051_o = n12590_o[63:16];
  assign n13052_o = n12588_o[63:16];
  assign n13053_o = n12586_o[63:16];
  assign n13054_o = n12584_o[63:16];
  assign n13055_o = n12381_o[63:16];
  assign n13056_o = n12388_o[63:16];
  assign n13057_o = n12373_o[63:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13058_o = n12383_o ? n13056_o : n13057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13059_o = n12376_o ? n13055_o : n13058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13060_o = n12563_o ? n13054_o : n13059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13061_o = n12555_o ? n13053_o : n13060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13062_o = n12549_o ? n13052_o : n13061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13063_o = n12535_o ? n13051_o : n13062_o;
  assign n13064_o = {n13063_o, n12841_o, n13050_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n13065_o = n13064_o[23];
  assign n13066_o = {n12869_o, n12897_o, n12925_o, n12953_o};
  assign n13067_o = {n12981_o, n13009_o, n13037_o, n13065_o};
  assign n13068_o = {n13066_o, n13067_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n13069_o = n12828_o ? 8'b00000000 : n12841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n13070_o = n12828_o ? 8'b00000000 : n13068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:41  */
  assign n13071_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:49  */
  assign n13072_o = n13071_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:52  */
  assign n13074_o = n13072_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13076_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13077_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13078_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13079_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13080_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13081_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13082_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13083_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13084_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13085_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13086_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13087_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13088_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13089_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13090_o = n12591_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n13091_o = n12591_o[15];
  assign n13092_o = {n13076_o, n13077_o, n13078_o, n13079_o};
  assign n13093_o = {n13080_o, n13081_o, n13082_o, n13083_o};
  assign n13094_o = {n13084_o, n13085_o, n13086_o, n13087_o};
  assign n13095_o = {n13088_o, n13089_o, n13090_o, n13091_o};
  assign n13096_o = {n13092_o, n13093_o, n13094_o, n13095_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:31  */
  assign n13097_o = n13074_o ? 16'b0000000000000000 : n13096_o;
  assign n13098_o = n12590_o[15:8];
  assign n13099_o = n12588_o[15:8];
  assign n13100_o = n12586_o[15:8];
  assign n13101_o = n12584_o[15:8];
  assign n13102_o = n12381_o[15:8];
  assign n13103_o = n12388_o[15:8];
  assign n13104_o = n12373_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13105_o = n12383_o ? n13103_o : n13104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13106_o = n12376_o ? n13102_o : n13105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13107_o = n12563_o ? n13101_o : n13106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13108_o = n12555_o ? n13100_o : n13107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13109_o = n12549_o ? n13099_o : n13108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13110_o = n12535_o ? n13098_o : n13109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n13111_o = n12824_o ? n13069_o : n13110_o;
  assign n13112_o = n13097_o[7:0];
  assign n13113_o = n12590_o[23:16];
  assign n13114_o = n12588_o[23:16];
  assign n13115_o = n12586_o[23:16];
  assign n13116_o = n12584_o[23:16];
  assign n13117_o = n12381_o[23:16];
  assign n13118_o = n12388_o[23:16];
  assign n13119_o = n12373_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13120_o = n12383_o ? n13118_o : n13119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13121_o = n12376_o ? n13117_o : n13120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13122_o = n12563_o ? n13116_o : n13121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13123_o = n12555_o ? n13115_o : n13122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13124_o = n12549_o ? n13114_o : n13123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13125_o = n12535_o ? n13113_o : n13124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n13126_o = n12824_o ? n13125_o : n13112_o;
  assign n13127_o = n13097_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n13128_o = n12824_o ? n13070_o : n13127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:9  */
  assign n13130_o = n12820_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n13132_o = n12820_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n13133_o = n13130_o | n13132_o;
  assign n13134_o = n12590_o[15:8];
  assign n13135_o = n12588_o[15:8];
  assign n13136_o = n12586_o[15:8];
  assign n13137_o = n12584_o[15:8];
  assign n13138_o = n12381_o[15:8];
  assign n13139_o = n12388_o[15:8];
  assign n13140_o = n12373_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13141_o = n12383_o ? n13139_o : n13140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13142_o = n12376_o ? n13138_o : n13141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13143_o = n12563_o ? n13137_o : n13142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13144_o = n12555_o ? n13136_o : n13143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13145_o = n12549_o ? n13135_o : n13144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13146_o = n12535_o ? n13134_o : n13145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n13133_o)
      1'b1: n13147_o = n13111_o;
      default: n13147_o = n13146_o;
    endcase
  assign n13148_o = n12590_o[23:16];
  assign n13149_o = n12588_o[23:16];
  assign n13150_o = n12586_o[23:16];
  assign n13151_o = n12584_o[23:16];
  assign n13152_o = n12381_o[23:16];
  assign n13153_o = n12388_o[23:16];
  assign n13154_o = n12373_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13155_o = n12383_o ? n13153_o : n13154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13156_o = n12376_o ? n13152_o : n13155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13157_o = n12563_o ? n13151_o : n13156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13158_o = n12555_o ? n13150_o : n13157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13159_o = n12549_o ? n13149_o : n13158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13160_o = n12535_o ? n13148_o : n13159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n13133_o)
      1'b1: n13161_o = n13126_o;
      default: n13161_o = n13160_o;
    endcase
  assign n13162_o = n12590_o[31:24];
  assign n13163_o = n12588_o[31:24];
  assign n13164_o = n12586_o[31:24];
  assign n13165_o = n12584_o[31:24];
  assign n13166_o = n12381_o[31:24];
  assign n13167_o = n12388_o[31:24];
  assign n13168_o = n12373_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13169_o = n12383_o ? n13167_o : n13168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13170_o = n12376_o ? n13166_o : n13169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13171_o = n12563_o ? n13165_o : n13170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13172_o = n12555_o ? n13164_o : n13171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13173_o = n12549_o ? n13163_o : n13172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13174_o = n12535_o ? n13162_o : n13173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n13133_o)
      1'b1: n13175_o = n13128_o;
      default: n13175_o = n13174_o;
    endcase
  assign n13189_o = n12590_o[7:0];
  assign n13190_o = n12588_o[7:0];
  assign n13191_o = n12586_o[7:0];
  assign n13192_o = n12584_o[7:0];
  assign n13193_o = n12381_o[7:0];
  assign n13194_o = n12388_o[7:0];
  assign n13195_o = n12373_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13196_o = n12383_o ? n13194_o : n13195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13197_o = n12376_o ? n13193_o : n13196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13198_o = n12563_o ? n13192_o : n13197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13199_o = n12555_o ? n13191_o : n13198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13200_o = n12549_o ? n13190_o : n13199_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13201_o = n12535_o ? n13189_o : n13200_o;
  assign n13215_o = n12590_o[63:32];
  assign n13216_o = n12588_o[63:32];
  assign n13217_o = n12586_o[63:32];
  assign n13218_o = n12584_o[63:32];
  assign n13219_o = n12381_o[63:32];
  assign n13220_o = n12388_o[63:32];
  assign n13221_o = n12373_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n13222_o = n12383_o ? n13220_o : n13221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n13223_o = n12376_o ? n13219_o : n13222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n13224_o = n12563_o ? n13218_o : n13223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n13225_o = n12555_o ? n13217_o : n13224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n13226_o = n12549_o ? n13216_o : n13225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n13227_o = n12535_o ? n13215_o : n13226_o;
  assign n13229_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:492:53  */
  assign n13230_o = n13229_o[31:0];
  assign n13231_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:493:53  */
  assign n13232_o = n13231_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:51  */
  assign n13233_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:59  */
  assign n13234_o = n13233_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:51  */
  assign n13235_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:59  */
  assign n13236_o = n13235_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:51  */
  assign n13237_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:59  */
  assign n13238_o = n13237_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:51  */
  assign n13239_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:59  */
  assign n13240_o = n13239_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:262:7  */
  assign n13258_o = n13236_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:267:7  */
  assign n13264_o = n13236_o == 2'b01;
  assign n13269_o = {n13264_o, n13258_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13269_o)
      2'b10: n13270_o = 1'b0;
      2'b01: n13270_o = 1'b0;
      default: n13270_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13269_o)
      2'b10: n13271_o = 1'b1;
      2'b01: n13271_o = 1'b0;
      default: n13271_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13269_o)
      2'b10: n13272_o = 1'b0;
      2'b01: n13272_o = 1'b0;
      default: n13272_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n13269_o)
      2'b10: n13273_o = 1'b1;
      2'b01: n13273_o = 1'b0;
      default: n13273_o = 1'b1;
    endcase
  assign n13278_o = {n13273_o, n13272_o, n13271_o, n13270_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13279_o = n13278_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13281_o = n13234_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13284_o = n13281_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13286_o = n13279_o ? 1'b0 : n13284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13289_o = n13230_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13290_o = n13232_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13304_o = n13289_o + n13290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13305_o = {7'b0, n13286_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13306_o = n13304_o + n13305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13308_o = n13306_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13309_o = n13289_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13310_o = {n13308_o, n13309_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13311_o = n13290_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13312_o = {n13310_o, n13311_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13316_o = n13312_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13318_o = n13312_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13319_o = n13316_o | n13318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13321_o = n13312_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13322_o = n13319_o | n13321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13324_o = n13312_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13325_o = n13322_o | n13324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13325_o)
      1'b1: n13327_o = 1'b1;
      default: n13327_o = 1'b0;
    endcase
  assign n13329_o = n13328_o[12:9];
  assign n13330_o = n13328_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13332_o = n13234_o == 1'b0;
  assign n13333_o = {n13329_o, n13327_o, n13330_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13334_o = n13333_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13335_o = n13334_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13337_o = n13234_o == 1'b1;
  assign n13338_o = {n13329_o, n13327_o, n13330_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13339_o = n13338_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13340_o = n13339_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13341_o = ~n13340_o;
  assign n13342_o = n13328_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13343_o = n13337_o ? n13341_o : n13342_o;
  assign n13344_o = n13328_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13345_o = n13332_o ? n13335_o : n13344_o;
  assign n13346_o = n13328_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13347_o = n13332_o ? n13346_o : n13343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13350_o = n13312_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13351_o = n13312_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13352_o = ~n13351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13353_o = n13350_o & n13352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13354_o = n13312_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13355_o = ~n13354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13356_o = n13353_o & n13355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13358_o = n13312_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13359_o = ~n13358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13360_o = n13312_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13361_o = n13359_o & n13360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13362_o = n13312_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13363_o = n13361_o & n13362_o;
  assign n13364_o = {n13347_o, n13345_o, n13363_o, n13356_o, n13327_o, n13306_o};
  assign n13366_o = n13365_o[51:13];
  assign n13367_o = {n13273_o, n13272_o, n13271_o, n13270_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13368_o = n13367_o[1];
  assign n13369_o = {n13366_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n13370_o = n13369_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n13371_o = n13370_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n13372_o = n13371_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13374_o = n13234_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13377_o = n13374_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13378_o = n13368_o ? n13372_o : n13377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13381_o = n13230_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13382_o = n13232_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13396_o = n13381_o + n13382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13397_o = {7'b0, n13378_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13398_o = n13396_o + n13397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13400_o = n13398_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13401_o = n13381_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13402_o = {n13400_o, n13401_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13403_o = n13382_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13404_o = {n13402_o, n13403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13408_o = n13404_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13410_o = n13404_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13411_o = n13408_o | n13410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13413_o = n13404_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13414_o = n13411_o | n13413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13416_o = n13404_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13417_o = n13414_o | n13416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13417_o)
      1'b1: n13419_o = 1'b1;
      default: n13419_o = 1'b0;
    endcase
  assign n13421_o = n13420_o[12:9];
  assign n13422_o = n13420_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13424_o = n13234_o == 1'b0;
  assign n13425_o = {n13421_o, n13419_o, n13422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13426_o = n13425_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13427_o = n13426_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13429_o = n13234_o == 1'b1;
  assign n13430_o = {n13421_o, n13419_o, n13422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13431_o = n13430_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13432_o = n13431_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13433_o = ~n13432_o;
  assign n13434_o = n13420_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13435_o = n13429_o ? n13433_o : n13434_o;
  assign n13436_o = n13420_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13437_o = n13424_o ? n13427_o : n13436_o;
  assign n13438_o = n13420_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13439_o = n13424_o ? n13438_o : n13435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13442_o = n13404_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13443_o = n13404_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13444_o = ~n13443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13445_o = n13442_o & n13444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13446_o = n13404_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13447_o = ~n13446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13448_o = n13445_o & n13447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13450_o = n13404_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13451_o = ~n13450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13452_o = n13404_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13453_o = n13451_o & n13452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13454_o = n13404_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13455_o = n13453_o & n13454_o;
  assign n13456_o = {n13439_o, n13437_o, n13455_o, n13448_o, n13419_o, n13398_o};
  assign n13457_o = n13365_o[51:26];
  assign n13458_o = {n13273_o, n13272_o, n13271_o, n13270_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13459_o = n13458_o[2];
  assign n13460_o = {n13457_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n13461_o = n13460_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n13462_o = n13461_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n13463_o = n13462_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13465_o = n13234_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13468_o = n13465_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13469_o = n13459_o ? n13463_o : n13468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13472_o = n13230_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13473_o = n13232_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13487_o = n13472_o + n13473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13488_o = {7'b0, n13469_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13489_o = n13487_o + n13488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13491_o = n13489_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13492_o = n13472_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13493_o = {n13491_o, n13492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13494_o = n13473_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13495_o = {n13493_o, n13494_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13499_o = n13495_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13501_o = n13495_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13502_o = n13499_o | n13501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13504_o = n13495_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13505_o = n13502_o | n13504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13507_o = n13495_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13508_o = n13505_o | n13507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13508_o)
      1'b1: n13510_o = 1'b1;
      default: n13510_o = 1'b0;
    endcase
  assign n13512_o = n13511_o[12:9];
  assign n13513_o = n13511_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13515_o = n13234_o == 1'b0;
  assign n13516_o = {n13512_o, n13510_o, n13513_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13517_o = n13516_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13518_o = n13517_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13520_o = n13234_o == 1'b1;
  assign n13521_o = {n13512_o, n13510_o, n13513_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13522_o = n13521_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13523_o = n13522_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13524_o = ~n13523_o;
  assign n13525_o = n13511_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13526_o = n13520_o ? n13524_o : n13525_o;
  assign n13527_o = n13511_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13528_o = n13515_o ? n13518_o : n13527_o;
  assign n13529_o = n13511_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13530_o = n13515_o ? n13529_o : n13526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13533_o = n13495_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13534_o = n13495_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13535_o = ~n13534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13536_o = n13533_o & n13535_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13537_o = n13495_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13538_o = ~n13537_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13539_o = n13536_o & n13538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13541_o = n13495_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13542_o = ~n13541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13543_o = n13495_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13544_o = n13542_o & n13543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13545_o = n13495_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13546_o = n13544_o & n13545_o;
  assign n13547_o = {n13530_o, n13528_o, n13546_o, n13539_o, n13510_o, n13489_o};
  assign n13548_o = n13365_o[51:39];
  assign n13549_o = {n13273_o, n13272_o, n13271_o, n13270_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n13550_o = n13549_o[3];
  assign n13551_o = {n13548_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n13552_o = n13551_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n13553_o = n13552_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n13554_o = n13553_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n13556_o = n13234_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n13559_o = n13556_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n13560_o = n13550_o ? n13554_o : n13559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n13563_o = n13230_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n13564_o = n13232_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n13578_o = n13563_o + n13564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13579_o = {7'b0, n13560_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n13580_o = n13578_o + n13579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n13582_o = n13580_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n13583_o = n13563_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n13584_o = {n13582_o, n13583_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n13585_o = n13564_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n13586_o = {n13584_o, n13585_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n13590_o = n13586_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13592_o = n13586_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n13593_o = n13590_o | n13592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13595_o = n13586_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n13596_o = n13593_o | n13595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13598_o = n13586_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n13599_o = n13596_o | n13598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n13599_o)
      1'b1: n13601_o = 1'b1;
      default: n13601_o = 1'b0;
    endcase
  assign n13603_o = n13602_o[12:9];
  assign n13604_o = n13602_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n13606_o = n13234_o == 1'b0;
  assign n13607_o = {n13603_o, n13601_o, n13604_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n13608_o = n13607_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n13609_o = n13608_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n13611_o = n13234_o == 1'b1;
  assign n13612_o = {n13603_o, n13601_o, n13604_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n13613_o = n13612_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n13614_o = n13613_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n13615_o = ~n13614_o;
  assign n13616_o = n13602_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n13617_o = n13611_o ? n13615_o : n13616_o;
  assign n13618_o = n13602_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13619_o = n13606_o ? n13609_o : n13618_o;
  assign n13620_o = n13602_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n13621_o = n13606_o ? n13620_o : n13617_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n13624_o = n13586_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n13625_o = n13586_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n13626_o = ~n13625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n13627_o = n13624_o & n13626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n13628_o = n13586_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n13629_o = ~n13628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n13630_o = n13627_o & n13629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n13632_o = n13586_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n13633_o = ~n13632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n13634_o = n13586_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n13635_o = n13633_o & n13634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n13636_o = n13586_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n13637_o = n13635_o & n13636_o;
  assign n13638_o = {n13621_o, n13619_o, n13637_o, n13630_o, n13601_o, n13580_o};
  assign n13645_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:22  */
  assign n13646_o = n13645_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:26  */
  assign n13647_o = n13646_o[7:0];
  assign n13648_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:35  */
  assign n13649_o = n13648_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:39  */
  assign n13650_o = n13649_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:30  */
  assign n13651_o = {n13647_o, n13650_o};
  assign n13652_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:48  */
  assign n13653_o = n13652_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:52  */
  assign n13654_o = n13653_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:43  */
  assign n13655_o = {n13651_o, n13654_o};
  assign n13656_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:61  */
  assign n13657_o = n13656_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:65  */
  assign n13658_o = n13657_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:56  */
  assign n13659_o = {n13655_o, n13658_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:31  */
  assign n13663_o = n13238_o == 1'b0;
  assign n13670_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13671_o = n13670_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13672_o = n13671_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13673_o = n13672_o[3];
  assign n13675_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13676_o = n13675_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13677_o = n13676_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13678_o = n13677_o[4];
  assign n13680_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13681_o = n13680_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13682_o = n13681_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13683_o = n13678_o ? 8'b00000000 : n13682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13684_o = n13673_o ? 8'b11111111 : n13683_o;
  assign n13687_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13688_o = n13687_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13689_o = n13688_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13690_o = n13689_o[3];
  assign n13692_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13693_o = n13692_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13694_o = n13693_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13695_o = n13694_o[4];
  assign n13697_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13698_o = n13697_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13699_o = n13698_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13700_o = n13695_o ? 8'b00000000 : n13699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13701_o = n13690_o ? 8'b11111111 : n13700_o;
  assign n13703_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13704_o = n13703_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13705_o = n13704_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13706_o = n13705_o[3];
  assign n13708_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13709_o = n13708_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13710_o = n13709_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13711_o = n13710_o[4];
  assign n13713_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13714_o = n13713_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13715_o = n13714_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13716_o = n13711_o ? 8'b00000000 : n13715_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13717_o = n13706_o ? 8'b11111111 : n13716_o;
  assign n13719_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n13720_o = n13719_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n13721_o = n13720_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n13722_o = n13721_o[3];
  assign n13724_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n13725_o = n13724_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n13726_o = n13725_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n13727_o = n13726_o[4];
  assign n13729_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n13730_o = n13729_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n13731_o = n13730_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n13732_o = n13727_o ? 8'b00000000 : n13731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n13733_o = n13722_o ? 8'b11111111 : n13732_o;
  assign n13734_o = {n13733_o, n13717_o, n13701_o, n13684_o};
  assign n13741_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13742_o = n13741_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13743_o = n13742_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13744_o = n13743_o[1];
  assign n13746_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13747_o = n13746_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13748_o = n13747_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13749_o = n13748_o[2];
  assign n13751_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13752_o = n13751_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13753_o = n13752_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13754_o = n13749_o ? 8'b10000000 : n13753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13755_o = n13744_o ? 8'b01111111 : n13754_o;
  assign n13758_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13759_o = n13758_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13760_o = n13759_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13761_o = n13760_o[1];
  assign n13763_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13764_o = n13763_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13765_o = n13764_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13766_o = n13765_o[2];
  assign n13768_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13769_o = n13768_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13770_o = n13769_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13771_o = n13766_o ? 8'b10000000 : n13770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13772_o = n13761_o ? 8'b01111111 : n13771_o;
  assign n13774_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13775_o = n13774_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13776_o = n13775_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13777_o = n13776_o[1];
  assign n13779_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13780_o = n13779_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13781_o = n13780_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13782_o = n13781_o[2];
  assign n13784_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13785_o = n13784_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13786_o = n13785_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13787_o = n13782_o ? 8'b10000000 : n13786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13788_o = n13777_o ? 8'b01111111 : n13787_o;
  assign n13790_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n13791_o = n13790_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n13792_o = n13791_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n13793_o = n13792_o[1];
  assign n13795_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n13796_o = n13795_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n13797_o = n13796_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n13798_o = n13797_o[2];
  assign n13800_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n13801_o = n13800_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n13802_o = n13801_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n13803_o = n13798_o ? 8'b10000000 : n13802_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n13804_o = n13793_o ? 8'b01111111 : n13803_o;
  assign n13805_o = {n13804_o, n13788_o, n13772_o, n13755_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:25  */
  assign n13806_o = n13663_o ? n13734_o : n13805_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:9  */
  assign n13808_o = n13236_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:31  */
  assign n13810_o = n13238_o == 1'b0;
  assign n13817_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:11  */
  assign n13818_o = n13817_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:15  */
  assign n13819_o = n13818_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:21  */
  assign n13820_o = n13819_o[3];
  assign n13822_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:14  */
  assign n13823_o = n13822_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:18  */
  assign n13824_o = n13823_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:24  */
  assign n13825_o = n13824_o[4];
  assign n13827_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:37  */
  assign n13828_o = n13827_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:41  */
  assign n13829_o = n13828_o[7:0];
  assign n13830_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:50  */
  assign n13831_o = n13830_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:54  */
  assign n13832_o = n13831_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:45  */
  assign n13833_o = {n13829_o, n13832_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:5  */
  assign n13834_o = n13825_o ? 16'b0000000000000000 : n13833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:5  */
  assign n13835_o = n13820_o ? 16'b1111111111111111 : n13834_o;
  assign n13838_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:11  */
  assign n13839_o = n13838_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:15  */
  assign n13840_o = n13839_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:21  */
  assign n13841_o = n13840_o[3];
  assign n13843_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:14  */
  assign n13844_o = n13843_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:18  */
  assign n13845_o = n13844_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:24  */
  assign n13846_o = n13845_o[4];
  assign n13848_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:38  */
  assign n13849_o = n13848_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:42  */
  assign n13850_o = n13849_o[7:0];
  assign n13851_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:51  */
  assign n13852_o = n13851_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:55  */
  assign n13853_o = n13852_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:46  */
  assign n13854_o = {n13850_o, n13853_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:5  */
  assign n13855_o = n13846_o ? 16'b0000000000000000 : n13854_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:5  */
  assign n13856_o = n13841_o ? 16'b1111111111111111 : n13855_o;
  assign n13857_o = {n13856_o, n13835_o};
  assign n13864_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:11  */
  assign n13865_o = n13864_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:15  */
  assign n13866_o = n13865_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:21  */
  assign n13867_o = n13866_o[1];
  assign n13869_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:14  */
  assign n13870_o = n13869_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:18  */
  assign n13871_o = n13870_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:24  */
  assign n13872_o = n13871_o[2];
  assign n13874_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:37  */
  assign n13875_o = n13874_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:41  */
  assign n13876_o = n13875_o[7:0];
  assign n13877_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:50  */
  assign n13878_o = n13877_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:54  */
  assign n13879_o = n13878_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:45  */
  assign n13880_o = {n13876_o, n13879_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:5  */
  assign n13881_o = n13872_o ? 16'b1000000000000000 : n13880_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:5  */
  assign n13882_o = n13867_o ? 16'b0111111111111111 : n13881_o;
  assign n13885_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:11  */
  assign n13886_o = n13885_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:15  */
  assign n13887_o = n13886_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:21  */
  assign n13888_o = n13887_o[1];
  assign n13890_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:14  */
  assign n13891_o = n13890_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:18  */
  assign n13892_o = n13891_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:24  */
  assign n13893_o = n13892_o[2];
  assign n13895_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:38  */
  assign n13896_o = n13895_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:42  */
  assign n13897_o = n13896_o[7:0];
  assign n13898_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:51  */
  assign n13899_o = n13898_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:55  */
  assign n13900_o = n13899_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:46  */
  assign n13901_o = {n13897_o, n13900_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:5  */
  assign n13902_o = n13893_o ? 16'b1000000000000000 : n13901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:5  */
  assign n13903_o = n13888_o ? 16'b0111111111111111 : n13902_o;
  assign n13904_o = {n13903_o, n13882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:25  */
  assign n13905_o = n13810_o ? n13857_o : n13904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:9  */
  assign n13907_o = n13236_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:31  */
  assign n13909_o = n13238_o == 1'b0;
  assign n13916_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:11  */
  assign n13917_o = n13916_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:15  */
  assign n13918_o = n13917_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:21  */
  assign n13919_o = n13918_o[3];
  assign n13920_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:14  */
  assign n13921_o = n13920_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:18  */
  assign n13922_o = n13921_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:24  */
  assign n13923_o = n13922_o[4];
  assign n13924_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:24  */
  assign n13925_o = n13924_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:28  */
  assign n13926_o = n13925_o[7:0];
  assign n13927_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:37  */
  assign n13928_o = n13927_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:41  */
  assign n13929_o = n13928_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:32  */
  assign n13930_o = {n13926_o, n13929_o};
  assign n13931_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:50  */
  assign n13932_o = n13931_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:54  */
  assign n13933_o = n13932_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:45  */
  assign n13934_o = {n13930_o, n13933_o};
  assign n13935_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:63  */
  assign n13936_o = n13935_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:67  */
  assign n13937_o = n13936_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:58  */
  assign n13938_o = {n13934_o, n13937_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:5  */
  assign n13940_o = n13923_o ? 32'b00000000000000000000000000000000 : n13938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:5  */
  assign n13942_o = n13919_o ? 32'b11111111111111111111111111111111 : n13940_o;
  assign n13950_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:11  */
  assign n13951_o = n13950_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:15  */
  assign n13952_o = n13951_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:21  */
  assign n13953_o = n13952_o[1];
  assign n13954_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:14  */
  assign n13955_o = n13954_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:18  */
  assign n13956_o = n13955_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:24  */
  assign n13957_o = n13956_o[2];
  assign n13958_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:24  */
  assign n13959_o = n13958_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:28  */
  assign n13960_o = n13959_o[7:0];
  assign n13961_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:37  */
  assign n13962_o = n13961_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:41  */
  assign n13963_o = n13962_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:32  */
  assign n13964_o = {n13960_o, n13963_o};
  assign n13965_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:50  */
  assign n13966_o = n13965_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:54  */
  assign n13967_o = n13966_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:45  */
  assign n13968_o = {n13964_o, n13967_o};
  assign n13969_o = {n13638_o, n13547_o, n13456_o, n13364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:63  */
  assign n13970_o = n13969_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:67  */
  assign n13971_o = n13970_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:58  */
  assign n13972_o = {n13968_o, n13971_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:5  */
  assign n13974_o = n13957_o ? 32'b10000000000000000000000000000000 : n13972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:5  */
  assign n13976_o = n13953_o ? 32'b01111111111111111111111111111111 : n13974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:25  */
  assign n13978_o = n13909_o ? n13942_o : n13976_o;
  assign n13979_o = {n13907_o, n13808_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:304:7  */
  always @*
    case (n13979_o)
      2'b10: n13980_o = n13905_o;
      2'b01: n13980_o = n13806_o;
      default: n13980_o = n13978_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:303:5  */
  assign n13981_o = n13240_o ? n13980_o : n13659_o;
  assign n13983_o = {n12500_o, n12505_o, n12457_o, n12467_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:500:53  */
  assign n13984_o = n13983_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:501:56  */
  assign n13985_o = n12424_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:51  */
  assign n13986_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:59  */
  assign n13987_o = n13986_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:51  */
  assign n13988_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:59  */
  assign n13989_o = n13988_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:51  */
  assign n13990_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:59  */
  assign n13991_o = n13990_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:51  */
  assign n13992_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:59  */
  assign n13993_o = n13992_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:51  */
  assign n13994_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:59  */
  assign n13995_o = n13994_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:174:7  */
  assign n14031_o = n13993_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:175:7  */
  assign n14033_o = n13993_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14034_o = n13985_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14035_o = n13985_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14036_o = n13985_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n14037_o = n13985_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:177:28  */
  assign n14039_o = n13987_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n14040_o = n13985_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n14041_o = n13985_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n14042_o = n13985_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n14043_o = n13985_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:180:28  */
  assign n14045_o = n13987_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14046_o = n13985_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14047_o = n13985_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14048_o = n13985_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n14049_o = n13985_o[5];
  assign n14050_o = {n14046_o, n14047_o, n14048_o, n14049_o};
  assign n14051_o = {n14045_o, n14039_o};
  assign n14052_o = n14050_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14051_o)
      2'b10: n14053_o = n14040_o;
      2'b01: n14053_o = n14034_o;
      default: n14053_o = n14052_o;
    endcase
  assign n14054_o = n14050_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14051_o)
      2'b10: n14055_o = n14041_o;
      2'b01: n14055_o = n14035_o;
      default: n14055_o = n14054_o;
    endcase
  assign n14056_o = n14050_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14051_o)
      2'b10: n14057_o = n14042_o;
      2'b01: n14057_o = n14036_o;
      default: n14057_o = n14056_o;
    endcase
  assign n14058_o = n14050_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n14051_o)
      2'b10: n14059_o = n14043_o;
      2'b01: n14059_o = n14037_o;
      default: n14059_o = n14058_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:7  */
  assign n14061_o = n13993_o == 2'b10;
  assign n14062_o = {n14061_o, n14033_o, n14031_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14062_o)
      3'b100: n14066_o = n14053_o;
      3'b010: n14066_o = 1'b1;
      3'b001: n14066_o = 1'b0;
      default: n14066_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14062_o)
      3'b100: n14070_o = n14055_o;
      3'b010: n14070_o = 1'b1;
      3'b001: n14070_o = 1'b0;
      default: n14070_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14062_o)
      3'b100: n14074_o = n14057_o;
      3'b010: n14074_o = 1'b1;
      3'b001: n14074_o = 1'b0;
      default: n14074_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n14062_o)
      3'b100: n14078_o = n14059_o;
      3'b010: n14078_o = 1'b1;
      3'b001: n14078_o = 1'b0;
      default: n14078_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:45  */
  assign n14083_o = n13984_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:54  */
  assign n14085_o = n13985_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14092_o = n14085_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14093_o = ~n14085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14095_o = n14093_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14096_o = n14092_o ? n14095_o : n14085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:69  */
  assign n14097_o = n14096_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:210:45  */
  assign n14098_o = n13984_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:54  */
  assign n14100_o = n13985_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14107_o = n14100_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14108_o = ~n14100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14110_o = n14108_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14111_o = n14107_o ? n14110_o : n14100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:69  */
  assign n14112_o = n14111_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:79  */
  assign n14113_o = n13984_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:58  */
  assign n14114_o = {8'b0, n14113_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:60  */
  assign n14116_o = n13985_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14123_o = n14116_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14124_o = ~n14116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14126_o = n14124_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14127_o = n14123_o ? n14126_o : n14116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:75  */
  assign n14128_o = n14127_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:44  */
  assign n14130_o = {1'b0, n14128_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:79  */
  assign n14131_o = n13984_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:58  */
  assign n14132_o = {24'b0, n14131_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:61  */
  assign n14134_o = n13985_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14141_o = n14134_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14142_o = ~n14134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14144_o = n14142_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14145_o = n14141_o ? n14144_o : n14134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:76  */
  assign n14146_o = n14145_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:45  */
  assign n14148_o = {2'b00, n14146_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:28  */
  assign n14150_o = n13989_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:223:45  */
  assign n14151_o = n13984_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:224:45  */
  assign n14152_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:225:45  */
  assign n14153_o = n13984_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:226:45  */
  assign n14154_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:77  */
  assign n14155_o = n13984_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:58  */
  assign n14156_o = {{8{n14155_o[7]}}, n14155_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:77  */
  assign n14157_o = n13984_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:58  */
  assign n14158_o = {{24{n14157_o[7]}}, n14157_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14159_o = n14150_o ? n14158_o : n14132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14161_o = n14150_o ? n14154_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14163_o = n14150_o ? n14156_o : n14114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14165_o = n14150_o ? n14153_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14168_o = n14150_o ? n14151_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n14171_o = n14150_o ? n14152_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:7  */
  assign n14174_o = n13987_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:45  */
  assign n14175_o = n13984_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:54  */
  assign n14177_o = n13985_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14184_o = n14177_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14185_o = ~n14177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14187_o = n14185_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14188_o = n14184_o ? n14187_o : n14177_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:69  */
  assign n14189_o = n14188_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:79  */
  assign n14190_o = n13984_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:58  */
  assign n14191_o = {16'b0, n14190_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:60  */
  assign n14193_o = n13985_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14200_o = n14193_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14201_o = ~n14193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14203_o = n14201_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14204_o = n14200_o ? n14203_o : n14193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:75  */
  assign n14205_o = n14204_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:44  */
  assign n14207_o = {1'b0, n14205_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:28  */
  assign n14209_o = n13989_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:240:45  */
  assign n14210_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:241:45  */
  assign n14211_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:77  */
  assign n14212_o = n13984_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:58  */
  assign n14213_o = {{16{n14212_o[15]}}, n14212_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n14214_o = n14209_o ? n14213_o : n14191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n14216_o = n14209_o ? n14211_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n14219_o = n14209_o ? n14210_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:7  */
  assign n14222_o = n13987_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:54  */
  assign n14224_o = n13985_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n14231_o = n14224_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n14232_o = ~n14224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n14234_o = n14232_o + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n14235_o = n14231_o ? n14234_o : n14224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:69  */
  assign n14236_o = n14235_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:28  */
  assign n14238_o = n13989_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:250:45  */
  assign n14239_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:22  */
  assign n14241_o = n14238_o ? n14239_o : 1'b0;
  assign n14243_o = {n14222_o, n14174_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14244_o = n14214_o;
      2'b01: n14244_o = n14159_o;
      default: n14244_o = n13984_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14246_o = n14207_o;
      2'b01: n14246_o = n14148_o;
      default: n14246_o = n14236_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14248_o = n14216_o;
      2'b01: n14248_o = n14161_o;
      default: n14248_o = n14241_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14251_o = n14175_o;
      2'b01: n14251_o = n14163_o;
      default: n14251_o = 16'b0000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14254_o = n14189_o;
      2'b01: n14254_o = n14130_o;
      default: n14254_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14257_o = n14219_o;
      2'b01: n14257_o = n14165_o;
      default: n14257_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14260_o = 8'b00000000;
      2'b01: n14260_o = n14083_o;
      default: n14260_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14263_o = 3'b000;
      2'b01: n14263_o = n14097_o;
      default: n14263_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14266_o = 1'b0;
      2'b01: n14266_o = n14168_o;
      default: n14266_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14269_o = 8'b00000000;
      2'b01: n14269_o = n14098_o;
      default: n14269_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14272_o = 3'b000;
      2'b01: n14272_o = n14112_o;
      default: n14272_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n14243_o)
      2'b10: n14275_o = 1'b0;
      2'b01: n14275_o = n14171_o;
      default: n14275_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n14285_o = n14263_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n14286_o = n14260_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n14288_o = {n14286_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n14289_o = n14285_o ? n14288_o : n14260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n14290_o = n14263_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n14291_o = n14289_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n14293_o = n14292_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n14294_o = {n14291_o, n14293_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n14295_o = n14290_o ? n14294_o : n14289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n14296_o = n14263_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n14297_o = n14295_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n14299_o = n14298_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n14300_o = {n14297_o, n14299_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n14301_o = n14296_o ? n14300_o : n14295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n14311_o = n14272_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n14312_o = n14269_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n14314_o = {n14312_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n14315_o = n14311_o ? n14314_o : n14269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n14316_o = n14272_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n14317_o = n14315_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n14319_o = n14318_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n14320_o = {n14317_o, n14319_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n14321_o = n14316_o ? n14320_o : n14315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n14322_o = n14272_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n14323_o = n14321_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n14325_o = n14324_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n14326_o = {n14323_o, n14325_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n14327_o = n14322_o ? n14326_o : n14321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:13  */
  assign n14337_o = n14254_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:45  */
  assign n14338_o = n14251_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:59  */
  assign n14340_o = {n14338_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:5  */
  assign n14341_o = n14337_o ? n14340_o : n14251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:13  */
  assign n14342_o = n14254_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:45  */
  assign n14343_o = n14341_o[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:69  */
  assign n14345_o = n14344_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:59  */
  assign n14346_o = {n14343_o, n14345_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:5  */
  assign n14347_o = n14342_o ? n14346_o : n14341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:13  */
  assign n14348_o = n14254_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:45  */
  assign n14349_o = n14347_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:69  */
  assign n14351_o = n14350_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:59  */
  assign n14352_o = {n14349_o, n14351_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:5  */
  assign n14353_o = n14348_o ? n14352_o : n14347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:13  */
  assign n14354_o = n14254_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:45  */
  assign n14355_o = n14353_o[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:69  */
  assign n14357_o = n14356_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:59  */
  assign n14358_o = {n14355_o, n14357_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:5  */
  assign n14359_o = n14354_o ? n14358_o : n14353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n14369_o = n14246_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n14370_o = n14244_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n14372_o = {n14370_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n14373_o = n14369_o ? n14372_o : n14244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n14374_o = n14246_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n14375_o = n14373_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n14377_o = n14376_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n14378_o = {n14375_o, n14377_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n14379_o = n14374_o ? n14378_o : n14373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n14380_o = n14246_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n14381_o = n14379_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n14383_o = n14382_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n14384_o = {n14381_o, n14383_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n14385_o = n14380_o ? n14384_o : n14379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n14386_o = n14246_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n14387_o = n14385_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n14389_o = n14388_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n14390_o = {n14387_o, n14389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n14391_o = n14386_o ? n14390_o : n14385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n14392_o = n14246_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n14393_o = n14391_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n14395_o = n14394_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n14396_o = {n14393_o, n14395_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n14397_o = n14392_o ? n14396_o : n14391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n14406_o = {n14266_o, n14266_o, n14266_o, n14266_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n14409_o = n14263_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n14410_o = n14260_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n14411_o = {n14406_o, n14410_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n14412_o = n14409_o ? n14411_o : n14260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n14413_o = n14263_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n14414_o = n14406_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n14415_o = n14412_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n14416_o = {n14414_o, n14415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n14417_o = n14413_o ? n14416_o : n14412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n14418_o = n14263_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n14419_o = n14406_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n14420_o = n14417_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n14421_o = {n14419_o, n14420_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n14422_o = n14418_o ? n14421_o : n14417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n14431_o = {n14275_o, n14275_o, n14275_o, n14275_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n14434_o = n14272_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n14435_o = n14269_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n14436_o = {n14431_o, n14435_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n14437_o = n14434_o ? n14436_o : n14269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n14438_o = n14272_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n14439_o = n14431_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n14440_o = n14437_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n14441_o = {n14439_o, n14440_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n14442_o = n14438_o ? n14441_o : n14437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n14443_o = n14272_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n14444_o = n14431_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n14445_o = n14442_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n14446_o = {n14444_o, n14445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n14447_o = n14443_o ? n14446_o : n14442_o;
  assign n14456_o = {n14257_o, n14257_o, n14257_o, n14257_o};
  assign n14457_o = {n14257_o, n14257_o, n14257_o, n14257_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:47  */
  assign n14458_o = {n14456_o, n14457_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:13  */
  assign n14461_o = n14254_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:69  */
  assign n14462_o = n14251_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:61  */
  assign n14463_o = {n14458_o, n14462_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:5  */
  assign n14464_o = n14461_o ? n14463_o : n14251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:13  */
  assign n14465_o = n14254_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:47  */
  assign n14466_o = n14458_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:69  */
  assign n14467_o = n14464_o[15:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:61  */
  assign n14468_o = {n14466_o, n14467_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:5  */
  assign n14469_o = n14465_o ? n14468_o : n14464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:13  */
  assign n14470_o = n14254_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:47  */
  assign n14471_o = n14458_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:69  */
  assign n14472_o = n14469_o[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:61  */
  assign n14473_o = {n14471_o, n14472_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:5  */
  assign n14474_o = n14470_o ? n14473_o : n14469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:13  */
  assign n14475_o = n14254_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:47  */
  assign n14476_o = n14458_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:69  */
  assign n14477_o = n14474_o[15:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:61  */
  assign n14478_o = {n14476_o, n14477_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:5  */
  assign n14479_o = n14475_o ? n14478_o : n14474_o;
  assign n14488_o = {n14248_o, n14248_o, n14248_o, n14248_o};
  assign n14489_o = {n14248_o, n14248_o, n14248_o, n14248_o};
  assign n14490_o = {n14248_o, n14248_o, n14248_o, n14248_o};
  assign n14491_o = {n14248_o, n14248_o, n14248_o, n14248_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n14492_o = {n14488_o, n14489_o, n14490_o, n14491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n14495_o = n14246_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n14496_o = n14244_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n14497_o = {n14492_o, n14496_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n14498_o = n14495_o ? n14497_o : n14244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n14499_o = n14246_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n14500_o = n14492_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n14501_o = n14498_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n14502_o = {n14500_o, n14501_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n14503_o = n14499_o ? n14502_o : n14498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n14504_o = n14246_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n14505_o = n14492_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n14506_o = n14503_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n14507_o = {n14505_o, n14506_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n14508_o = n14504_o ? n14507_o : n14503_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n14509_o = n14246_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n14510_o = n14492_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n14511_o = n14508_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n14512_o = {n14510_o, n14511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n14513_o = n14509_o ? n14512_o : n14508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n14514_o = n14246_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n14515_o = n14492_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n14516_o = n14513_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n14517_o = {n14515_o, n14516_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n14518_o = n14514_o ? n14517_o : n14513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:65  */
  assign n14520_o = n13985_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n14523_o = 3'b111 - n14520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:65  */
  assign n14528_o = n13985_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n14531_o = 4'b1111 - n14528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:65  */
  assign n14536_o = n13985_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  assign n14539_o = 5'b11111 - n14536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:65  */
  assign n14544_o = n13985_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n14547_o = 3'b111 - n14544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:65  */
  assign n14552_o = n13985_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  assign n14555_o = 4'b1111 - n14552_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:65  */
  assign n14560_o = n13985_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n14563_o = 5'b11111 - n14560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:17  */
  assign n14569_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14571_o = n13984_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14572_o = n14571_o & n20200_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14578_o = n14572_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14580_o = 1'b0 | n14578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14582_o = n14572_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14583_o = n14580_o | n14582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14584_o = n14572_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14585_o = n14583_o | n14584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14586_o = n14572_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14587_o = n14585_o | n14586_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14588_o = n14572_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14589_o = n14587_o | n14588_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14590_o = n14572_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14591_o = n14589_o | n14590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14592_o = n14572_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14593_o = n14591_o | n14592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14594_o = n14572_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14595_o = n14593_o | n14594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14597_o = n13984_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14598_o = n14597_o & n20200_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14604_o = n14598_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14606_o = 1'b0 | n14604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14608_o = n14598_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14609_o = n14606_o | n14608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14610_o = n14598_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14611_o = n14609_o | n14610_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14612_o = n14598_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14613_o = n14611_o | n14612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14614_o = n14598_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14615_o = n14613_o | n14614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14616_o = n14598_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14617_o = n14615_o | n14616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14618_o = n14598_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14619_o = n14617_o | n14618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14620_o = n14598_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14621_o = n14619_o | n14620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14623_o = n13984_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14624_o = n14623_o & n20200_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14630_o = n14624_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14632_o = 1'b0 | n14630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14634_o = n14624_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14635_o = n14632_o | n14634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14636_o = n14624_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14637_o = n14635_o | n14636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14638_o = n14624_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14639_o = n14637_o | n14638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14640_o = n14624_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14641_o = n14639_o | n14640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14642_o = n14624_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14643_o = n14641_o | n14642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14644_o = n14624_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14645_o = n14643_o | n14644_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14646_o = n14624_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14647_o = n14645_o | n14646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n14649_o = n13984_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n14650_o = n14649_o & n20200_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14656_o = n14650_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14658_o = 1'b0 | n14656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14660_o = n14650_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14661_o = n14658_o | n14660_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14662_o = n14650_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14663_o = n14661_o | n14662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14664_o = n14650_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14665_o = n14663_o | n14664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14666_o = n14650_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14667_o = n14665_o | n14666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14668_o = n14650_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14669_o = n14667_o | n14668_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14670_o = n14650_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14671_o = n14669_o | n14670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14672_o = n14650_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14673_o = n14671_o | n14672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:20  */
  assign n14675_o = n13989_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14676_o = n13984_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14677_o = ~n14676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14679_o = n13984_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14680_o = n14679_o & n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14686_o = n14680_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14688_o = 1'b0 | n14686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14690_o = n14680_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14691_o = n14688_o | n14690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14692_o = n14680_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14693_o = n14691_o | n14692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14694_o = n14680_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14695_o = n14693_o | n14694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14696_o = n14680_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14697_o = n14695_o | n14696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14698_o = n14680_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14699_o = n14697_o | n14698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14700_o = n14680_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14701_o = n14699_o | n14700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14702_o = n14680_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14703_o = n14701_o | n14702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14705_o = n13984_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14706_o = ~n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14707_o = n14705_o | n14706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14713_o = n14707_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14715_o = 1'b1 & n14713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14717_o = n14707_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14718_o = n14715_o & n14717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14719_o = n14707_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14720_o = n14718_o & n14719_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14721_o = n14707_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14722_o = n14720_o & n14721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14723_o = n14707_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14724_o = n14722_o & n14723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14725_o = n14707_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14726_o = n14724_o & n14725_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14727_o = n14707_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14728_o = n14726_o & n14727_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14729_o = n14707_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14730_o = n14728_o & n14729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14731_o = ~n14730_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14732_o = n14677_o ? n14703_o : n14731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14733_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14734_o = ~n14733_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14736_o = n13984_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14737_o = n14736_o & n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14743_o = n14737_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14745_o = 1'b0 | n14743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14747_o = n14737_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14748_o = n14745_o | n14747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14749_o = n14737_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14750_o = n14748_o | n14749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14751_o = n14737_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14752_o = n14750_o | n14751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14753_o = n14737_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14754_o = n14752_o | n14753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14755_o = n14737_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14756_o = n14754_o | n14755_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14757_o = n14737_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14758_o = n14756_o | n14757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14759_o = n14737_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14760_o = n14758_o | n14759_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14762_o = n13984_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14763_o = ~n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14764_o = n14762_o | n14763_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14770_o = n14764_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14772_o = 1'b1 & n14770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14774_o = n14764_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14775_o = n14772_o & n14774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14776_o = n14764_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14777_o = n14775_o & n14776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14778_o = n14764_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14779_o = n14777_o & n14778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14780_o = n14764_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14781_o = n14779_o & n14780_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14782_o = n14764_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14783_o = n14781_o & n14782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14784_o = n14764_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14785_o = n14783_o & n14784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14786_o = n14764_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14787_o = n14785_o & n14786_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14788_o = ~n14787_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14789_o = n14734_o ? n14760_o : n14788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14790_o = n13984_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14791_o = ~n14790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14793_o = n13984_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14794_o = n14793_o & n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14800_o = n14794_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14802_o = 1'b0 | n14800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14804_o = n14794_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14805_o = n14802_o | n14804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14806_o = n14794_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14807_o = n14805_o | n14806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14808_o = n14794_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14809_o = n14807_o | n14808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14810_o = n14794_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14811_o = n14809_o | n14810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14812_o = n14794_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14813_o = n14811_o | n14812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14814_o = n14794_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14815_o = n14813_o | n14814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14816_o = n14794_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14817_o = n14815_o | n14816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14819_o = n13984_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14820_o = ~n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14821_o = n14819_o | n14820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14827_o = n14821_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14829_o = 1'b1 & n14827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14831_o = n14821_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14832_o = n14829_o & n14831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14833_o = n14821_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14834_o = n14832_o & n14833_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14835_o = n14821_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14836_o = n14834_o & n14835_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14837_o = n14821_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14838_o = n14836_o & n14837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14839_o = n14821_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14840_o = n14838_o & n14839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14841_o = n14821_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14842_o = n14840_o & n14841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14843_o = n14821_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14844_o = n14842_o & n14843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14845_o = ~n14844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14846_o = n14791_o ? n14817_o : n14845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n14847_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n14848_o = ~n14847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n14850_o = n13984_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n14851_o = n14850_o & n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14857_o = n14851_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14859_o = 1'b0 | n14857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14861_o = n14851_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14862_o = n14859_o | n14861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14863_o = n14851_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14864_o = n14862_o | n14863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14865_o = n14851_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14866_o = n14864_o | n14865_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14867_o = n14851_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14868_o = n14866_o | n14867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14869_o = n14851_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14870_o = n14868_o | n14869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14871_o = n14851_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14872_o = n14870_o | n14871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14873_o = n14851_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14874_o = n14872_o | n14873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n14876_o = n13984_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n14877_o = ~n20206_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n14878_o = n14876_o | n14877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14884_o = n14878_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14886_o = 1'b1 & n14884_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14888_o = n14878_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14889_o = n14886_o & n14888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14890_o = n14878_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14891_o = n14889_o & n14890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14892_o = n14878_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14893_o = n14891_o & n14892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14894_o = n14878_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14895_o = n14893_o & n14894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14896_o = n14878_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14897_o = n14895_o & n14896_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14898_o = n14878_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14899_o = n14897_o & n14898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n14900_o = n14878_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n14901_o = n14899_o & n14900_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n14902_o = ~n14901_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n14903_o = n14848_o ? n14874_o : n14902_o;
  assign n14904_o = {n14903_o, n14846_o, n14789_o, n14732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:11  */
  assign n14906_o = n14675_o ? n14904_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n14908_o = n14569_o ? 4'b0000 : n14906_o;
  assign n14909_o = {n14673_o, n14647_o, n14621_o, n14595_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n14911_o = n14569_o ? n14909_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:286:9  */
  assign n14913_o = n13987_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:17  */
  assign n14915_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:54  */
  assign n14917_o = n13984_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:69  */
  assign n14918_o = n14917_o & n20202_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14924_o = n14918_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14926_o = 1'b0 | n14924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14928_o = n14918_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14929_o = n14926_o | n14928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14930_o = n14918_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14931_o = n14929_o | n14930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14932_o = n14918_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14933_o = n14931_o | n14932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14934_o = n14918_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14935_o = n14933_o | n14934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14936_o = n14918_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14937_o = n14935_o | n14936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14938_o = n14918_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14939_o = n14937_o | n14938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14940_o = n14918_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14941_o = n14939_o | n14940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14942_o = n14918_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14943_o = n14941_o | n14942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14944_o = n14918_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14945_o = n14943_o | n14944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14946_o = n14918_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14947_o = n14945_o | n14946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14948_o = n14918_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14949_o = n14947_o | n14948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14950_o = n14918_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14951_o = n14949_o | n14950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14952_o = n14918_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14953_o = n14951_o | n14952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14954_o = n14918_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14955_o = n14953_o | n14954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14956_o = n14918_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14957_o = n14955_o | n14956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:54  */
  assign n14959_o = n13984_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:69  */
  assign n14960_o = n14959_o & n20202_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14966_o = n14960_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14968_o = 1'b0 | n14966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14970_o = n14960_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14971_o = n14968_o | n14970_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14972_o = n14960_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14973_o = n14971_o | n14972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14974_o = n14960_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14975_o = n14973_o | n14974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14976_o = n14960_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14977_o = n14975_o | n14976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14978_o = n14960_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14979_o = n14977_o | n14978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14980_o = n14960_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14981_o = n14979_o | n14980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14982_o = n14960_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14983_o = n14981_o | n14982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14984_o = n14960_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14985_o = n14983_o | n14984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14986_o = n14960_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14987_o = n14985_o | n14986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14988_o = n14960_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14989_o = n14987_o | n14988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14990_o = n14960_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14991_o = n14989_o | n14990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14992_o = n14960_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14993_o = n14991_o | n14992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14994_o = n14960_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14995_o = n14993_o | n14994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14996_o = n14960_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14997_o = n14995_o | n14996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n14998_o = n14960_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n14999_o = n14997_o | n14998_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:20  */
  assign n15001_o = n13989_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:20  */
  assign n15002_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:25  */
  assign n15003_o = ~n15002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:54  */
  assign n15005_o = n13984_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:69  */
  assign n15006_o = n15005_o & n20208_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15012_o = n15006_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15014_o = 1'b0 | n15012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15016_o = n15006_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15017_o = n15014_o | n15016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15018_o = n15006_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15019_o = n15017_o | n15018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15020_o = n15006_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15021_o = n15019_o | n15020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15022_o = n15006_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15023_o = n15021_o | n15022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15024_o = n15006_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15025_o = n15023_o | n15024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15026_o = n15006_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15027_o = n15025_o | n15026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15028_o = n15006_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15029_o = n15027_o | n15028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15030_o = n15006_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15031_o = n15029_o | n15030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15032_o = n15006_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15033_o = n15031_o | n15032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15034_o = n15006_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15035_o = n15033_o | n15034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15036_o = n15006_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15037_o = n15035_o | n15036_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15038_o = n15006_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15039_o = n15037_o | n15038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15040_o = n15006_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15041_o = n15039_o | n15040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15042_o = n15006_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15043_o = n15041_o | n15042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15044_o = n15006_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15045_o = n15043_o | n15044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:54  */
  assign n15047_o = n13984_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:69  */
  assign n15048_o = n15047_o & n20208_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15054_o = n15048_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15056_o = 1'b0 | n15054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15058_o = n15048_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15059_o = n15056_o | n15058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15060_o = n15048_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15061_o = n15059_o | n15060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15062_o = n15048_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15063_o = n15061_o | n15062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15064_o = n15048_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15065_o = n15063_o | n15064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15066_o = n15048_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15067_o = n15065_o | n15066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15068_o = n15048_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15069_o = n15067_o | n15068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15070_o = n15048_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15071_o = n15069_o | n15070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15072_o = n15048_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15073_o = n15071_o | n15072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15074_o = n15048_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15075_o = n15073_o | n15074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15076_o = n15048_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15077_o = n15075_o | n15076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15078_o = n15048_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15079_o = n15077_o | n15078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15080_o = n15048_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15081_o = n15079_o | n15080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15082_o = n15048_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15083_o = n15081_o | n15082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15084_o = n15048_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15085_o = n15083_o | n15084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15086_o = n15048_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15087_o = n15085_o | n15086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:59  */
  assign n15089_o = n13984_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:77  */
  assign n15090_o = ~n20208_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:74  */
  assign n15091_o = n15089_o | n15090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15097_o = n15091_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15099_o = 1'b1 & n15097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15101_o = n15091_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15102_o = n15099_o & n15101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15103_o = n15091_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15104_o = n15102_o & n15103_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15105_o = n15091_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15106_o = n15104_o & n15105_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15107_o = n15091_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15108_o = n15106_o & n15107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15109_o = n15091_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15110_o = n15108_o & n15109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15111_o = n15091_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15112_o = n15110_o & n15111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15113_o = n15091_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15114_o = n15112_o & n15113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15115_o = n15091_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15116_o = n15114_o & n15115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15117_o = n15091_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15118_o = n15116_o & n15117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15119_o = n15091_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15120_o = n15118_o & n15119_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15121_o = n15091_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15122_o = n15120_o & n15121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15123_o = n15091_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15124_o = n15122_o & n15123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15125_o = n15091_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15126_o = n15124_o & n15125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15127_o = n15091_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15128_o = n15126_o & n15127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15129_o = n15091_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15130_o = n15128_o & n15129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:39  */
  assign n15131_o = ~n15130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:59  */
  assign n15133_o = n13984_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:77  */
  assign n15134_o = ~n20208_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:74  */
  assign n15135_o = n15133_o | n15134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15141_o = n15135_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15143_o = 1'b1 & n15141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15145_o = n15135_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15146_o = n15143_o & n15145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15147_o = n15135_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15148_o = n15146_o & n15147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15149_o = n15135_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15150_o = n15148_o & n15149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15151_o = n15135_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15152_o = n15150_o & n15151_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15153_o = n15135_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15154_o = n15152_o & n15153_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15155_o = n15135_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15156_o = n15154_o & n15155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15157_o = n15135_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15158_o = n15156_o & n15157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15159_o = n15135_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15160_o = n15158_o & n15159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15161_o = n15135_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15162_o = n15160_o & n15161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15163_o = n15135_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15164_o = n15162_o & n15163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15165_o = n15135_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15166_o = n15164_o & n15165_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15167_o = n15135_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15168_o = n15166_o & n15167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15169_o = n15135_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15170_o = n15168_o & n15169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15171_o = n15135_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15172_o = n15170_o & n15171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15173_o = n15135_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15174_o = n15172_o & n15173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:39  */
  assign n15175_o = ~n15174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n15176_o = n15003_o ? n15045_o : n15131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n15177_o = n15003_o ? n15087_o : n15175_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n15179_o = n15001_o ? n15176_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n15181_o = n15001_o ? n15177_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15183_o = n14915_o ? 1'b0 : n15179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15185_o = n14915_o ? 1'b0 : n15181_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15187_o = n14915_o ? n14957_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n15189_o = n14915_o ? n14999_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:300:9  */
  assign n15191_o = n13987_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:17  */
  assign n15193_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:315:55  */
  assign n15195_o = n13984_o & n20204_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15201_o = n15195_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15203_o = 1'b0 | n15201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15205_o = n15195_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15206_o = n15203_o | n15205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15207_o = n15195_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15208_o = n15206_o | n15207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15209_o = n15195_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15210_o = n15208_o | n15209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15211_o = n15195_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15212_o = n15210_o | n15211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15213_o = n15195_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15214_o = n15212_o | n15213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15215_o = n15195_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15216_o = n15214_o | n15215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15217_o = n15195_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15218_o = n15216_o | n15217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15219_o = n15195_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15220_o = n15218_o | n15219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15221_o = n15195_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15222_o = n15220_o | n15221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15223_o = n15195_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15224_o = n15222_o | n15223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15225_o = n15195_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15226_o = n15224_o | n15225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15227_o = n15195_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15228_o = n15226_o | n15227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15229_o = n15195_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15230_o = n15228_o | n15229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15231_o = n15195_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15232_o = n15230_o | n15231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15233_o = n15195_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15234_o = n15232_o | n15233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15235_o = n15195_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15236_o = n15234_o | n15235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15237_o = n15195_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15238_o = n15236_o | n15237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15239_o = n15195_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15240_o = n15238_o | n15239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15241_o = n15195_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15242_o = n15240_o | n15241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15243_o = n15195_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15244_o = n15242_o | n15243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15245_o = n15195_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15246_o = n15244_o | n15245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15247_o = n15195_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15248_o = n15246_o | n15247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15249_o = n15195_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15250_o = n15248_o | n15249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15251_o = n15195_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15252_o = n15250_o | n15251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15253_o = n15195_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15254_o = n15252_o | n15253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15255_o = n15195_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15256_o = n15254_o | n15255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15257_o = n15195_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15258_o = n15256_o | n15257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15259_o = n15195_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15260_o = n15258_o | n15259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15261_o = n15195_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15262_o = n15260_o | n15261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15263_o = n15195_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15264_o = n15262_o | n15263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15265_o = n15195_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15266_o = n15264_o | n15265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:20  */
  assign n15268_o = n13989_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:21  */
  assign n15269_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:26  */
  assign n15270_o = ~n15269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:318:55  */
  assign n15272_o = n13984_o & n20210_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15278_o = n15272_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15280_o = 1'b0 | n15278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15282_o = n15272_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15283_o = n15280_o | n15282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15284_o = n15272_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15285_o = n15283_o | n15284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15286_o = n15272_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15287_o = n15285_o | n15286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15288_o = n15272_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15289_o = n15287_o | n15288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15290_o = n15272_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15291_o = n15289_o | n15290_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15292_o = n15272_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15293_o = n15291_o | n15292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15294_o = n15272_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15295_o = n15293_o | n15294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15296_o = n15272_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15297_o = n15295_o | n15296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15298_o = n15272_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15299_o = n15297_o | n15298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15300_o = n15272_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15301_o = n15299_o | n15300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15302_o = n15272_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15303_o = n15301_o | n15302_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15304_o = n15272_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15305_o = n15303_o | n15304_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15306_o = n15272_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15307_o = n15305_o | n15306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15308_o = n15272_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15309_o = n15307_o | n15308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15310_o = n15272_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15311_o = n15309_o | n15310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15312_o = n15272_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15313_o = n15311_o | n15312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15314_o = n15272_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15315_o = n15313_o | n15314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15316_o = n15272_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15317_o = n15315_o | n15316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15318_o = n15272_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15319_o = n15317_o | n15318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15320_o = n15272_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15321_o = n15319_o | n15320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15322_o = n15272_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15323_o = n15321_o | n15322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15324_o = n15272_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15325_o = n15323_o | n15324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15326_o = n15272_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15327_o = n15325_o | n15326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15328_o = n15272_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15329_o = n15327_o | n15328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15330_o = n15272_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15331_o = n15329_o | n15330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15332_o = n15272_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15333_o = n15331_o | n15332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15334_o = n15272_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15335_o = n15333_o | n15334_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15336_o = n15272_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15337_o = n15335_o | n15336_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15338_o = n15272_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15339_o = n15337_o | n15338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15340_o = n15272_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15341_o = n15339_o | n15340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n15342_o = n15272_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n15343_o = n15341_o | n15342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:63  */
  assign n15345_o = ~n20210_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:60  */
  assign n15346_o = n13984_o | n15345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15352_o = n15346_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15354_o = 1'b1 & n15352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15356_o = n15346_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15357_o = n15354_o & n15356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15358_o = n15346_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15359_o = n15357_o & n15358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15360_o = n15346_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15361_o = n15359_o & n15360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15362_o = n15346_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15363_o = n15361_o & n15362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15364_o = n15346_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15365_o = n15363_o & n15364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15366_o = n15346_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15367_o = n15365_o & n15366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15368_o = n15346_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15369_o = n15367_o & n15368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15370_o = n15346_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15371_o = n15369_o & n15370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15372_o = n15346_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15373_o = n15371_o & n15372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15374_o = n15346_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15375_o = n15373_o & n15374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15376_o = n15346_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15377_o = n15375_o & n15376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15378_o = n15346_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15379_o = n15377_o & n15378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15380_o = n15346_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15381_o = n15379_o & n15380_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15382_o = n15346_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15383_o = n15381_o & n15382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15384_o = n15346_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15385_o = n15383_o & n15384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15386_o = n15346_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15387_o = n15385_o & n15386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15388_o = n15346_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15389_o = n15387_o & n15388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15390_o = n15346_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15391_o = n15389_o & n15390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15392_o = n15346_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15393_o = n15391_o & n15392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15394_o = n15346_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15395_o = n15393_o & n15394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15396_o = n15346_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15397_o = n15395_o & n15396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15398_o = n15346_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15399_o = n15397_o & n15398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15400_o = n15346_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15401_o = n15399_o & n15400_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15402_o = n15346_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15403_o = n15401_o & n15402_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15404_o = n15346_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15405_o = n15403_o & n15404_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15406_o = n15346_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15407_o = n15405_o & n15406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15408_o = n15346_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15409_o = n15407_o & n15408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15410_o = n15346_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15411_o = n15409_o & n15410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15412_o = n15346_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15413_o = n15411_o & n15412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15414_o = n15346_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15415_o = n15413_o & n15414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n15416_o = n15346_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n15417_o = n15415_o & n15416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:39  */
  assign n15418_o = ~n15417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:13  */
  assign n15419_o = n15270_o ? n15343_o : n15418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:11  */
  assign n15421_o = n15268_o ? n15419_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n15423_o = n15193_o ? 1'b0 : n15421_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n15425_o = n15193_o ? n15266_o : 1'b0;
  assign n15426_o = {n15191_o, n14913_o};
  assign n15427_o = n14908_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15429_o = 1'b0;
      2'b01: n15429_o = n15427_o;
      default: n15429_o = 1'b0;
    endcase
  assign n15430_o = n14908_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15432_o = n15183_o;
      2'b01: n15432_o = n15430_o;
      default: n15432_o = 1'b0;
    endcase
  assign n15433_o = n14908_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15435_o = 1'b0;
      2'b01: n15435_o = n15433_o;
      default: n15435_o = 1'b0;
    endcase
  assign n15436_o = n14908_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15437_o = n15185_o;
      2'b01: n15437_o = n15436_o;
      default: n15437_o = n15423_o;
    endcase
  assign n15438_o = n14911_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15440_o = 1'b0;
      2'b01: n15440_o = n15438_o;
      default: n15440_o = 1'b0;
    endcase
  assign n15441_o = n14911_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15443_o = n15187_o;
      2'b01: n15443_o = n15441_o;
      default: n15443_o = 1'b0;
    endcase
  assign n15444_o = n14911_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15446_o = 1'b0;
      2'b01: n15446_o = n15444_o;
      default: n15446_o = 1'b0;
    endcase
  assign n15447_o = n14911_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n15426_o)
      2'b10: n15448_o = n15189_o;
      2'b01: n15448_o = n15447_o;
      default: n15448_o = n15425_o;
    endcase
  assign n15449_o = {n15437_o, n15435_o, n15432_o, n15429_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n15451_o = n13995_o ? n15449_o : 4'b0000;
  assign n15453_o = {n15448_o, n15446_o, n15443_o, n15440_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n15455_o = n13995_o ? n15453_o : 4'b0000;
  assign n15457_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:35  */
  assign n15458_o = n15457_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:23  */
  assign n15459_o = n15458_o ? n14422_o : n14301_o;
  assign n15460_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:35  */
  assign n15461_o = n15460_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:23  */
  assign n15462_o = n15461_o ? n14447_o : n14327_o;
  assign n15463_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:35  */
  assign n15464_o = n15463_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:341:66  */
  assign n15465_o = n14479_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:343:65  */
  assign n15466_o = n14359_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:23  */
  assign n15467_o = n15464_o ? n15465_o : n15466_o;
  assign n15468_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:35  */
  assign n15469_o = n15468_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:346:66  */
  assign n15470_o = n14518_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:348:65  */
  assign n15471_o = n14397_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:23  */
  assign n15472_o = n15469_o ? n15470_o : n15471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:7  */
  assign n15474_o = n13987_o == 2'b00;
  assign n15475_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:35  */
  assign n15476_o = n15475_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:23  */
  assign n15477_o = n15476_o ? n14479_o : n14359_o;
  assign n15478_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:35  */
  assign n15479_o = n15478_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:357:66  */
  assign n15480_o = n14518_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:359:65  */
  assign n15481_o = n14397_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:23  */
  assign n15482_o = n15479_o ? n15480_o : n15481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:7  */
  assign n15484_o = n13987_o == 2'b01;
  assign n15485_o = {n14078_o, n14074_o, n14070_o, n14066_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:35  */
  assign n15486_o = n15485_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:23  */
  assign n15487_o = n15486_o ? n14518_o : n14397_o;
  assign n15488_o = {n15484_o, n15474_o};
  assign n15489_o = n15477_o[7:0];
  assign n15490_o = n15487_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15488_o)
      2'b10: n15491_o = n15489_o;
      2'b01: n15491_o = n15459_o;
      default: n15491_o = n15490_o;
    endcase
  assign n15492_o = n15477_o[15:8];
  assign n15493_o = n15487_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15488_o)
      2'b10: n15494_o = n15492_o;
      2'b01: n15494_o = n15462_o;
      default: n15494_o = n15493_o;
    endcase
  assign n15495_o = n15482_o[7:0];
  assign n15496_o = n15487_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15488_o)
      2'b10: n15497_o = n15495_o;
      2'b01: n15497_o = n15467_o;
      default: n15497_o = n15496_o;
    endcase
  assign n15498_o = n15482_o[15:8];
  assign n15499_o = n15487_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n15488_o)
      2'b10: n15500_o = n15498_o;
      2'b01: n15500_o = n15472_o;
      default: n15500_o = n15499_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15506_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15507_o = n15455_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15509_o = n15507_o ? 8'b11111111 : n15491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15511_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15512_o = n15455_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15513_o = n13984_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15514_o = ~n15513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15517_o = n15514_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15518_o = n15512_o ? n15517_o : n15491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15519_o = n15451_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15520_o = n13984_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15521_o = ~n15520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15524_o = n15521_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15525_o = n15519_o ? n15524_o : n15491_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15526_o = n15511_o ? n15518_o : n15525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15527_o = n15506_o ? n15509_o : n15526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15529_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15530_o = n15455_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15532_o = n15530_o ? 8'b11111111 : n15494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15534_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15535_o = n15455_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15536_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15537_o = ~n15536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15540_o = n15537_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15541_o = n15535_o ? n15540_o : n15494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15542_o = n15451_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15543_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15544_o = ~n15543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15547_o = n15544_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15548_o = n15542_o ? n15547_o : n15494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15549_o = n15534_o ? n15541_o : n15548_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15550_o = n15529_o ? n15532_o : n15549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15552_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15553_o = n15455_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15555_o = n15553_o ? 8'b11111111 : n15497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15557_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15558_o = n15455_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15559_o = n13984_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15560_o = ~n15559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15563_o = n15560_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15564_o = n15558_o ? n15563_o : n15497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15565_o = n15451_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15566_o = n13984_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15567_o = ~n15566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15570_o = n15567_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15571_o = n15565_o ? n15570_o : n15497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15572_o = n15557_o ? n15564_o : n15571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15573_o = n15552_o ? n15555_o : n15572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n15575_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n15576_o = n15455_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n15578_o = n15576_o ? 8'b11111111 : n15500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n15580_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n15581_o = n15455_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n15582_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n15583_o = ~n15582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n15586_o = n15583_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n15587_o = n15581_o ? n15586_o : n15500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n15588_o = n15451_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n15589_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n15590_o = ~n15589_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n15593_o = n15590_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n15594_o = n15588_o ? n15593_o : n15500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n15595_o = n15580_o ? n15587_o : n15594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n15596_o = n15575_o ? n15578_o : n15595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:374:9  */
  assign n15598_o = n13987_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n15600_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n15601_o = n15455_o[1];
  assign n15603_o = {n15494_o, n15491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n15604_o = n15601_o ? 16'b1111111111111111 : n15603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n15606_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n15607_o = n15455_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n15608_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n15609_o = ~n15608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n15612_o = n15609_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n15613_o = {n15494_o, n15491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n15614_o = n15607_o ? n15612_o : n15613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n15615_o = n15451_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n15616_o = n13984_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n15617_o = ~n15616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n15620_o = n15617_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n15621_o = {n15494_o, n15491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n15622_o = n15615_o ? n15620_o : n15621_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n15623_o = n15606_o ? n15614_o : n15622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n15624_o = n15600_o ? n15604_o : n15623_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n15626_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n15627_o = n15455_o[3];
  assign n15629_o = {n15500_o, n15497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n15630_o = n15627_o ? 16'b1111111111111111 : n15629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n15632_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n15633_o = n15455_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n15634_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n15635_o = ~n15634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n15638_o = n15635_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n15639_o = {n15500_o, n15497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n15640_o = n15633_o ? n15638_o : n15639_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n15641_o = n15451_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n15642_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n15643_o = ~n15642_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n15646_o = n15643_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n15647_o = {n15500_o, n15497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n15648_o = n15641_o ? n15646_o : n15647_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n15649_o = n15632_o ? n15640_o : n15648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n15650_o = n15626_o ? n15630_o : n15649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:400:9  */
  assign n15652_o = n13987_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:30  */
  assign n15654_o = n13989_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:46  */
  assign n15655_o = n15455_o[3];
  assign n15657_o = {n15500_o, n15497_o, n15494_o, n15491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:26  */
  assign n15658_o = n15655_o ? 32'b11111111111111111111111111111111 : n15657_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:36  */
  assign n15660_o = n13991_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:36  */
  assign n15661_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:41  */
  assign n15662_o = ~n15661_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:28  */
  assign n15665_o = n15662_o ? 32'b11111111111111111111111111111111 : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:46  */
  assign n15666_o = n15451_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:38  */
  assign n15667_o = n13984_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:43  */
  assign n15668_o = ~n15667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:30  */
  assign n15671_o = n15668_o ? 32'b01111111111111111111111111111111 : 32'b10000000000000000000000000000000;
  assign n15672_o = {n15500_o, n15497_o, n15494_o, n15491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:28  */
  assign n15673_o = n15666_o ? n15671_o : n15672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:26  */
  assign n15674_o = n15660_o ? n15665_o : n15673_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:24  */
  assign n15675_o = n15654_o ? n15658_o : n15674_o;
  assign n15676_o = {n15652_o, n15598_o};
  assign n15677_o = n15624_o[7:0];
  assign n15678_o = n15675_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15676_o)
      2'b10: n15679_o = n15677_o;
      2'b01: n15679_o = n15527_o;
      default: n15679_o = n15678_o;
    endcase
  assign n15680_o = n15624_o[15:8];
  assign n15681_o = n15675_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15676_o)
      2'b10: n15682_o = n15680_o;
      2'b01: n15682_o = n15550_o;
      default: n15682_o = n15681_o;
    endcase
  assign n15683_o = n15650_o[7:0];
  assign n15684_o = n15675_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15676_o)
      2'b10: n15685_o = n15683_o;
      2'b01: n15685_o = n15573_o;
      default: n15685_o = n15684_o;
    endcase
  assign n15686_o = n15650_o[15:8];
  assign n15687_o = n15675_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n15676_o)
      2'b10: n15688_o = n15686_o;
      2'b01: n15688_o = n15596_o;
      default: n15688_o = n15687_o;
    endcase
  assign n15689_o = {n15688_o, n15685_o, n15682_o, n15679_o};
  assign n15690_o = {n15500_o, n15497_o, n15494_o, n15491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:372:5  */
  assign n15691_o = n13995_o ? n15689_o : n15690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:17  */
  assign n15692_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:25  */
  assign n15693_o = n15692_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:35  */
  assign n15695_o = n15693_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:19  */
  assign n15696_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:27  */
  assign n15697_o = n15696_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:32  */
  assign n15699_o = n15697_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:21  */
  assign n15700_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:29  */
  assign n15701_o = n15700_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:32  */
  assign n15703_o = n15701_o == 1'b0;
  assign n15706_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15707_o = n15706_o[39];
  assign n15708_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15709_o = n15708_o[39];
  assign n15710_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15711_o = n15710_o[39];
  assign n15712_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15713_o = n15712_o[39];
  assign n15714_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15715_o = n15714_o[39];
  assign n15716_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15717_o = n15716_o[39];
  assign n15718_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15719_o = n15718_o[39];
  assign n15720_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:461:57  */
  assign n15721_o = n15720_o[39];
  assign n15722_o = {n15707_o, n15709_o, n15711_o, n15713_o};
  assign n15723_o = {n15715_o, n15717_o, n15719_o, n15721_o};
  assign n15724_o = {n15722_o, n15723_o};
  assign n15725_o = n12530_o[39:32];
  assign n15726_o = n12355_o[39:32];
  assign n15727_o = n12362_o[39:32];
  assign n15728_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15729_o = n12357_o ? n15727_o : n15728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15730_o = n12350_o ? n15726_o : n15729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15731_o = n12509_o ? n15725_o : n15730_o;
  assign n15732_o = n12530_o[63:48];
  assign n15733_o = n12355_o[63:48];
  assign n15734_o = n12362_o[63:48];
  assign n15735_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15736_o = n12357_o ? n15734_o : n15735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15737_o = n12350_o ? n15733_o : n15736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15738_o = n12509_o ? n15732_o : n15737_o;
  assign n15739_o = {n15738_o, n15724_o, n15731_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15740_o = n15739_o[55];
  assign n15741_o = n12530_o[39:32];
  assign n15742_o = n12355_o[39:32];
  assign n15743_o = n12362_o[39:32];
  assign n15744_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15745_o = n12357_o ? n15743_o : n15744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15746_o = n12350_o ? n15742_o : n15745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15747_o = n12509_o ? n15741_o : n15746_o;
  assign n15748_o = n12530_o[63:48];
  assign n15749_o = n12355_o[63:48];
  assign n15750_o = n12362_o[63:48];
  assign n15751_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15752_o = n12357_o ? n15750_o : n15751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15753_o = n12350_o ? n15749_o : n15752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15754_o = n12509_o ? n15748_o : n15753_o;
  assign n15755_o = {n15754_o, n15724_o, n15747_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15756_o = n15755_o[55];
  assign n15757_o = n12530_o[39:32];
  assign n15758_o = n12355_o[39:32];
  assign n15759_o = n12362_o[39:32];
  assign n15760_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15761_o = n12357_o ? n15759_o : n15760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15762_o = n12350_o ? n15758_o : n15761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15763_o = n12509_o ? n15757_o : n15762_o;
  assign n15764_o = n12530_o[63:48];
  assign n15765_o = n12355_o[63:48];
  assign n15766_o = n12362_o[63:48];
  assign n15767_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15768_o = n12357_o ? n15766_o : n15767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15769_o = n12350_o ? n15765_o : n15768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15770_o = n12509_o ? n15764_o : n15769_o;
  assign n15771_o = {n15770_o, n15724_o, n15763_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15772_o = n15771_o[55];
  assign n15773_o = n12530_o[39:32];
  assign n15774_o = n12355_o[39:32];
  assign n15775_o = n12362_o[39:32];
  assign n15776_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15777_o = n12357_o ? n15775_o : n15776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15778_o = n12350_o ? n15774_o : n15777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15779_o = n12509_o ? n15773_o : n15778_o;
  assign n15780_o = n12530_o[63:48];
  assign n15781_o = n12355_o[63:48];
  assign n15782_o = n12362_o[63:48];
  assign n15783_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15784_o = n12357_o ? n15782_o : n15783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15785_o = n12350_o ? n15781_o : n15784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15786_o = n12509_o ? n15780_o : n15785_o;
  assign n15787_o = {n15786_o, n15724_o, n15779_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15788_o = n15787_o[55];
  assign n15789_o = n12530_o[39:32];
  assign n15790_o = n12355_o[39:32];
  assign n15791_o = n12362_o[39:32];
  assign n15792_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15793_o = n12357_o ? n15791_o : n15792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15794_o = n12350_o ? n15790_o : n15793_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15795_o = n12509_o ? n15789_o : n15794_o;
  assign n15796_o = n12530_o[63:48];
  assign n15797_o = n12355_o[63:48];
  assign n15798_o = n12362_o[63:48];
  assign n15799_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15800_o = n12357_o ? n15798_o : n15799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15801_o = n12350_o ? n15797_o : n15800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15802_o = n12509_o ? n15796_o : n15801_o;
  assign n15803_o = {n15802_o, n15724_o, n15795_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15804_o = n15803_o[55];
  assign n15805_o = n12530_o[39:32];
  assign n15806_o = n12355_o[39:32];
  assign n15807_o = n12362_o[39:32];
  assign n15808_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15809_o = n12357_o ? n15807_o : n15808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15810_o = n12350_o ? n15806_o : n15809_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15811_o = n12509_o ? n15805_o : n15810_o;
  assign n15812_o = n12530_o[63:48];
  assign n15813_o = n12355_o[63:48];
  assign n15814_o = n12362_o[63:48];
  assign n15815_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15816_o = n12357_o ? n15814_o : n15815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15817_o = n12350_o ? n15813_o : n15816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15818_o = n12509_o ? n15812_o : n15817_o;
  assign n15819_o = {n15818_o, n15724_o, n15811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15820_o = n15819_o[55];
  assign n15821_o = n12530_o[39:32];
  assign n15822_o = n12355_o[39:32];
  assign n15823_o = n12362_o[39:32];
  assign n15824_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15825_o = n12357_o ? n15823_o : n15824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15826_o = n12350_o ? n15822_o : n15825_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15827_o = n12509_o ? n15821_o : n15826_o;
  assign n15828_o = n12530_o[63:48];
  assign n15829_o = n12355_o[63:48];
  assign n15830_o = n12362_o[63:48];
  assign n15831_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15832_o = n12357_o ? n15830_o : n15831_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15833_o = n12350_o ? n15829_o : n15832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15834_o = n12509_o ? n15828_o : n15833_o;
  assign n15835_o = {n15834_o, n15724_o, n15827_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15836_o = n15835_o[55];
  assign n15837_o = n12530_o[39:32];
  assign n15838_o = n12355_o[39:32];
  assign n15839_o = n12362_o[39:32];
  assign n15840_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15841_o = n12357_o ? n15839_o : n15840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15842_o = n12350_o ? n15838_o : n15841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15843_o = n12509_o ? n15837_o : n15842_o;
  assign n15844_o = n12530_o[63:48];
  assign n15845_o = n12355_o[63:48];
  assign n15846_o = n12362_o[63:48];
  assign n15847_o = n12347_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15848_o = n12357_o ? n15846_o : n15847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15849_o = n12350_o ? n15845_o : n15848_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15850_o = n12509_o ? n15844_o : n15849_o;
  assign n15851_o = {n15850_o, n15724_o, n15843_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:462:57  */
  assign n15852_o = n15851_o[55];
  assign n15853_o = {n15740_o, n15756_o, n15772_o, n15788_o};
  assign n15854_o = {n15804_o, n15820_o, n15836_o, n15852_o};
  assign n15855_o = {n15853_o, n15854_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n15856_o = n15703_o ? 8'b00000000 : n15724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:457:11  */
  assign n15857_o = n15703_o ? 8'b00000000 : n15855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:21  */
  assign n15858_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:29  */
  assign n15859_o = n15858_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:32  */
  assign n15861_o = n15859_o == 1'b0;
  assign n15863_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15864_o = n15863_o[47];
  assign n15865_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15866_o = n15865_o[47];
  assign n15867_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15868_o = n15867_o[47];
  assign n15869_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15870_o = n15869_o[47];
  assign n15871_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15872_o = n15871_o[47];
  assign n15873_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15874_o = n15873_o[47];
  assign n15875_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15876_o = n15875_o[47];
  assign n15877_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15878_o = n15877_o[47];
  assign n15879_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15880_o = n15879_o[47];
  assign n15881_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15882_o = n15881_o[47];
  assign n15883_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15884_o = n15883_o[47];
  assign n15885_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15886_o = n15885_o[47];
  assign n15887_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15888_o = n15887_o[47];
  assign n15889_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15890_o = n15889_o[47];
  assign n15891_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15892_o = n15891_o[47];
  assign n15893_o = {n12811_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:468:57  */
  assign n15894_o = n15893_o[47];
  assign n15895_o = {n15864_o, n15866_o, n15868_o, n15870_o};
  assign n15896_o = {n15872_o, n15874_o, n15876_o, n15878_o};
  assign n15897_o = {n15880_o, n15882_o, n15884_o, n15886_o};
  assign n15898_o = {n15888_o, n15890_o, n15892_o, n15894_o};
  assign n15899_o = {n15895_o, n15896_o, n15897_o, n15898_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:465:11  */
  assign n15900_o = n15861_o ? 16'b0000000000000000 : n15899_o;
  assign n15901_o = n12530_o[47:40];
  assign n15902_o = n12355_o[47:40];
  assign n15903_o = n12362_o[47:40];
  assign n15904_o = n12347_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15905_o = n12357_o ? n15903_o : n15904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15906_o = n12350_o ? n15902_o : n15905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15907_o = n12509_o ? n15901_o : n15906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n15908_o = n15699_o ? n15856_o : n15907_o;
  assign n15909_o = n15900_o[7:0];
  assign n15910_o = n12530_o[55:48];
  assign n15911_o = n12355_o[55:48];
  assign n15912_o = n12362_o[55:48];
  assign n15913_o = n12347_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15914_o = n12357_o ? n15912_o : n15913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15915_o = n12350_o ? n15911_o : n15914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15916_o = n12509_o ? n15910_o : n15915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n15917_o = n15699_o ? n15916_o : n15909_o;
  assign n15918_o = n15900_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:456:9  */
  assign n15919_o = n15699_o ? n15857_o : n15918_o;
  assign n15920_o = {n15919_o, n15917_o, n15908_o};
  assign n15921_o = n12530_o[63:40];
  assign n15922_o = n12355_o[63:40];
  assign n15923_o = n12362_o[63:40];
  assign n15924_o = n12347_o[63:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15925_o = n12357_o ? n15923_o : n15924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15926_o = n12350_o ? n15922_o : n15925_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15927_o = n12509_o ? n15921_o : n15926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:455:7  */
  assign n15928_o = n15695_o ? n15920_o : n15927_o;
  assign n15929_o = n12530_o[39:32];
  assign n15930_o = n12355_o[39:32];
  assign n15931_o = n12362_o[39:32];
  assign n15932_o = n12347_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15933_o = n12357_o ? n15931_o : n15932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15934_o = n12350_o ? n15930_o : n15933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:401:5  */
  assign n15935_o = n12509_o ? n15929_o : n15934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:19  */
  assign n15936_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:27  */
  assign n15937_o = n15936_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:39  */
  assign n15938_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:47  */
  assign n15939_o = n15938_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:52  */
  assign n15941_o = n15939_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:41  */
  assign n15942_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:49  */
  assign n15943_o = n15942_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:52  */
  assign n15945_o = n15943_o == 1'b0;
  assign n15948_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15949_o = n15948_o[39];
  assign n15950_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15951_o = n15950_o[39];
  assign n15952_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15953_o = n15952_o[39];
  assign n15954_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15955_o = n15954_o[39];
  assign n15956_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15957_o = n15956_o[39];
  assign n15958_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15959_o = n15958_o[39];
  assign n15960_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15961_o = n15960_o[39];
  assign n15962_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:479:77  */
  assign n15963_o = n15962_o[39];
  assign n15964_o = {n15949_o, n15951_o, n15953_o, n15955_o};
  assign n15965_o = {n15957_o, n15959_o, n15961_o, n15963_o};
  assign n15966_o = {n15964_o, n15965_o};
  assign n15967_o = n12590_o[39:32];
  assign n15968_o = n12588_o[39:32];
  assign n15969_o = n12586_o[39:32];
  assign n15970_o = n12584_o[39:32];
  assign n15971_o = n12381_o[39:32];
  assign n15972_o = n12388_o[39:32];
  assign n15973_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15974_o = n12383_o ? n15972_o : n15973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15975_o = n12376_o ? n15971_o : n15974_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n15976_o = n12563_o ? n15970_o : n15975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n15977_o = n12555_o ? n15969_o : n15976_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n15978_o = n12549_o ? n15968_o : n15977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n15979_o = n12535_o ? n15967_o : n15978_o;
  assign n15980_o = n12590_o[63:48];
  assign n15981_o = n12588_o[63:48];
  assign n15982_o = n12586_o[63:48];
  assign n15983_o = n12584_o[63:48];
  assign n15984_o = n12381_o[63:48];
  assign n15985_o = n12388_o[63:48];
  assign n15986_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n15987_o = n12383_o ? n15985_o : n15986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n15988_o = n12376_o ? n15984_o : n15987_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n15989_o = n12563_o ? n15983_o : n15988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n15990_o = n12555_o ? n15982_o : n15989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n15991_o = n12549_o ? n15981_o : n15990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n15992_o = n12535_o ? n15980_o : n15991_o;
  assign n15993_o = {n15992_o, n15966_o, n15979_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n15994_o = n15993_o[55];
  assign n15995_o = n12590_o[39:32];
  assign n15996_o = n12588_o[39:32];
  assign n15997_o = n12586_o[39:32];
  assign n15998_o = n12584_o[39:32];
  assign n15999_o = n12381_o[39:32];
  assign n16000_o = n12388_o[39:32];
  assign n16001_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16002_o = n12383_o ? n16000_o : n16001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16003_o = n12376_o ? n15999_o : n16002_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16004_o = n12563_o ? n15998_o : n16003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16005_o = n12555_o ? n15997_o : n16004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16006_o = n12549_o ? n15996_o : n16005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16007_o = n12535_o ? n15995_o : n16006_o;
  assign n16008_o = n12590_o[63:48];
  assign n16009_o = n12588_o[63:48];
  assign n16010_o = n12586_o[63:48];
  assign n16011_o = n12584_o[63:48];
  assign n16012_o = n12381_o[63:48];
  assign n16013_o = n12388_o[63:48];
  assign n16014_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16015_o = n12383_o ? n16013_o : n16014_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16016_o = n12376_o ? n16012_o : n16015_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16017_o = n12563_o ? n16011_o : n16016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16018_o = n12555_o ? n16010_o : n16017_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16019_o = n12549_o ? n16009_o : n16018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16020_o = n12535_o ? n16008_o : n16019_o;
  assign n16021_o = {n16020_o, n15966_o, n16007_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16022_o = n16021_o[55];
  assign n16023_o = n12590_o[39:32];
  assign n16024_o = n12588_o[39:32];
  assign n16025_o = n12586_o[39:32];
  assign n16026_o = n12584_o[39:32];
  assign n16027_o = n12381_o[39:32];
  assign n16028_o = n12388_o[39:32];
  assign n16029_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16030_o = n12383_o ? n16028_o : n16029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16031_o = n12376_o ? n16027_o : n16030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16032_o = n12563_o ? n16026_o : n16031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16033_o = n12555_o ? n16025_o : n16032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16034_o = n12549_o ? n16024_o : n16033_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16035_o = n12535_o ? n16023_o : n16034_o;
  assign n16036_o = n12590_o[63:48];
  assign n16037_o = n12588_o[63:48];
  assign n16038_o = n12586_o[63:48];
  assign n16039_o = n12584_o[63:48];
  assign n16040_o = n12381_o[63:48];
  assign n16041_o = n12388_o[63:48];
  assign n16042_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16043_o = n12383_o ? n16041_o : n16042_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16044_o = n12376_o ? n16040_o : n16043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16045_o = n12563_o ? n16039_o : n16044_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16046_o = n12555_o ? n16038_o : n16045_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16047_o = n12549_o ? n16037_o : n16046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16048_o = n12535_o ? n16036_o : n16047_o;
  assign n16049_o = {n16048_o, n15966_o, n16035_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16050_o = n16049_o[55];
  assign n16051_o = n12590_o[39:32];
  assign n16052_o = n12588_o[39:32];
  assign n16053_o = n12586_o[39:32];
  assign n16054_o = n12584_o[39:32];
  assign n16055_o = n12381_o[39:32];
  assign n16056_o = n12388_o[39:32];
  assign n16057_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16058_o = n12383_o ? n16056_o : n16057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16059_o = n12376_o ? n16055_o : n16058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16060_o = n12563_o ? n16054_o : n16059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16061_o = n12555_o ? n16053_o : n16060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16062_o = n12549_o ? n16052_o : n16061_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16063_o = n12535_o ? n16051_o : n16062_o;
  assign n16064_o = n12590_o[63:48];
  assign n16065_o = n12588_o[63:48];
  assign n16066_o = n12586_o[63:48];
  assign n16067_o = n12584_o[63:48];
  assign n16068_o = n12381_o[63:48];
  assign n16069_o = n12388_o[63:48];
  assign n16070_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16071_o = n12383_o ? n16069_o : n16070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16072_o = n12376_o ? n16068_o : n16071_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16073_o = n12563_o ? n16067_o : n16072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16074_o = n12555_o ? n16066_o : n16073_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16075_o = n12549_o ? n16065_o : n16074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16076_o = n12535_o ? n16064_o : n16075_o;
  assign n16077_o = {n16076_o, n15966_o, n16063_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16078_o = n16077_o[55];
  assign n16079_o = n12590_o[39:32];
  assign n16080_o = n12588_o[39:32];
  assign n16081_o = n12586_o[39:32];
  assign n16082_o = n12584_o[39:32];
  assign n16083_o = n12381_o[39:32];
  assign n16084_o = n12388_o[39:32];
  assign n16085_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16086_o = n12383_o ? n16084_o : n16085_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16087_o = n12376_o ? n16083_o : n16086_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16088_o = n12563_o ? n16082_o : n16087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16089_o = n12555_o ? n16081_o : n16088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16090_o = n12549_o ? n16080_o : n16089_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16091_o = n12535_o ? n16079_o : n16090_o;
  assign n16092_o = n12590_o[63:48];
  assign n16093_o = n12588_o[63:48];
  assign n16094_o = n12586_o[63:48];
  assign n16095_o = n12584_o[63:48];
  assign n16096_o = n12381_o[63:48];
  assign n16097_o = n12388_o[63:48];
  assign n16098_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16099_o = n12383_o ? n16097_o : n16098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16100_o = n12376_o ? n16096_o : n16099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16101_o = n12563_o ? n16095_o : n16100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16102_o = n12555_o ? n16094_o : n16101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16103_o = n12549_o ? n16093_o : n16102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16104_o = n12535_o ? n16092_o : n16103_o;
  assign n16105_o = {n16104_o, n15966_o, n16091_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16106_o = n16105_o[55];
  assign n16107_o = n12590_o[39:32];
  assign n16108_o = n12588_o[39:32];
  assign n16109_o = n12586_o[39:32];
  assign n16110_o = n12584_o[39:32];
  assign n16111_o = n12381_o[39:32];
  assign n16112_o = n12388_o[39:32];
  assign n16113_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16114_o = n12383_o ? n16112_o : n16113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16115_o = n12376_o ? n16111_o : n16114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16116_o = n12563_o ? n16110_o : n16115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16117_o = n12555_o ? n16109_o : n16116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16118_o = n12549_o ? n16108_o : n16117_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16119_o = n12535_o ? n16107_o : n16118_o;
  assign n16120_o = n12590_o[63:48];
  assign n16121_o = n12588_o[63:48];
  assign n16122_o = n12586_o[63:48];
  assign n16123_o = n12584_o[63:48];
  assign n16124_o = n12381_o[63:48];
  assign n16125_o = n12388_o[63:48];
  assign n16126_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16127_o = n12383_o ? n16125_o : n16126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16128_o = n12376_o ? n16124_o : n16127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16129_o = n12563_o ? n16123_o : n16128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16130_o = n12555_o ? n16122_o : n16129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16131_o = n12549_o ? n16121_o : n16130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16132_o = n12535_o ? n16120_o : n16131_o;
  assign n16133_o = {n16132_o, n15966_o, n16119_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16134_o = n16133_o[55];
  assign n16135_o = n12590_o[39:32];
  assign n16136_o = n12588_o[39:32];
  assign n16137_o = n12586_o[39:32];
  assign n16138_o = n12584_o[39:32];
  assign n16139_o = n12381_o[39:32];
  assign n16140_o = n12388_o[39:32];
  assign n16141_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16142_o = n12383_o ? n16140_o : n16141_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16143_o = n12376_o ? n16139_o : n16142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16144_o = n12563_o ? n16138_o : n16143_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16145_o = n12555_o ? n16137_o : n16144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16146_o = n12549_o ? n16136_o : n16145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16147_o = n12535_o ? n16135_o : n16146_o;
  assign n16148_o = n12590_o[63:48];
  assign n16149_o = n12588_o[63:48];
  assign n16150_o = n12586_o[63:48];
  assign n16151_o = n12584_o[63:48];
  assign n16152_o = n12381_o[63:48];
  assign n16153_o = n12388_o[63:48];
  assign n16154_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16155_o = n12383_o ? n16153_o : n16154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16156_o = n12376_o ? n16152_o : n16155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16157_o = n12563_o ? n16151_o : n16156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16158_o = n12555_o ? n16150_o : n16157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16159_o = n12549_o ? n16149_o : n16158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16160_o = n12535_o ? n16148_o : n16159_o;
  assign n16161_o = {n16160_o, n15966_o, n16147_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16162_o = n16161_o[55];
  assign n16163_o = n12590_o[39:32];
  assign n16164_o = n12588_o[39:32];
  assign n16165_o = n12586_o[39:32];
  assign n16166_o = n12584_o[39:32];
  assign n16167_o = n12381_o[39:32];
  assign n16168_o = n12388_o[39:32];
  assign n16169_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16170_o = n12383_o ? n16168_o : n16169_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16171_o = n12376_o ? n16167_o : n16170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16172_o = n12563_o ? n16166_o : n16171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16173_o = n12555_o ? n16165_o : n16172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16174_o = n12549_o ? n16164_o : n16173_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16175_o = n12535_o ? n16163_o : n16174_o;
  assign n16176_o = n12590_o[63:48];
  assign n16177_o = n12588_o[63:48];
  assign n16178_o = n12586_o[63:48];
  assign n16179_o = n12584_o[63:48];
  assign n16180_o = n12381_o[63:48];
  assign n16181_o = n12388_o[63:48];
  assign n16182_o = n12373_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16183_o = n12383_o ? n16181_o : n16182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16184_o = n12376_o ? n16180_o : n16183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16185_o = n12563_o ? n16179_o : n16184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16186_o = n12555_o ? n16178_o : n16185_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16187_o = n12549_o ? n16177_o : n16186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16188_o = n12535_o ? n16176_o : n16187_o;
  assign n16189_o = {n16188_o, n15966_o, n16175_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:480:77  */
  assign n16190_o = n16189_o[55];
  assign n16191_o = {n15994_o, n16022_o, n16050_o, n16078_o};
  assign n16192_o = {n16106_o, n16134_o, n16162_o, n16190_o};
  assign n16193_o = {n16191_o, n16192_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n16194_o = n15945_o ? 8'b00000000 : n15966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:475:31  */
  assign n16195_o = n15945_o ? 8'b00000000 : n16193_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:41  */
  assign n16196_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:49  */
  assign n16197_o = n16196_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:52  */
  assign n16199_o = n16197_o == 1'b0;
  assign n16201_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16202_o = n16201_o[47];
  assign n16203_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16204_o = n16203_o[47];
  assign n16205_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16206_o = n16205_o[47];
  assign n16207_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16208_o = n16207_o[47];
  assign n16209_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16210_o = n16209_o[47];
  assign n16211_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16212_o = n16211_o[47];
  assign n16213_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16214_o = n16213_o[47];
  assign n16215_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16216_o = n16215_o[47];
  assign n16217_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16218_o = n16217_o[47];
  assign n16219_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16220_o = n16219_o[47];
  assign n16221_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16222_o = n16221_o[47];
  assign n16223_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16224_o = n16223_o[47];
  assign n16225_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16226_o = n16225_o[47];
  assign n16227_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16228_o = n16227_o[47];
  assign n16229_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16230_o = n16229_o[47];
  assign n16231_o = {n13227_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:486:77  */
  assign n16232_o = n16231_o[47];
  assign n16233_o = {n16202_o, n16204_o, n16206_o, n16208_o};
  assign n16234_o = {n16210_o, n16212_o, n16214_o, n16216_o};
  assign n16235_o = {n16218_o, n16220_o, n16222_o, n16224_o};
  assign n16236_o = {n16226_o, n16228_o, n16230_o, n16232_o};
  assign n16237_o = {n16233_o, n16234_o, n16235_o, n16236_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:483:31  */
  assign n16238_o = n16199_o ? 16'b0000000000000000 : n16237_o;
  assign n16239_o = n12590_o[47:40];
  assign n16240_o = n12588_o[47:40];
  assign n16241_o = n12586_o[47:40];
  assign n16242_o = n12584_o[47:40];
  assign n16243_o = n12381_o[47:40];
  assign n16244_o = n12388_o[47:40];
  assign n16245_o = n12373_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16246_o = n12383_o ? n16244_o : n16245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16247_o = n12376_o ? n16243_o : n16246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16248_o = n12563_o ? n16242_o : n16247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16249_o = n12555_o ? n16241_o : n16248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16250_o = n12549_o ? n16240_o : n16249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16251_o = n12535_o ? n16239_o : n16250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n16252_o = n15941_o ? n16194_o : n16251_o;
  assign n16253_o = n16238_o[7:0];
  assign n16254_o = n12590_o[55:48];
  assign n16255_o = n12588_o[55:48];
  assign n16256_o = n12586_o[55:48];
  assign n16257_o = n12584_o[55:48];
  assign n16258_o = n12381_o[55:48];
  assign n16259_o = n12388_o[55:48];
  assign n16260_o = n12373_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16261_o = n12383_o ? n16259_o : n16260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16262_o = n12376_o ? n16258_o : n16261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16263_o = n12563_o ? n16257_o : n16262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16264_o = n12555_o ? n16256_o : n16263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16265_o = n12549_o ? n16255_o : n16264_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16266_o = n12535_o ? n16254_o : n16265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n16267_o = n15941_o ? n16266_o : n16253_o;
  assign n16268_o = n16238_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:29  */
  assign n16269_o = n15941_o ? n16195_o : n16268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:9  */
  assign n16271_o = n15937_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n16273_o = n15937_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:474:19  */
  assign n16274_o = n16271_o | n16273_o;
  assign n16275_o = n12590_o[47:40];
  assign n16276_o = n12588_o[47:40];
  assign n16277_o = n12586_o[47:40];
  assign n16278_o = n12584_o[47:40];
  assign n16279_o = n12381_o[47:40];
  assign n16280_o = n12388_o[47:40];
  assign n16281_o = n12373_o[47:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16282_o = n12383_o ? n16280_o : n16281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16283_o = n12376_o ? n16279_o : n16282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16284_o = n12563_o ? n16278_o : n16283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16285_o = n12555_o ? n16277_o : n16284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16286_o = n12549_o ? n16276_o : n16285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16287_o = n12535_o ? n16275_o : n16286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n16274_o)
      1'b1: n16288_o = n16252_o;
      default: n16288_o = n16287_o;
    endcase
  assign n16289_o = n12590_o[55:48];
  assign n16290_o = n12588_o[55:48];
  assign n16291_o = n12586_o[55:48];
  assign n16292_o = n12584_o[55:48];
  assign n16293_o = n12381_o[55:48];
  assign n16294_o = n12388_o[55:48];
  assign n16295_o = n12373_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16296_o = n12383_o ? n16294_o : n16295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16297_o = n12376_o ? n16293_o : n16296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16298_o = n12563_o ? n16292_o : n16297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16299_o = n12555_o ? n16291_o : n16298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16300_o = n12549_o ? n16290_o : n16299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16301_o = n12535_o ? n16289_o : n16300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n16274_o)
      1'b1: n16302_o = n16267_o;
      default: n16302_o = n16301_o;
    endcase
  assign n16303_o = n12590_o[63:56];
  assign n16304_o = n12588_o[63:56];
  assign n16305_o = n12586_o[63:56];
  assign n16306_o = n12584_o[63:56];
  assign n16307_o = n12381_o[63:56];
  assign n16308_o = n12388_o[63:56];
  assign n16309_o = n12373_o[63:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16310_o = n12383_o ? n16308_o : n16309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16311_o = n12376_o ? n16307_o : n16310_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16312_o = n12563_o ? n16306_o : n16311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16313_o = n12555_o ? n16305_o : n16312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16314_o = n12549_o ? n16304_o : n16313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16315_o = n12535_o ? n16303_o : n16314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:473:7  */
  always @*
    case (n16274_o)
      1'b1: n16316_o = n16269_o;
      default: n16316_o = n16315_o;
    endcase
  assign n16330_o = n12590_o[39:32];
  assign n16331_o = n12588_o[39:32];
  assign n16332_o = n12586_o[39:32];
  assign n16333_o = n12584_o[39:32];
  assign n16334_o = n12381_o[39:32];
  assign n16335_o = n12388_o[39:32];
  assign n16336_o = n12373_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:52:5  */
  assign n16337_o = n12383_o ? n16335_o : n16336_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:50:5  */
  assign n16338_o = n12376_o ? n16334_o : n16337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:433:5  */
  assign n16339_o = n12563_o ? n16333_o : n16338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:429:5  */
  assign n16340_o = n12555_o ? n16332_o : n16339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:425:5  */
  assign n16341_o = n12549_o ? n16331_o : n16340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:421:5  */
  assign n16342_o = n12535_o ? n16330_o : n16341_o;
  assign n16357_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:492:53  */
  assign n16358_o = n16357_o[63:32];
  assign n16359_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:493:53  */
  assign n16360_o = n16359_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:51  */
  assign n16361_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:494:59  */
  assign n16362_o = n16361_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:51  */
  assign n16363_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:495:59  */
  assign n16364_o = n16363_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:51  */
  assign n16365_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:496:59  */
  assign n16366_o = n16365_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:51  */
  assign n16367_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:497:59  */
  assign n16368_o = n16367_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:262:7  */
  assign n16386_o = n16364_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:267:7  */
  assign n16392_o = n16364_o == 2'b01;
  assign n16397_o = {n16392_o, n16386_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16397_o)
      2'b10: n16398_o = 1'b0;
      2'b01: n16398_o = 1'b0;
      default: n16398_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16397_o)
      2'b10: n16399_o = 1'b1;
      2'b01: n16399_o = 1'b0;
      default: n16399_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16397_o)
      2'b10: n16400_o = 1'b0;
      2'b01: n16400_o = 1'b0;
      default: n16400_o = 1'b1;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:261:5  */
  always @*
    case (n16397_o)
      2'b10: n16401_o = 1'b1;
      2'b01: n16401_o = 1'b0;
      default: n16401_o = 1'b1;
    endcase
  assign n16406_o = {n16401_o, n16400_o, n16399_o, n16398_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16407_o = n16406_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16409_o = n16362_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16412_o = n16409_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16414_o = n16407_o ? 1'b0 : n16412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16417_o = n16358_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16418_o = n16360_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16432_o = n16417_o + n16418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16433_o = {7'b0, n16414_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16434_o = n16432_o + n16433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16436_o = n16434_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16437_o = n16417_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16438_o = {n16436_o, n16437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16439_o = n16418_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16440_o = {n16438_o, n16439_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16444_o = n16440_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16446_o = n16440_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16447_o = n16444_o | n16446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16449_o = n16440_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16450_o = n16447_o | n16449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16452_o = n16440_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16453_o = n16450_o | n16452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16453_o)
      1'b1: n16455_o = 1'b1;
      default: n16455_o = 1'b0;
    endcase
  assign n16457_o = n16456_o[12:9];
  assign n16458_o = n16456_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16460_o = n16362_o == 1'b0;
  assign n16461_o = {n16457_o, n16455_o, n16458_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16462_o = n16461_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16463_o = n16462_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16465_o = n16362_o == 1'b1;
  assign n16466_o = {n16457_o, n16455_o, n16458_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16467_o = n16466_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16468_o = n16467_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16469_o = ~n16468_o;
  assign n16470_o = n16456_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16471_o = n16465_o ? n16469_o : n16470_o;
  assign n16472_o = n16456_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16473_o = n16460_o ? n16463_o : n16472_o;
  assign n16474_o = n16456_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16475_o = n16460_o ? n16474_o : n16471_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16478_o = n16440_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16479_o = n16440_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16480_o = ~n16479_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16481_o = n16478_o & n16480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16482_o = n16440_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16483_o = ~n16482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16484_o = n16481_o & n16483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16486_o = n16440_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16487_o = ~n16486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16488_o = n16440_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16489_o = n16487_o & n16488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16490_o = n16440_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16491_o = n16489_o & n16490_o;
  assign n16492_o = {n16475_o, n16473_o, n16491_o, n16484_o, n16455_o, n16434_o};
  assign n16494_o = n16493_o[51:13];
  assign n16495_o = {n16401_o, n16400_o, n16399_o, n16398_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16496_o = n16495_o[1];
  assign n16497_o = {n16494_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n16498_o = n16497_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n16499_o = n16498_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n16500_o = n16499_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16502_o = n16362_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16505_o = n16502_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16506_o = n16496_o ? n16500_o : n16505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16509_o = n16358_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16510_o = n16360_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16524_o = n16509_o + n16510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16525_o = {7'b0, n16506_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16526_o = n16524_o + n16525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16528_o = n16526_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16529_o = n16509_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16530_o = {n16528_o, n16529_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16531_o = n16510_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16532_o = {n16530_o, n16531_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16536_o = n16532_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16538_o = n16532_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16539_o = n16536_o | n16538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16541_o = n16532_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16542_o = n16539_o | n16541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16544_o = n16532_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16545_o = n16542_o | n16544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16545_o)
      1'b1: n16547_o = 1'b1;
      default: n16547_o = 1'b0;
    endcase
  assign n16549_o = n16548_o[12:9];
  assign n16550_o = n16548_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16552_o = n16362_o == 1'b0;
  assign n16553_o = {n16549_o, n16547_o, n16550_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16554_o = n16553_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16555_o = n16554_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16557_o = n16362_o == 1'b1;
  assign n16558_o = {n16549_o, n16547_o, n16550_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16559_o = n16558_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16560_o = n16559_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16561_o = ~n16560_o;
  assign n16562_o = n16548_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16563_o = n16557_o ? n16561_o : n16562_o;
  assign n16564_o = n16548_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16565_o = n16552_o ? n16555_o : n16564_o;
  assign n16566_o = n16548_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16567_o = n16552_o ? n16566_o : n16563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16570_o = n16532_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16571_o = n16532_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16572_o = ~n16571_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16573_o = n16570_o & n16572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16574_o = n16532_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16575_o = ~n16574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16576_o = n16573_o & n16575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16578_o = n16532_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16579_o = ~n16578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16580_o = n16532_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16581_o = n16579_o & n16580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16582_o = n16532_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16583_o = n16581_o & n16582_o;
  assign n16584_o = {n16567_o, n16565_o, n16583_o, n16576_o, n16547_o, n16526_o};
  assign n16585_o = n16493_o[51:26];
  assign n16586_o = {n16401_o, n16400_o, n16399_o, n16398_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16587_o = n16586_o[2];
  assign n16588_o = {n16585_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n16589_o = n16588_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n16590_o = n16589_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n16591_o = n16590_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16593_o = n16362_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16596_o = n16593_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16597_o = n16587_o ? n16591_o : n16596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16600_o = n16358_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16601_o = n16360_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16615_o = n16600_o + n16601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16616_o = {7'b0, n16597_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16617_o = n16615_o + n16616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16619_o = n16617_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16620_o = n16600_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16621_o = {n16619_o, n16620_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16622_o = n16601_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16623_o = {n16621_o, n16622_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16627_o = n16623_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16629_o = n16623_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16630_o = n16627_o | n16629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16632_o = n16623_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16633_o = n16630_o | n16632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16635_o = n16623_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16636_o = n16633_o | n16635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16636_o)
      1'b1: n16638_o = 1'b1;
      default: n16638_o = 1'b0;
    endcase
  assign n16640_o = n16639_o[12:9];
  assign n16641_o = n16639_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16643_o = n16362_o == 1'b0;
  assign n16644_o = {n16640_o, n16638_o, n16641_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16645_o = n16644_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16646_o = n16645_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16648_o = n16362_o == 1'b1;
  assign n16649_o = {n16640_o, n16638_o, n16641_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16650_o = n16649_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16651_o = n16650_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16652_o = ~n16651_o;
  assign n16653_o = n16639_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16654_o = n16648_o ? n16652_o : n16653_o;
  assign n16655_o = n16639_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16656_o = n16643_o ? n16646_o : n16655_o;
  assign n16657_o = n16639_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16658_o = n16643_o ? n16657_o : n16654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16661_o = n16623_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16662_o = n16623_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16663_o = ~n16662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16664_o = n16661_o & n16663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16665_o = n16623_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16666_o = ~n16665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16667_o = n16664_o & n16666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16669_o = n16623_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16670_o = ~n16669_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16671_o = n16623_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16672_o = n16670_o & n16671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16673_o = n16623_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16674_o = n16672_o & n16673_o;
  assign n16675_o = {n16658_o, n16656_o, n16674_o, n16667_o, n16638_o, n16617_o};
  assign n16676_o = n16493_o[51:39];
  assign n16677_o = {n16401_o, n16400_o, n16399_o, n16398_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:20  */
  assign n16678_o = n16677_o[3];
  assign n16679_o = {n16676_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:30  */
  assign n16680_o = n16679_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:36  */
  assign n16681_o = n16680_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:285:42  */
  assign n16682_o = n16681_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:17  */
  assign n16684_o = n16362_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:288:9  */
  assign n16687_o = n16684_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:283:7  */
  assign n16688_o = n16678_o ? n16682_o : n16687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:29  */
  assign n16691_o = n16358_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:296:54  */
  assign n16692_o = n16360_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:28  */
  assign n16706_o = n16691_o + n16692_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16707_o = {7'b0, n16688_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:73:34  */
  assign n16708_o = n16706_o + n16707_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:27  */
  assign n16710_o = n16708_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:36  */
  assign n16711_o = n16691_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:31  */
  assign n16712_o = {n16710_o, n16711_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:45  */
  assign n16713_o = n16692_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:74:40  */
  assign n16714_o = {n16712_o, n16713_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:7  */
  assign n16718_o = n16714_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16720_o = n16714_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:18  */
  assign n16721_o = n16718_o | n16720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16723_o = n16714_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:26  */
  assign n16724_o = n16721_o | n16723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16726_o = n16714_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:77:34  */
  assign n16727_o = n16724_o | n16726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:76:5  */
  always @*
    case (n16727_o)
      1'b1: n16729_o = 1'b1;
      default: n16729_o = 1'b0;
    endcase
  assign n16731_o = n16730_o[12:9];
  assign n16732_o = n16730_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:13  */
  assign n16734_o = n16362_o == 1'b0;
  assign n16735_o = {n16731_o, n16729_o, n16732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:49  */
  assign n16736_o = n16735_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:83:55  */
  assign n16737_o = n16736_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:16  */
  assign n16739_o = n16362_o == 1'b1;
  assign n16740_o = {n16731_o, n16729_o, n16732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:53  */
  assign n16741_o = n16740_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:59  */
  assign n16742_o = n16741_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:85:42  */
  assign n16743_o = ~n16742_o;
  assign n16744_o = n16730_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:84:5  */
  assign n16745_o = n16739_o ? n16743_o : n16744_o;
  assign n16746_o = n16730_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16747_o = n16734_o ? n16737_o : n16746_o;
  assign n16748_o = n16730_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:82:5  */
  assign n16749_o = n16734_o ? n16748_o : n16745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:44  */
  assign n16752_o = n16714_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:64  */
  assign n16753_o = n16714_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:56  */
  assign n16754_o = ~n16753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:52  */
  assign n16755_o = n16752_o & n16754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:80  */
  assign n16756_o = n16714_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:72  */
  assign n16757_o = ~n16756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:91:68  */
  assign n16758_o = n16755_o & n16757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:48  */
  assign n16760_o = n16714_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:40  */
  assign n16761_o = ~n16760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:60  */
  assign n16762_o = n16714_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:52  */
  assign n16763_o = n16761_o & n16762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:76  */
  assign n16764_o = n16714_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:92:68  */
  assign n16765_o = n16763_o & n16764_o;
  assign n16766_o = {n16749_o, n16747_o, n16765_o, n16758_o, n16729_o, n16708_o};
  assign n16773_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:22  */
  assign n16774_o = n16773_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:26  */
  assign n16775_o = n16774_o[7:0];
  assign n16776_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:35  */
  assign n16777_o = n16776_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:39  */
  assign n16778_o = n16777_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:30  */
  assign n16779_o = {n16775_o, n16778_o};
  assign n16780_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:48  */
  assign n16781_o = n16780_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:52  */
  assign n16782_o = n16781_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:43  */
  assign n16783_o = {n16779_o, n16782_o};
  assign n16784_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:61  */
  assign n16785_o = n16784_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:65  */
  assign n16786_o = n16785_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:237:56  */
  assign n16787_o = {n16783_o, n16786_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:31  */
  assign n16791_o = n16366_o == 1'b0;
  assign n16798_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16799_o = n16798_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16800_o = n16799_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16801_o = n16800_o[3];
  assign n16803_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16804_o = n16803_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16805_o = n16804_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16806_o = n16805_o[4];
  assign n16808_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16809_o = n16808_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16810_o = n16809_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16811_o = n16806_o ? 8'b00000000 : n16810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16812_o = n16801_o ? 8'b11111111 : n16811_o;
  assign n16815_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16816_o = n16815_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16817_o = n16816_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16818_o = n16817_o[3];
  assign n16820_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16821_o = n16820_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16822_o = n16821_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16823_o = n16822_o[4];
  assign n16825_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16826_o = n16825_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16827_o = n16826_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16828_o = n16823_o ? 8'b00000000 : n16827_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16829_o = n16818_o ? 8'b11111111 : n16828_o;
  assign n16831_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16832_o = n16831_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16833_o = n16832_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16834_o = n16833_o[3];
  assign n16836_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16837_o = n16836_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16838_o = n16837_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16839_o = n16838_o[4];
  assign n16841_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16842_o = n16841_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16843_o = n16842_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16844_o = n16839_o ? 8'b00000000 : n16843_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16845_o = n16834_o ? 8'b11111111 : n16844_o;
  assign n16847_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:13  */
  assign n16848_o = n16847_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:17  */
  assign n16849_o = n16848_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:23  */
  assign n16850_o = n16849_o[3];
  assign n16852_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:16  */
  assign n16853_o = n16852_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:20  */
  assign n16854_o = n16853_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:26  */
  assign n16855_o = n16854_o[4];
  assign n16857_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:48  */
  assign n16858_o = n16857_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:114:52  */
  assign n16859_o = n16858_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:111:7  */
  assign n16860_o = n16855_o ? 8'b00000000 : n16859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:109:7  */
  assign n16861_o = n16850_o ? 8'b11111111 : n16860_o;
  assign n16862_o = {n16861_o, n16845_o, n16829_o, n16812_o};
  assign n16869_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16870_o = n16869_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16871_o = n16870_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16872_o = n16871_o[1];
  assign n16874_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16875_o = n16874_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16876_o = n16875_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16877_o = n16876_o[2];
  assign n16879_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16880_o = n16879_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16881_o = n16880_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16882_o = n16877_o ? 8'b10000000 : n16881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16883_o = n16872_o ? 8'b01111111 : n16882_o;
  assign n16886_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16887_o = n16886_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16888_o = n16887_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16889_o = n16888_o[1];
  assign n16891_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16892_o = n16891_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16893_o = n16892_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16894_o = n16893_o[2];
  assign n16896_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16897_o = n16896_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16898_o = n16897_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16899_o = n16894_o ? 8'b10000000 : n16898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16900_o = n16889_o ? 8'b01111111 : n16899_o;
  assign n16902_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16903_o = n16902_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16904_o = n16903_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16905_o = n16904_o[1];
  assign n16907_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16908_o = n16907_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16909_o = n16908_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16910_o = n16909_o[2];
  assign n16912_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16913_o = n16912_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16914_o = n16913_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16915_o = n16910_o ? 8'b10000000 : n16914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16916_o = n16905_o ? 8'b01111111 : n16915_o;
  assign n16918_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:13  */
  assign n16919_o = n16918_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:17  */
  assign n16920_o = n16919_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:23  */
  assign n16921_o = n16920_o[1];
  assign n16923_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:16  */
  assign n16924_o = n16923_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:20  */
  assign n16925_o = n16924_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:26  */
  assign n16926_o = n16925_o[2];
  assign n16928_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:48  */
  assign n16929_o = n16928_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:135:52  */
  assign n16930_o = n16929_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:132:7  */
  assign n16931_o = n16926_o ? 8'b10000000 : n16930_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:130:7  */
  assign n16932_o = n16921_o ? 8'b01111111 : n16931_o;
  assign n16933_o = {n16932_o, n16916_o, n16900_o, n16883_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:25  */
  assign n16934_o = n16791_o ? n16862_o : n16933_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:305:9  */
  assign n16936_o = n16364_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:31  */
  assign n16938_o = n16366_o == 1'b0;
  assign n16945_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:11  */
  assign n16946_o = n16945_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:15  */
  assign n16947_o = n16946_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:21  */
  assign n16948_o = n16947_o[3];
  assign n16950_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:14  */
  assign n16951_o = n16950_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:18  */
  assign n16952_o = n16951_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:24  */
  assign n16953_o = n16952_o[4];
  assign n16955_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:37  */
  assign n16956_o = n16955_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:41  */
  assign n16957_o = n16956_o[7:0];
  assign n16958_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:50  */
  assign n16959_o = n16958_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:54  */
  assign n16960_o = n16959_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:155:45  */
  assign n16961_o = {n16957_o, n16960_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:152:5  */
  assign n16962_o = n16953_o ? 16'b0000000000000000 : n16961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:150:5  */
  assign n16963_o = n16948_o ? 16'b1111111111111111 : n16962_o;
  assign n16966_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:11  */
  assign n16967_o = n16966_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:15  */
  assign n16968_o = n16967_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:21  */
  assign n16969_o = n16968_o[3];
  assign n16971_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:14  */
  assign n16972_o = n16971_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:18  */
  assign n16973_o = n16972_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:24  */
  assign n16974_o = n16973_o[4];
  assign n16976_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:38  */
  assign n16977_o = n16976_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:42  */
  assign n16978_o = n16977_o[7:0];
  assign n16979_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:51  */
  assign n16980_o = n16979_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:55  */
  assign n16981_o = n16980_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:165:46  */
  assign n16982_o = {n16978_o, n16981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:162:5  */
  assign n16983_o = n16974_o ? 16'b0000000000000000 : n16982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:160:5  */
  assign n16984_o = n16969_o ? 16'b1111111111111111 : n16983_o;
  assign n16985_o = {n16984_o, n16963_o};
  assign n16992_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:11  */
  assign n16993_o = n16992_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:15  */
  assign n16994_o = n16993_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:21  */
  assign n16995_o = n16994_o[1];
  assign n16997_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:14  */
  assign n16998_o = n16997_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:18  */
  assign n16999_o = n16998_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:24  */
  assign n17000_o = n16999_o[2];
  assign n17002_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:37  */
  assign n17003_o = n17002_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:41  */
  assign n17004_o = n17003_o[7:0];
  assign n17005_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:50  */
  assign n17006_o = n17005_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:54  */
  assign n17007_o = n17006_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:184:45  */
  assign n17008_o = {n17004_o, n17007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:181:5  */
  assign n17009_o = n17000_o ? 16'b1000000000000000 : n17008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:179:5  */
  assign n17010_o = n16995_o ? 16'b0111111111111111 : n17009_o;
  assign n17013_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:11  */
  assign n17014_o = n17013_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:15  */
  assign n17015_o = n17014_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:21  */
  assign n17016_o = n17015_o[1];
  assign n17018_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:14  */
  assign n17019_o = n17018_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:18  */
  assign n17020_o = n17019_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:24  */
  assign n17021_o = n17020_o[2];
  assign n17023_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:38  */
  assign n17024_o = n17023_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:42  */
  assign n17025_o = n17024_o[7:0];
  assign n17026_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:51  */
  assign n17027_o = n17026_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:55  */
  assign n17028_o = n17027_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:194:46  */
  assign n17029_o = {n17025_o, n17028_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:191:5  */
  assign n17030_o = n17021_o ? 16'b1000000000000000 : n17029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:189:5  */
  assign n17031_o = n17016_o ? 16'b0111111111111111 : n17030_o;
  assign n17032_o = {n17031_o, n17010_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:25  */
  assign n17033_o = n16938_o ? n16985_o : n17032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:311:9  */
  assign n17035_o = n16364_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:31  */
  assign n17037_o = n16366_o == 1'b0;
  assign n17044_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:11  */
  assign n17045_o = n17044_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:15  */
  assign n17046_o = n17045_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:21  */
  assign n17047_o = n17046_o[3];
  assign n17048_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:14  */
  assign n17049_o = n17048_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:18  */
  assign n17050_o = n17049_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:24  */
  assign n17051_o = n17050_o[4];
  assign n17052_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:24  */
  assign n17053_o = n17052_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:28  */
  assign n17054_o = n17053_o[7:0];
  assign n17055_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:37  */
  assign n17056_o = n17055_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:41  */
  assign n17057_o = n17056_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:32  */
  assign n17058_o = {n17054_o, n17057_o};
  assign n17059_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:50  */
  assign n17060_o = n17059_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:54  */
  assign n17061_o = n17060_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:45  */
  assign n17062_o = {n17058_o, n17061_o};
  assign n17063_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:63  */
  assign n17064_o = n17063_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:67  */
  assign n17065_o = n17064_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:210:58  */
  assign n17066_o = {n17062_o, n17065_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:207:5  */
  assign n17068_o = n17051_o ? 32'b00000000000000000000000000000000 : n17066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:205:5  */
  assign n17070_o = n17047_o ? 32'b11111111111111111111111111111111 : n17068_o;
  assign n17078_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:11  */
  assign n17079_o = n17078_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:15  */
  assign n17080_o = n17079_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:21  */
  assign n17081_o = n17080_o[1];
  assign n17082_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:14  */
  assign n17083_o = n17082_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:18  */
  assign n17084_o = n17083_o[12:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:24  */
  assign n17085_o = n17084_o[2];
  assign n17086_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:24  */
  assign n17087_o = n17086_o[51:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:28  */
  assign n17088_o = n17087_o[7:0];
  assign n17089_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:37  */
  assign n17090_o = n17089_o[38:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:41  */
  assign n17091_o = n17090_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:32  */
  assign n17092_o = {n17088_o, n17091_o};
  assign n17093_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:50  */
  assign n17094_o = n17093_o[25:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:54  */
  assign n17095_o = n17094_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:45  */
  assign n17096_o = {n17092_o, n17095_o};
  assign n17097_o = {n16766_o, n16675_o, n16584_o, n16492_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:63  */
  assign n17098_o = n17097_o[12:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:67  */
  assign n17099_o = n17098_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:226:58  */
  assign n17100_o = {n17096_o, n17099_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:223:5  */
  assign n17102_o = n17085_o ? 32'b10000000000000000000000000000000 : n17100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:221:5  */
  assign n17104_o = n17081_o ? 32'b01111111111111111111111111111111 : n17102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:317:25  */
  assign n17106_o = n17037_o ? n17070_o : n17104_o;
  assign n17107_o = {n17035_o, n16936_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:304:7  */
  always @*
    case (n17107_o)
      2'b10: n17108_o = n17033_o;
      2'b01: n17108_o = n16934_o;
      default: n17108_o = n17106_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_addsub32_pkg.vhd:303:5  */
  assign n17109_o = n16368_o ? n17108_o : n16787_o;
  assign n17111_o = {n12500_o, n12505_o, n12457_o, n12467_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:500:53  */
  assign n17112_o = n17111_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:501:56  */
  assign n17113_o = n12424_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:51  */
  assign n17114_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:502:59  */
  assign n17115_o = n17114_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:51  */
  assign n17116_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:503:59  */
  assign n17117_o = n17116_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:51  */
  assign n17118_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:504:59  */
  assign n17119_o = n17118_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:51  */
  assign n17120_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:505:59  */
  assign n17121_o = n17120_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:51  */
  assign n17122_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:506:59  */
  assign n17123_o = n17122_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:174:7  */
  assign n17159_o = n17121_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:175:7  */
  assign n17161_o = n17121_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17162_o = n17113_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17163_o = n17113_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17164_o = n17113_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:178:70  */
  assign n17165_o = n17113_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:177:28  */
  assign n17167_o = n17115_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n17168_o = n17113_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n17169_o = n17113_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:181:70  */
  assign n17170_o = n17113_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:182:70  */
  assign n17171_o = n17113_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:180:28  */
  assign n17173_o = n17115_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17174_o = n17113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17175_o = n17113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17176_o = n17113_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:184:79  */
  assign n17177_o = n17113_o[5];
  assign n17178_o = {n17174_o, n17175_o, n17176_o, n17177_o};
  assign n17179_o = {n17173_o, n17167_o};
  assign n17180_o = n17178_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17179_o)
      2'b10: n17181_o = n17168_o;
      2'b01: n17181_o = n17162_o;
      default: n17181_o = n17180_o;
    endcase
  assign n17182_o = n17178_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17179_o)
      2'b10: n17183_o = n17169_o;
      2'b01: n17183_o = n17163_o;
      default: n17183_o = n17182_o;
    endcase
  assign n17184_o = n17178_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17179_o)
      2'b10: n17185_o = n17170_o;
      2'b01: n17185_o = n17164_o;
      default: n17185_o = n17184_o;
    endcase
  assign n17186_o = n17178_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:26  */
  always @*
    case (n17179_o)
      2'b10: n17187_o = n17171_o;
      2'b01: n17187_o = n17165_o;
      default: n17187_o = n17186_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:176:7  */
  assign n17189_o = n17121_o == 2'b10;
  assign n17190_o = {n17189_o, n17161_o, n17159_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17190_o)
      3'b100: n17194_o = n17181_o;
      3'b010: n17194_o = 1'b1;
      3'b001: n17194_o = 1'b0;
      default: n17194_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17190_o)
      3'b100: n17198_o = n17183_o;
      3'b010: n17198_o = 1'b1;
      3'b001: n17198_o = 1'b0;
      default: n17198_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17190_o)
      3'b100: n17202_o = n17185_o;
      3'b010: n17202_o = 1'b1;
      3'b001: n17202_o = 1'b0;
      default: n17202_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:173:5  */
  always @*
    case (n17190_o)
      3'b100: n17206_o = n17187_o;
      3'b010: n17206_o = 1'b1;
      3'b001: n17206_o = 1'b0;
      default: n17206_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:45  */
  assign n17211_o = n17112_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:54  */
  assign n17213_o = n17113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17220_o = n17213_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17221_o = ~n17213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17223_o = n17221_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17224_o = n17220_o ? n17223_o : n17213_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:207:69  */
  assign n17225_o = n17224_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:210:45  */
  assign n17226_o = n17112_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:54  */
  assign n17228_o = n17113_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17235_o = n17228_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17236_o = ~n17228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17238_o = n17236_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17239_o = n17235_o ? n17238_o : n17228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:211:69  */
  assign n17240_o = n17239_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:79  */
  assign n17241_o = n17112_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:214:58  */
  assign n17242_o = {8'b0, n17241_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:60  */
  assign n17244_o = n17113_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17251_o = n17244_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17252_o = ~n17244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17254_o = n17252_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17255_o = n17251_o ? n17254_o : n17244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:75  */
  assign n17256_o = n17255_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:215:44  */
  assign n17258_o = {1'b0, n17256_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:79  */
  assign n17259_o = n17112_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:218:58  */
  assign n17260_o = {24'b0, n17259_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:61  */
  assign n17262_o = n17113_o[27:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17269_o = n17262_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17270_o = ~n17262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17272_o = n17270_o + 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17273_o = n17269_o ? n17272_o : n17262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:76  */
  assign n17274_o = n17273_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:219:45  */
  assign n17276_o = {2'b00, n17274_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:28  */
  assign n17278_o = n17117_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:223:45  */
  assign n17279_o = n17112_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:224:45  */
  assign n17280_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:225:45  */
  assign n17281_o = n17112_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:226:45  */
  assign n17282_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:77  */
  assign n17283_o = n17112_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:227:58  */
  assign n17284_o = {{8{n17283_o[7]}}, n17283_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:77  */
  assign n17285_o = n17112_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:228:58  */
  assign n17286_o = {{24{n17285_o[7]}}, n17285_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17287_o = n17278_o ? n17286_o : n17260_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17289_o = n17278_o ? n17282_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17291_o = n17278_o ? n17284_o : n17242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17293_o = n17278_o ? n17281_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17296_o = n17278_o ? n17279_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:222:22  */
  assign n17299_o = n17278_o ? n17280_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:206:7  */
  assign n17302_o = n17115_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:45  */
  assign n17303_o = n17112_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:54  */
  assign n17305_o = n17113_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17312_o = n17305_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17313_o = ~n17305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17315_o = n17313_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17316_o = n17312_o ? n17315_o : n17305_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:232:69  */
  assign n17317_o = n17316_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:79  */
  assign n17318_o = n17112_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:235:58  */
  assign n17319_o = {16'b0, n17318_o};  //  uext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:60  */
  assign n17321_o = n17113_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17328_o = n17321_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17329_o = ~n17321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17331_o = n17329_o + 5'b00001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17332_o = n17328_o ? n17331_o : n17321_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:75  */
  assign n17333_o = n17332_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:236:44  */
  assign n17335_o = {1'b0, n17333_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:28  */
  assign n17337_o = n17117_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:240:45  */
  assign n17338_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:241:45  */
  assign n17339_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:77  */
  assign n17340_o = n17112_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:242:58  */
  assign n17341_o = {{16{n17340_o[15]}}, n17340_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n17342_o = n17337_o ? n17341_o : n17319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n17344_o = n17337_o ? n17339_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:239:22  */
  assign n17347_o = n17337_o ? n17338_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:231:7  */
  assign n17350_o = n17115_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:54  */
  assign n17352_o = n17113_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:90:9  */
  assign n17359_o = n17352_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:15  */
  assign n17360_o = ~n17352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:91:24  */
  assign n17362_o = n17360_o + 6'b000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:93:33  */
  assign n17363_o = n17359_o ? n17362_o : n17352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:246:69  */
  assign n17364_o = n17363_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:28  */
  assign n17366_o = n17117_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:250:45  */
  assign n17367_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:249:22  */
  assign n17369_o = n17366_o ? n17367_o : 1'b0;
  assign n17371_o = {n17350_o, n17302_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17372_o = n17342_o;
      2'b01: n17372_o = n17287_o;
      default: n17372_o = n17112_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17374_o = n17335_o;
      2'b01: n17374_o = n17276_o;
      default: n17374_o = n17364_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17376_o = n17344_o;
      2'b01: n17376_o = n17289_o;
      default: n17376_o = n17369_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17379_o = n17303_o;
      2'b01: n17379_o = n17291_o;
      default: n17379_o = 16'b0000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17382_o = n17317_o;
      2'b01: n17382_o = n17258_o;
      default: n17382_o = 4'b0000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17385_o = n17347_o;
      2'b01: n17385_o = n17293_o;
      default: n17385_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17388_o = 8'b00000000;
      2'b01: n17388_o = n17211_o;
      default: n17388_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17391_o = 3'b000;
      2'b01: n17391_o = n17225_o;
      default: n17391_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17394_o = 1'b0;
      2'b01: n17394_o = n17296_o;
      default: n17394_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17397_o = 8'b00000000;
      2'b01: n17397_o = n17226_o;
      default: n17397_o = 8'b00000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17400_o = 3'b000;
      2'b01: n17400_o = n17240_o;
      default: n17400_o = 3'b000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:205:5  */
  always @*
    case (n17371_o)
      2'b10: n17403_o = 1'b0;
      2'b01: n17403_o = n17299_o;
      default: n17403_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n17413_o = n17391_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n17414_o = n17388_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n17416_o = {n17414_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n17417_o = n17413_o ? n17416_o : n17388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n17418_o = n17391_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n17419_o = n17417_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n17421_o = n17420_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n17422_o = {n17419_o, n17421_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n17423_o = n17418_o ? n17422_o : n17417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n17424_o = n17391_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n17425_o = n17423_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n17427_o = n17426_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n17428_o = {n17425_o, n17427_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n17429_o = n17424_o ? n17428_o : n17423_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:13  */
  assign n17439_o = n17400_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:45  */
  assign n17440_o = n17397_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:58  */
  assign n17442_o = {n17440_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:329:5  */
  assign n17443_o = n17439_o ? n17442_o : n17397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:13  */
  assign n17444_o = n17400_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:45  */
  assign n17445_o = n17443_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:68  */
  assign n17447_o = n17446_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:58  */
  assign n17448_o = {n17445_o, n17447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:330:5  */
  assign n17449_o = n17444_o ? n17448_o : n17443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:13  */
  assign n17450_o = n17400_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:45  */
  assign n17451_o = n17449_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:68  */
  assign n17453_o = n17452_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:58  */
  assign n17454_o = {n17451_o, n17453_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:331:5  */
  assign n17455_o = n17450_o ? n17454_o : n17449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:13  */
  assign n17465_o = n17382_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:45  */
  assign n17466_o = n17379_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:59  */
  assign n17468_o = {n17466_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:314:5  */
  assign n17469_o = n17465_o ? n17468_o : n17379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:13  */
  assign n17470_o = n17382_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:45  */
  assign n17471_o = n17469_o[11:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:69  */
  assign n17473_o = n17472_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:59  */
  assign n17474_o = {n17471_o, n17473_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:315:5  */
  assign n17475_o = n17470_o ? n17474_o : n17469_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:13  */
  assign n17476_o = n17382_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:45  */
  assign n17477_o = n17475_o[13:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:69  */
  assign n17479_o = n17478_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:59  */
  assign n17480_o = {n17477_o, n17479_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:316:5  */
  assign n17481_o = n17476_o ? n17480_o : n17475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:13  */
  assign n17482_o = n17382_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:45  */
  assign n17483_o = n17481_o[14:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:69  */
  assign n17485_o = n17484_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:59  */
  assign n17486_o = {n17483_o, n17485_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:317:5  */
  assign n17487_o = n17482_o ? n17486_o : n17481_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n17497_o = n17374_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n17498_o = n17372_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n17500_o = {n17498_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n17501_o = n17497_o ? n17500_o : n17372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n17502_o = n17374_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n17503_o = n17501_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n17505_o = n17504_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n17506_o = {n17503_o, n17505_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n17507_o = n17502_o ? n17506_o : n17501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n17508_o = n17374_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n17509_o = n17507_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n17511_o = n17510_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n17512_o = {n17509_o, n17511_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n17513_o = n17508_o ? n17512_o : n17507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n17514_o = n17374_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n17515_o = n17513_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n17517_o = n17516_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n17518_o = {n17515_o, n17517_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n17519_o = n17514_o ? n17518_o : n17513_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n17520_o = n17374_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n17521_o = n17519_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n17523_o = n17522_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n17524_o = {n17521_o, n17523_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n17525_o = n17520_o ? n17524_o : n17519_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n17534_o = {n17394_o, n17394_o, n17394_o, n17394_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n17537_o = n17391_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n17538_o = n17388_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n17539_o = {n17534_o, n17538_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n17540_o = n17537_o ? n17539_o : n17388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n17541_o = n17391_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n17542_o = n17534_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n17543_o = n17540_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n17544_o = {n17542_o, n17543_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n17545_o = n17541_o ? n17544_o : n17540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n17546_o = n17391_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n17547_o = n17534_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n17548_o = n17545_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n17549_o = {n17547_o, n17548_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n17550_o = n17546_o ? n17549_o : n17545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:47  */
  assign n17559_o = {n17403_o, n17403_o, n17403_o, n17403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:13  */
  assign n17562_o = n17400_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:69  */
  assign n17563_o = n17397_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:61  */
  assign n17564_o = {n17559_o, n17563_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:374:5  */
  assign n17565_o = n17562_o ? n17564_o : n17397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:13  */
  assign n17566_o = n17400_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:47  */
  assign n17567_o = n17559_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:69  */
  assign n17568_o = n17565_o[7:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:61  */
  assign n17569_o = {n17567_o, n17568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:375:5  */
  assign n17570_o = n17566_o ? n17569_o : n17565_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:13  */
  assign n17571_o = n17400_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:47  */
  assign n17572_o = n17559_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:69  */
  assign n17573_o = n17570_o[7:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:61  */
  assign n17574_o = {n17572_o, n17573_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:376:5  */
  assign n17575_o = n17571_o ? n17574_o : n17570_o;
  assign n17584_o = {n17385_o, n17385_o, n17385_o, n17385_o};
  assign n17585_o = {n17385_o, n17385_o, n17385_o, n17385_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:47  */
  assign n17586_o = {n17584_o, n17585_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:13  */
  assign n17589_o = n17382_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:69  */
  assign n17590_o = n17379_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:61  */
  assign n17591_o = {n17586_o, n17590_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:359:5  */
  assign n17592_o = n17589_o ? n17591_o : n17379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:13  */
  assign n17593_o = n17382_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:47  */
  assign n17594_o = n17586_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:69  */
  assign n17595_o = n17592_o[15:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:61  */
  assign n17596_o = {n17594_o, n17595_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:360:5  */
  assign n17597_o = n17593_o ? n17596_o : n17592_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:13  */
  assign n17598_o = n17382_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:47  */
  assign n17599_o = n17586_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:69  */
  assign n17600_o = n17597_o[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:61  */
  assign n17601_o = {n17599_o, n17600_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:361:5  */
  assign n17602_o = n17598_o ? n17601_o : n17597_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:13  */
  assign n17603_o = n17382_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:47  */
  assign n17604_o = n17586_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:69  */
  assign n17605_o = n17602_o[15:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:61  */
  assign n17606_o = {n17604_o, n17605_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:362:5  */
  assign n17607_o = n17603_o ? n17606_o : n17602_o;
  assign n17616_o = {n17376_o, n17376_o, n17376_o, n17376_o};
  assign n17617_o = {n17376_o, n17376_o, n17376_o, n17376_o};
  assign n17618_o = {n17376_o, n17376_o, n17376_o, n17376_o};
  assign n17619_o = {n17376_o, n17376_o, n17376_o, n17376_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n17620_o = {n17616_o, n17617_o, n17618_o, n17619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n17623_o = n17374_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n17624_o = n17372_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n17625_o = {n17620_o, n17624_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n17626_o = n17623_o ? n17625_o : n17372_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n17627_o = n17374_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n17628_o = n17620_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n17629_o = n17626_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n17630_o = {n17628_o, n17629_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n17631_o = n17627_o ? n17630_o : n17626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n17632_o = n17374_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n17633_o = n17620_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n17634_o = n17631_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n17635_o = {n17633_o, n17634_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n17636_o = n17632_o ? n17635_o : n17631_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n17637_o = n17374_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n17638_o = n17620_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n17639_o = n17636_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n17640_o = {n17638_o, n17639_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n17641_o = n17637_o ? n17640_o : n17636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n17642_o = n17374_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n17643_o = n17620_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n17644_o = n17641_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n17645_o = {n17643_o, n17644_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n17646_o = n17642_o ? n17645_o : n17641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:65  */
  assign n17648_o = n17113_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  assign n17651_o = 3'b111 - n17648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:65  */
  assign n17656_o = n17113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  assign n17659_o = 4'b1111 - n17656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:65  */
  assign n17664_o = n17113_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  assign n17667_o = 5'b11111 - n17664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:65  */
  assign n17672_o = n17113_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  assign n17675_o = 3'b111 - n17672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:65  */
  assign n17680_o = n17113_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  assign n17683_o = 4'b1111 - n17680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:65  */
  assign n17688_o = n17113_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  assign n17691_o = 5'b11111 - n17688_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:17  */
  assign n17697_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17699_o = n17112_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17700_o = n17699_o & n20212_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17706_o = n17700_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17708_o = 1'b0 | n17706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17710_o = n17700_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17711_o = n17708_o | n17710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17712_o = n17700_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17713_o = n17711_o | n17712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17714_o = n17700_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17715_o = n17713_o | n17714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17716_o = n17700_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17717_o = n17715_o | n17716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17718_o = n17700_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17719_o = n17717_o | n17718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17720_o = n17700_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17721_o = n17719_o | n17720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17722_o = n17700_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17723_o = n17721_o | n17722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17725_o = n17112_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17726_o = n17725_o & n20212_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17732_o = n17726_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17734_o = 1'b0 | n17732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17736_o = n17726_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17737_o = n17734_o | n17736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17738_o = n17726_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17739_o = n17737_o | n17738_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17740_o = n17726_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17741_o = n17739_o | n17740_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17742_o = n17726_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17743_o = n17741_o | n17742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17744_o = n17726_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17745_o = n17743_o | n17744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17746_o = n17726_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17747_o = n17745_o | n17746_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17748_o = n17726_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17749_o = n17747_o | n17748_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17751_o = n17112_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17752_o = n17751_o & n20212_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17758_o = n17752_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17760_o = 1'b0 | n17758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17762_o = n17752_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17763_o = n17760_o | n17762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17764_o = n17752_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17765_o = n17763_o | n17764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17766_o = n17752_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17767_o = n17765_o | n17766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17768_o = n17752_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17769_o = n17767_o | n17768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17770_o = n17752_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17771_o = n17769_o | n17770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17772_o = n17752_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17773_o = n17771_o | n17772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17774_o = n17752_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17775_o = n17773_o | n17774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:54  */
  assign n17777_o = n17112_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:289:77  */
  assign n17778_o = n17777_o & n20212_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17784_o = n17778_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17786_o = 1'b0 | n17784_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17788_o = n17778_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17789_o = n17786_o | n17788_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17790_o = n17778_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17791_o = n17789_o | n17790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17792_o = n17778_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17793_o = n17791_o | n17792_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17794_o = n17778_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17795_o = n17793_o | n17794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17796_o = n17778_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17797_o = n17795_o | n17796_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17798_o = n17778_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17799_o = n17797_o | n17798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17800_o = n17778_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17801_o = n17799_o | n17800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:20  */
  assign n17803_o = n17117_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17804_o = n17112_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17805_o = ~n17804_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17807_o = n17112_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17808_o = n17807_o & n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17814_o = n17808_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17816_o = 1'b0 | n17814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17818_o = n17808_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17819_o = n17816_o | n17818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17820_o = n17808_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17821_o = n17819_o | n17820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17822_o = n17808_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17823_o = n17821_o | n17822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17824_o = n17808_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17825_o = n17823_o | n17824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17826_o = n17808_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17827_o = n17825_o | n17826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17828_o = n17808_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17829_o = n17827_o | n17828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17830_o = n17808_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17831_o = n17829_o | n17830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n17833_o = n17112_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n17834_o = ~n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n17835_o = n17833_o | n17834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17841_o = n17835_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17843_o = 1'b1 & n17841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17845_o = n17835_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17846_o = n17843_o & n17845_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17847_o = n17835_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17848_o = n17846_o & n17847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17849_o = n17835_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17850_o = n17848_o & n17849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17851_o = n17835_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17852_o = n17850_o & n17851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17853_o = n17835_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17854_o = n17852_o & n17853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17855_o = n17835_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17856_o = n17854_o & n17855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17857_o = n17835_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17858_o = n17856_o & n17857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n17859_o = ~n17858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n17860_o = n17805_o ? n17831_o : n17859_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17861_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17862_o = ~n17861_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17864_o = n17112_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17865_o = n17864_o & n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17871_o = n17865_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17873_o = 1'b0 | n17871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17875_o = n17865_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17876_o = n17873_o | n17875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17877_o = n17865_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17878_o = n17876_o | n17877_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17879_o = n17865_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17880_o = n17878_o | n17879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17881_o = n17865_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17882_o = n17880_o | n17881_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17883_o = n17865_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17884_o = n17882_o | n17883_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17885_o = n17865_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17886_o = n17884_o | n17885_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17887_o = n17865_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17888_o = n17886_o | n17887_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n17890_o = n17112_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n17891_o = ~n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n17892_o = n17890_o | n17891_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17898_o = n17892_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17900_o = 1'b1 & n17898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17902_o = n17892_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17903_o = n17900_o & n17902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17904_o = n17892_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17905_o = n17903_o & n17904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17906_o = n17892_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17907_o = n17905_o & n17906_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17908_o = n17892_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17909_o = n17907_o & n17908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17910_o = n17892_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17911_o = n17909_o & n17910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17912_o = n17892_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17913_o = n17911_o & n17912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17914_o = n17892_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17915_o = n17913_o & n17914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n17916_o = ~n17915_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n17917_o = n17862_o ? n17888_o : n17916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17918_o = n17112_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17919_o = ~n17918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17921_o = n17112_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17922_o = n17921_o & n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17928_o = n17922_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17930_o = 1'b0 | n17928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17932_o = n17922_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17933_o = n17930_o | n17932_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17934_o = n17922_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17935_o = n17933_o | n17934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17936_o = n17922_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17937_o = n17935_o | n17936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17938_o = n17922_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17939_o = n17937_o | n17938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17940_o = n17922_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17941_o = n17939_o | n17940_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17942_o = n17922_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17943_o = n17941_o | n17942_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17944_o = n17922_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17945_o = n17943_o | n17944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n17947_o = n17112_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n17948_o = ~n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n17949_o = n17947_o | n17948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17955_o = n17949_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17957_o = 1'b1 & n17955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17959_o = n17949_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17960_o = n17957_o & n17959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17961_o = n17949_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17962_o = n17960_o & n17961_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17963_o = n17949_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17964_o = n17962_o & n17963_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17965_o = n17949_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17966_o = n17964_o & n17965_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17967_o = n17949_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17968_o = n17966_o & n17967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17969_o = n17949_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17970_o = n17968_o & n17969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n17971_o = n17949_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n17972_o = n17970_o & n17971_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n17973_o = ~n17972_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n17974_o = n17919_o ? n17945_o : n17973_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:23  */
  assign n17975_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:35  */
  assign n17976_o = ~n17975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:54  */
  assign n17978_o = n17112_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:294:77  */
  assign n17979_o = n17978_o & n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17985_o = n17979_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17987_o = 1'b0 | n17985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17989_o = n17979_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17990_o = n17987_o | n17989_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17991_o = n17979_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17992_o = n17990_o | n17991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17993_o = n17979_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17994_o = n17992_o | n17993_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17995_o = n17979_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17996_o = n17994_o | n17995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17997_o = n17979_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n17998_o = n17996_o | n17997_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n17999_o = n17979_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18000_o = n17998_o | n17999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18001_o = n17979_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18002_o = n18000_o | n18001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:59  */
  assign n18004_o = n17112_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:85  */
  assign n18005_o = ~n20218_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:82  */
  assign n18006_o = n18004_o | n18005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18012_o = n18006_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18014_o = 1'b1 & n18012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18016_o = n18006_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18017_o = n18014_o & n18016_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18018_o = n18006_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18019_o = n18017_o & n18018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18020_o = n18006_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18021_o = n18019_o & n18020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18022_o = n18006_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18023_o = n18021_o & n18022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18024_o = n18006_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18025_o = n18023_o & n18024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18026_o = n18006_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18027_o = n18025_o & n18026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18028_o = n18006_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18029_o = n18027_o & n18028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:296:39  */
  assign n18030_o = ~n18029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:293:15  */
  assign n18031_o = n17976_o ? n18002_o : n18030_o;
  assign n18032_o = {n18031_o, n17974_o, n17917_o, n17860_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:291:11  */
  assign n18034_o = n17803_o ? n18032_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n18036_o = n17697_o ? 4'b0000 : n18034_o;
  assign n18037_o = {n17801_o, n17775_o, n17749_o, n17723_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:287:11  */
  assign n18039_o = n17697_o ? n18037_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:286:9  */
  assign n18041_o = n17115_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:17  */
  assign n18043_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:54  */
  assign n18045_o = n17112_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:302:69  */
  assign n18046_o = n18045_o & n20214_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18052_o = n18046_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18054_o = 1'b0 | n18052_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18056_o = n18046_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18057_o = n18054_o | n18056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18058_o = n18046_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18059_o = n18057_o | n18058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18060_o = n18046_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18061_o = n18059_o | n18060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18062_o = n18046_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18063_o = n18061_o | n18062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18064_o = n18046_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18065_o = n18063_o | n18064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18066_o = n18046_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18067_o = n18065_o | n18066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18068_o = n18046_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18069_o = n18067_o | n18068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18070_o = n18046_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18071_o = n18069_o | n18070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18072_o = n18046_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18073_o = n18071_o | n18072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18074_o = n18046_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18075_o = n18073_o | n18074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18076_o = n18046_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18077_o = n18075_o | n18076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18078_o = n18046_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18079_o = n18077_o | n18078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18080_o = n18046_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18081_o = n18079_o | n18080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18082_o = n18046_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18083_o = n18081_o | n18082_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18084_o = n18046_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18085_o = n18083_o | n18084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:54  */
  assign n18087_o = n17112_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:303:69  */
  assign n18088_o = n18087_o & n20214_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18094_o = n18088_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18096_o = 1'b0 | n18094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18098_o = n18088_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18099_o = n18096_o | n18098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18100_o = n18088_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18101_o = n18099_o | n18100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18102_o = n18088_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18103_o = n18101_o | n18102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18104_o = n18088_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18105_o = n18103_o | n18104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18106_o = n18088_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18107_o = n18105_o | n18106_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18108_o = n18088_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18109_o = n18107_o | n18108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18110_o = n18088_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18111_o = n18109_o | n18110_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18112_o = n18088_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18113_o = n18111_o | n18112_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18114_o = n18088_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18115_o = n18113_o | n18114_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18116_o = n18088_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18117_o = n18115_o | n18116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18118_o = n18088_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18119_o = n18117_o | n18118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18120_o = n18088_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18121_o = n18119_o | n18120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18122_o = n18088_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18123_o = n18121_o | n18122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18124_o = n18088_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18125_o = n18123_o | n18124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18126_o = n18088_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18127_o = n18125_o | n18126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:20  */
  assign n18129_o = n17117_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:20  */
  assign n18130_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:25  */
  assign n18131_o = ~n18130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:54  */
  assign n18133_o = n17112_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:306:69  */
  assign n18134_o = n18133_o & n20220_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18140_o = n18134_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18142_o = 1'b0 | n18140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18144_o = n18134_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18145_o = n18142_o | n18144_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18146_o = n18134_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18147_o = n18145_o | n18146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18148_o = n18134_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18149_o = n18147_o | n18148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18150_o = n18134_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18151_o = n18149_o | n18150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18152_o = n18134_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18153_o = n18151_o | n18152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18154_o = n18134_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18155_o = n18153_o | n18154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18156_o = n18134_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18157_o = n18155_o | n18156_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18158_o = n18134_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18159_o = n18157_o | n18158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18160_o = n18134_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18161_o = n18159_o | n18160_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18162_o = n18134_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18163_o = n18161_o | n18162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18164_o = n18134_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18165_o = n18163_o | n18164_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18166_o = n18134_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18167_o = n18165_o | n18166_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18168_o = n18134_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18169_o = n18167_o | n18168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18170_o = n18134_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18171_o = n18169_o | n18170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18172_o = n18134_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18173_o = n18171_o | n18172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:54  */
  assign n18175_o = n17112_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:307:69  */
  assign n18176_o = n18175_o & n20220_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18182_o = n18176_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18184_o = 1'b0 | n18182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18186_o = n18176_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18187_o = n18184_o | n18186_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18188_o = n18176_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18189_o = n18187_o | n18188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18190_o = n18176_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18191_o = n18189_o | n18190_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18192_o = n18176_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18193_o = n18191_o | n18192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18194_o = n18176_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18195_o = n18193_o | n18194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18196_o = n18176_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18197_o = n18195_o | n18196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18198_o = n18176_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18199_o = n18197_o | n18198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18200_o = n18176_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18201_o = n18199_o | n18200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18202_o = n18176_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18203_o = n18201_o | n18202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18204_o = n18176_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18205_o = n18203_o | n18204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18206_o = n18176_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18207_o = n18205_o | n18206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18208_o = n18176_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18209_o = n18207_o | n18208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18210_o = n18176_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18211_o = n18209_o | n18210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18212_o = n18176_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18213_o = n18211_o | n18212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18214_o = n18176_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18215_o = n18213_o | n18214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:59  */
  assign n18217_o = n17112_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:77  */
  assign n18218_o = ~n20220_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:74  */
  assign n18219_o = n18217_o | n18218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18225_o = n18219_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18227_o = 1'b1 & n18225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18229_o = n18219_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18230_o = n18227_o & n18229_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18231_o = n18219_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18232_o = n18230_o & n18231_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18233_o = n18219_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18234_o = n18232_o & n18233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18235_o = n18219_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18236_o = n18234_o & n18235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18237_o = n18219_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18238_o = n18236_o & n18237_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18239_o = n18219_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18240_o = n18238_o & n18239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18241_o = n18219_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18242_o = n18240_o & n18241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18243_o = n18219_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18244_o = n18242_o & n18243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18245_o = n18219_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18246_o = n18244_o & n18245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18247_o = n18219_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18248_o = n18246_o & n18247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18249_o = n18219_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18250_o = n18248_o & n18249_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18251_o = n18219_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18252_o = n18250_o & n18251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18253_o = n18219_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18254_o = n18252_o & n18253_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18255_o = n18219_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18256_o = n18254_o & n18255_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18257_o = n18219_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18258_o = n18256_o & n18257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:309:39  */
  assign n18259_o = ~n18258_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:59  */
  assign n18261_o = n17112_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:77  */
  assign n18262_o = ~n20220_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:74  */
  assign n18263_o = n18261_o | n18262_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18269_o = n18263_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18271_o = 1'b1 & n18269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18273_o = n18263_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18274_o = n18271_o & n18273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18275_o = n18263_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18276_o = n18274_o & n18275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18277_o = n18263_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18278_o = n18276_o & n18277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18279_o = n18263_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18280_o = n18278_o & n18279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18281_o = n18263_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18282_o = n18280_o & n18281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18283_o = n18263_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18284_o = n18282_o & n18283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18285_o = n18263_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18286_o = n18284_o & n18285_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18287_o = n18263_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18288_o = n18286_o & n18287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18289_o = n18263_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18290_o = n18288_o & n18289_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18291_o = n18263_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18292_o = n18290_o & n18291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18293_o = n18263_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18294_o = n18292_o & n18293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18295_o = n18263_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18296_o = n18294_o & n18295_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18297_o = n18263_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18298_o = n18296_o & n18297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18299_o = n18263_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18300_o = n18298_o & n18299_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18301_o = n18263_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18302_o = n18300_o & n18301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:310:39  */
  assign n18303_o = ~n18302_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n18304_o = n18131_o ? n18173_o : n18259_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:305:12  */
  assign n18305_o = n18131_o ? n18215_o : n18303_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n18307_o = n18129_o ? n18304_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:304:11  */
  assign n18309_o = n18129_o ? n18305_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18311_o = n18043_o ? 1'b0 : n18307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18313_o = n18043_o ? 1'b0 : n18309_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18315_o = n18043_o ? n18085_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:301:11  */
  assign n18317_o = n18043_o ? n18127_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:300:9  */
  assign n18319_o = n17115_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:17  */
  assign n18321_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:315:55  */
  assign n18323_o = n17112_o & n20216_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18329_o = n18323_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18331_o = 1'b0 | n18329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18333_o = n18323_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18334_o = n18331_o | n18333_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18335_o = n18323_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18336_o = n18334_o | n18335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18337_o = n18323_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18338_o = n18336_o | n18337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18339_o = n18323_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18340_o = n18338_o | n18339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18341_o = n18323_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18342_o = n18340_o | n18341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18343_o = n18323_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18344_o = n18342_o | n18343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18345_o = n18323_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18346_o = n18344_o | n18345_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18347_o = n18323_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18348_o = n18346_o | n18347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18349_o = n18323_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18350_o = n18348_o | n18349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18351_o = n18323_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18352_o = n18350_o | n18351_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18353_o = n18323_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18354_o = n18352_o | n18353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18355_o = n18323_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18356_o = n18354_o | n18355_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18357_o = n18323_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18358_o = n18356_o | n18357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18359_o = n18323_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18360_o = n18358_o | n18359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18361_o = n18323_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18362_o = n18360_o | n18361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18363_o = n18323_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18364_o = n18362_o | n18363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18365_o = n18323_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18366_o = n18364_o | n18365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18367_o = n18323_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18368_o = n18366_o | n18367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18369_o = n18323_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18370_o = n18368_o | n18369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18371_o = n18323_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18372_o = n18370_o | n18371_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18373_o = n18323_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18374_o = n18372_o | n18373_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18375_o = n18323_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18376_o = n18374_o | n18375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18377_o = n18323_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18378_o = n18376_o | n18377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18379_o = n18323_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18380_o = n18378_o | n18379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18381_o = n18323_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18382_o = n18380_o | n18381_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18383_o = n18323_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18384_o = n18382_o | n18383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18385_o = n18323_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18386_o = n18384_o | n18385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18387_o = n18323_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18388_o = n18386_o | n18387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18389_o = n18323_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18390_o = n18388_o | n18389_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18391_o = n18323_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18392_o = n18390_o | n18391_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18393_o = n18323_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18394_o = n18392_o | n18393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:20  */
  assign n18396_o = n17117_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:21  */
  assign n18397_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:26  */
  assign n18398_o = ~n18397_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:318:55  */
  assign n18400_o = n17112_o & n20222_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18406_o = n18400_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18408_o = 1'b0 | n18406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18410_o = n18400_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18411_o = n18408_o | n18410_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18412_o = n18400_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18413_o = n18411_o | n18412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18414_o = n18400_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18415_o = n18413_o | n18414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18416_o = n18400_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18417_o = n18415_o | n18416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18418_o = n18400_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18419_o = n18417_o | n18418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18420_o = n18400_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18421_o = n18419_o | n18420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18422_o = n18400_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18423_o = n18421_o | n18422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18424_o = n18400_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18425_o = n18423_o | n18424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18426_o = n18400_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18427_o = n18425_o | n18426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18428_o = n18400_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18429_o = n18427_o | n18428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18430_o = n18400_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18431_o = n18429_o | n18430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18432_o = n18400_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18433_o = n18431_o | n18432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18434_o = n18400_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18435_o = n18433_o | n18434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18436_o = n18400_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18437_o = n18435_o | n18436_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18438_o = n18400_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18439_o = n18437_o | n18438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18440_o = n18400_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18441_o = n18439_o | n18440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18442_o = n18400_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18443_o = n18441_o | n18442_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18444_o = n18400_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18445_o = n18443_o | n18444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18446_o = n18400_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18447_o = n18445_o | n18446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18448_o = n18400_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18449_o = n18447_o | n18448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18450_o = n18400_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18451_o = n18449_o | n18450_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18452_o = n18400_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18453_o = n18451_o | n18452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18454_o = n18400_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18455_o = n18453_o | n18454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18456_o = n18400_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18457_o = n18455_o | n18456_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18458_o = n18400_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18459_o = n18457_o | n18458_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18460_o = n18400_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18461_o = n18459_o | n18460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18462_o = n18400_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18463_o = n18461_o | n18462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18464_o = n18400_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18465_o = n18463_o | n18464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18466_o = n18400_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18467_o = n18465_o | n18466_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18468_o = n18400_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18469_o = n18467_o | n18468_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:28  */
  assign n18470_o = n18400_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:104:24  */
  assign n18471_o = n18469_o | n18470_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:63  */
  assign n18473_o = ~n20222_data;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:60  */
  assign n18474_o = n17112_o | n18473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18480_o = n18474_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18482_o = 1'b1 & n18480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18484_o = n18474_o[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18485_o = n18482_o & n18484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18486_o = n18474_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18487_o = n18485_o & n18486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18488_o = n18474_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18489_o = n18487_o & n18488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18490_o = n18474_o[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18491_o = n18489_o & n18490_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18492_o = n18474_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18493_o = n18491_o & n18492_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18494_o = n18474_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18495_o = n18493_o & n18494_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18496_o = n18474_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18497_o = n18495_o & n18496_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18498_o = n18474_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18499_o = n18497_o & n18498_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18500_o = n18474_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18501_o = n18499_o & n18500_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18502_o = n18474_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18503_o = n18501_o & n18502_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18504_o = n18474_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18505_o = n18503_o & n18504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18506_o = n18474_o[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18507_o = n18505_o & n18506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18508_o = n18474_o[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18509_o = n18507_o & n18508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18510_o = n18474_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18511_o = n18509_o & n18510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18512_o = n18474_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18513_o = n18511_o & n18512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18514_o = n18474_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18515_o = n18513_o & n18514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18516_o = n18474_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18517_o = n18515_o & n18516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18518_o = n18474_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18519_o = n18517_o & n18518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18520_o = n18474_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18521_o = n18519_o & n18520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18522_o = n18474_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18523_o = n18521_o & n18522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18524_o = n18474_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18525_o = n18523_o & n18524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18526_o = n18474_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18527_o = n18525_o & n18526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18528_o = n18474_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18529_o = n18527_o & n18528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18530_o = n18474_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18531_o = n18529_o & n18530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18532_o = n18474_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18533_o = n18531_o & n18532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18534_o = n18474_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18535_o = n18533_o & n18534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18536_o = n18474_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18537_o = n18535_o & n18536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18538_o = n18474_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18539_o = n18537_o & n18538_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18540_o = n18474_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18541_o = n18539_o & n18540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18542_o = n18474_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18543_o = n18541_o & n18542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:29  */
  assign n18544_o = n18474_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:117:24  */
  assign n18545_o = n18543_o & n18544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:320:39  */
  assign n18546_o = ~n18545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:317:13  */
  assign n18547_o = n18398_o ? n18471_o : n18546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:316:11  */
  assign n18549_o = n18396_o ? n18547_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n18551_o = n18321_o ? 1'b0 : n18549_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:314:11  */
  assign n18553_o = n18321_o ? n18394_o : 1'b0;
  assign n18554_o = {n18319_o, n18041_o};
  assign n18555_o = n18036_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18557_o = 1'b0;
      2'b01: n18557_o = n18555_o;
      default: n18557_o = 1'b0;
    endcase
  assign n18558_o = n18036_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18560_o = n18311_o;
      2'b01: n18560_o = n18558_o;
      default: n18560_o = 1'b0;
    endcase
  assign n18561_o = n18036_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18563_o = 1'b0;
      2'b01: n18563_o = n18561_o;
      default: n18563_o = 1'b0;
    endcase
  assign n18564_o = n18036_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18565_o = n18313_o;
      2'b01: n18565_o = n18564_o;
      default: n18565_o = n18551_o;
    endcase
  assign n18566_o = n18039_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18568_o = 1'b0;
      2'b01: n18568_o = n18566_o;
      default: n18568_o = 1'b0;
    endcase
  assign n18569_o = n18039_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18571_o = n18315_o;
      2'b01: n18571_o = n18569_o;
      default: n18571_o = 1'b0;
    endcase
  assign n18572_o = n18039_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18574_o = 1'b0;
      2'b01: n18574_o = n18572_o;
      default: n18574_o = 1'b0;
    endcase
  assign n18575_o = n18039_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:285:7  */
  always @*
    case (n18554_o)
      2'b10: n18576_o = n18317_o;
      2'b01: n18576_o = n18575_o;
      default: n18576_o = n18553_o;
    endcase
  assign n18577_o = {n18565_o, n18563_o, n18560_o, n18557_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n18579_o = n17123_o ? n18577_o : 4'b0000;
  assign n18581_o = {n18576_o, n18574_o, n18571_o, n18568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:284:5  */
  assign n18583_o = n17123_o ? n18581_o : 4'b0000;
  assign n18585_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:35  */
  assign n18586_o = n18585_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:23  */
  assign n18587_o = n18586_o ? n17550_o : n17429_o;
  assign n18588_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:35  */
  assign n18589_o = n18588_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:335:23  */
  assign n18590_o = n18589_o ? n17575_o : n17455_o;
  assign n18591_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:35  */
  assign n18592_o = n18591_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:341:66  */
  assign n18593_o = n17607_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:343:65  */
  assign n18594_o = n17487_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:340:23  */
  assign n18595_o = n18592_o ? n18593_o : n18594_o;
  assign n18596_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:35  */
  assign n18597_o = n18596_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:346:66  */
  assign n18598_o = n17646_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:348:65  */
  assign n18599_o = n17525_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:345:23  */
  assign n18600_o = n18597_o ? n18598_o : n18599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:330:7  */
  assign n18602_o = n17115_o == 2'b00;
  assign n18603_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:35  */
  assign n18604_o = n18603_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:23  */
  assign n18605_o = n18604_o ? n17607_o : n17487_o;
  assign n18606_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:35  */
  assign n18607_o = n18606_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:357:66  */
  assign n18608_o = n17646_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:359:65  */
  assign n18609_o = n17525_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:356:23  */
  assign n18610_o = n18607_o ? n18608_o : n18609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:351:7  */
  assign n18612_o = n17115_o == 2'b01;
  assign n18613_o = {n17206_o, n17202_o, n17198_o, n17194_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:35  */
  assign n18614_o = n18613_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:362:23  */
  assign n18615_o = n18614_o ? n17646_o : n17525_o;
  assign n18616_o = {n18612_o, n18602_o};
  assign n18617_o = n18605_o[7:0];
  assign n18618_o = n18615_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18616_o)
      2'b10: n18619_o = n18617_o;
      2'b01: n18619_o = n18587_o;
      default: n18619_o = n18618_o;
    endcase
  assign n18620_o = n18605_o[15:8];
  assign n18621_o = n18615_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18616_o)
      2'b10: n18622_o = n18620_o;
      2'b01: n18622_o = n18590_o;
      default: n18622_o = n18621_o;
    endcase
  assign n18623_o = n18610_o[7:0];
  assign n18624_o = n18615_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18616_o)
      2'b10: n18625_o = n18623_o;
      2'b01: n18625_o = n18595_o;
      default: n18625_o = n18624_o;
    endcase
  assign n18626_o = n18610_o[15:8];
  assign n18627_o = n18615_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:329:5  */
  always @*
    case (n18616_o)
      2'b10: n18628_o = n18626_o;
      2'b01: n18628_o = n18600_o;
      default: n18628_o = n18627_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18634_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18635_o = n18583_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18637_o = n18635_o ? 8'b11111111 : n18619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18639_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18640_o = n18583_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18641_o = n17112_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18642_o = ~n18641_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18645_o = n18642_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18646_o = n18640_o ? n18645_o : n18619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18647_o = n18579_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18648_o = n17112_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18649_o = ~n18648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18652_o = n18649_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18653_o = n18647_o ? n18652_o : n18619_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18654_o = n18639_o ? n18646_o : n18653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18655_o = n18634_o ? n18637_o : n18654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18657_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18658_o = n18583_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18660_o = n18658_o ? 8'b11111111 : n18622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18662_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18663_o = n18583_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18664_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18665_o = ~n18664_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18668_o = n18665_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18669_o = n18663_o ? n18668_o : n18622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18670_o = n18579_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18671_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18672_o = ~n18671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18675_o = n18672_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18676_o = n18670_o ? n18675_o : n18622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18677_o = n18662_o ? n18669_o : n18676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18678_o = n18657_o ? n18660_o : n18677_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18680_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18681_o = n18583_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18683_o = n18681_o ? 8'b11111111 : n18625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18685_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18686_o = n18583_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18687_o = n17112_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18688_o = ~n18687_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18691_o = n18688_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18692_o = n18686_o ? n18691_o : n18625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18693_o = n18579_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18694_o = n17112_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18695_o = ~n18694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18698_o = n18695_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18699_o = n18693_o ? n18698_o : n18625_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18700_o = n18685_o ? n18692_o : n18699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18701_o = n18680_o ? n18683_o : n18700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:32  */
  assign n18703_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:48  */
  assign n18704_o = n18583_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:376:28  */
  assign n18706_o = n18704_o ? 8'b11111111 : n18628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:38  */
  assign n18708_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:50  */
  assign n18709_o = n18583_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:40  */
  assign n18710_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:52  */
  assign n18711_o = ~n18710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:382:32  */
  assign n18714_o = n18711_o ? 8'b11111111 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:381:30  */
  assign n18715_o = n18709_o ? n18714_o : n18628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:48  */
  assign n18716_o = n18579_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:40  */
  assign n18717_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:52  */
  assign n18718_o = ~n18717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:390:32  */
  assign n18721_o = n18718_o ? 8'b01111111 : 8'b10000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:389:30  */
  assign n18722_o = n18716_o ? n18721_o : n18628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:380:28  */
  assign n18723_o = n18708_o ? n18715_o : n18722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:375:26  */
  assign n18724_o = n18703_o ? n18706_o : n18723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:374:9  */
  assign n18726_o = n17115_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n18728_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n18729_o = n18583_o[1];
  assign n18731_o = {n18622_o, n18619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n18732_o = n18729_o ? 16'b1111111111111111 : n18731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n18734_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n18735_o = n18583_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n18736_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n18737_o = ~n18736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n18740_o = n18737_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n18741_o = {n18622_o, n18619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n18742_o = n18735_o ? n18740_o : n18741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n18743_o = n18579_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n18744_o = n17112_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n18745_o = ~n18744_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n18748_o = n18745_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n18749_o = {n18622_o, n18619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n18750_o = n18743_o ? n18748_o : n18749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n18751_o = n18734_o ? n18742_o : n18750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n18752_o = n18728_o ? n18732_o : n18751_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:32  */
  assign n18754_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:48  */
  assign n18755_o = n18583_o[3];
  assign n18757_o = {n18628_o, n18625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:402:28  */
  assign n18758_o = n18755_o ? 16'b1111111111111111 : n18757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:38  */
  assign n18760_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:50  */
  assign n18761_o = n18583_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:40  */
  assign n18762_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:53  */
  assign n18763_o = ~n18762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:408:32  */
  assign n18766_o = n18763_o ? 16'b1111111111111111 : 16'b0000000000000000;
  assign n18767_o = {n18628_o, n18625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:407:30  */
  assign n18768_o = n18761_o ? n18766_o : n18767_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:48  */
  assign n18769_o = n18579_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:40  */
  assign n18770_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:53  */
  assign n18771_o = ~n18770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:416:32  */
  assign n18774_o = n18771_o ? 16'b0111111111111111 : 16'b1000000000000000;
  assign n18775_o = {n18628_o, n18625_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:415:30  */
  assign n18776_o = n18769_o ? n18774_o : n18775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:406:28  */
  assign n18777_o = n18760_o ? n18768_o : n18776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:401:26  */
  assign n18778_o = n18754_o ? n18758_o : n18777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:400:9  */
  assign n18780_o = n17115_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:30  */
  assign n18782_o = n17117_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:46  */
  assign n18783_o = n18583_o[3];
  assign n18785_o = {n18628_o, n18625_o, n18622_o, n18619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:427:26  */
  assign n18786_o = n18783_o ? 32'b11111111111111111111111111111111 : n18785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:36  */
  assign n18788_o = n17119_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:36  */
  assign n18789_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:41  */
  assign n18790_o = ~n18789_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:432:28  */
  assign n18793_o = n18790_o ? 32'b11111111111111111111111111111111 : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:46  */
  assign n18794_o = n18579_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:38  */
  assign n18795_o = n17112_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:43  */
  assign n18796_o = ~n18795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:439:30  */
  assign n18799_o = n18796_o ? 32'b01111111111111111111111111111111 : 32'b10000000000000000000000000000000;
  assign n18800_o = {n18628_o, n18625_o, n18622_o, n18619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:438:28  */
  assign n18801_o = n18794_o ? n18799_o : n18800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:431:26  */
  assign n18802_o = n18788_o ? n18793_o : n18801_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:426:24  */
  assign n18803_o = n18782_o ? n18786_o : n18802_o;
  assign n18804_o = {n18780_o, n18726_o};
  assign n18805_o = n18752_o[7:0];
  assign n18806_o = n18803_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18804_o)
      2'b10: n18807_o = n18805_o;
      2'b01: n18807_o = n18655_o;
      default: n18807_o = n18806_o;
    endcase
  assign n18808_o = n18752_o[15:8];
  assign n18809_o = n18803_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18804_o)
      2'b10: n18810_o = n18808_o;
      2'b01: n18810_o = n18678_o;
      default: n18810_o = n18809_o;
    endcase
  assign n18811_o = n18778_o[7:0];
  assign n18812_o = n18803_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18804_o)
      2'b10: n18813_o = n18811_o;
      2'b01: n18813_o = n18701_o;
      default: n18813_o = n18812_o;
    endcase
  assign n18814_o = n18778_o[15:8];
  assign n18815_o = n18803_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:373:7  */
  always @*
    case (n18804_o)
      2'b10: n18816_o = n18814_o;
      2'b01: n18816_o = n18724_o;
      default: n18816_o = n18815_o;
    endcase
  assign n18817_o = {n18816_o, n18813_o, n18810_o, n18807_o};
  assign n18818_o = {n18628_o, n18625_o, n18622_o, n18619_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:372:5  */
  assign n18819_o = n17123_o ? n18817_o : n18818_o;
  assign n18820_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:17  */
  assign n18821_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:25  */
  assign n18822_o = n18821_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:35  */
  assign n18824_o = n18822_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:19  */
  assign n18825_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:27  */
  assign n18826_o = n18825_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:32  */
  assign n18828_o = n18826_o == 2'b01;
  assign n18829_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:518:64  */
  assign n18830_o = n18829_o[15:8];
  assign n18831_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:519:64  */
  assign n18832_o = n18831_o[31:24];
  assign n18833_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:520:64  */
  assign n18834_o = n18833_o[47:40];
  assign n18835_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:521:64  */
  assign n18836_o = n18835_o[63:56];
  assign n18837_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:522:64  */
  assign n18838_o = n18837_o[15:8];
  assign n18839_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:523:64  */
  assign n18840_o = n18839_o[31:24];
  assign n18841_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:524:64  */
  assign n18842_o = n18841_o[47:40];
  assign n18843_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:525:64  */
  assign n18844_o = n18843_o[63:56];
  assign n18845_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:527:64  */
  assign n18846_o = n18845_o[31:16];
  assign n18847_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:528:64  */
  assign n18848_o = n18847_o[63:48];
  assign n18849_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:529:64  */
  assign n18850_o = n18849_o[31:16];
  assign n18851_o = {n17109_o, n13981_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:530:64  */
  assign n18852_o = n18851_o[63:48];
  assign n18853_o = {n18852_o, n18850_o, n18848_o, n18846_o};
  assign n18854_o = {n18844_o, n18842_o, n18840_o, n18838_o, n18836_o, n18834_o, n18832_o, n18830_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:517:9  */
  assign n18855_o = n18828_o ? n18854_o : n18853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:516:7  */
  assign n18856_o = n18824_o ? n18855_o : n18820_o;
  assign n18857_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:17  */
  assign n18858_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:25  */
  assign n18859_o = n18858_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:35  */
  assign n18861_o = n18859_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:19  */
  assign n18862_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:27  */
  assign n18863_o = n18862_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:32  */
  assign n18865_o = n18863_o == 2'b01;
  assign n18866_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:543:69  */
  assign n18867_o = n18866_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:21  */
  assign n18868_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:29  */
  assign n18869_o = n18868_o[24];
  assign n18871_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:85  */
  assign n18872_o = n18871_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:101  */
  assign n18873_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:109  */
  assign n18874_o = n18873_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:120  */
  assign n18875_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:545:128  */
  assign n18876_o = n18875_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n18884_o = n18872_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n18886_o = n18884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n18888_o = n18872_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n18891_o = n18874_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18905_o = n18884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18907_o = 1'b0 | n18905_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18908_o = n18884_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18909_o = n18907_o | n18908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18910_o = n18884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18911_o = n18909_o | n18910_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18912_o = n18884_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18913_o = n18911_o | n18912_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18914_o = n18884_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18915_o = n18913_o | n18914_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18916_o = n18884_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18917_o = n18915_o | n18916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18918_o = n18884_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18919_o = n18917_o | n18918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18920_o = n18884_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18921_o = n18919_o | n18920_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n18923_o = 1'b1 ? n18921_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n18926_o = n18923_o ? 8'b11111111 : n18888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n18927_o = ~n18886_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18941_o = n18884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18943_o = 1'b0 | n18941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18944_o = n18884_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18945_o = n18943_o | n18944_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18946_o = n18884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18947_o = n18945_o | n18946_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18948_o = n18884_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18949_o = n18947_o | n18948_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18950_o = n18884_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18951_o = n18949_o | n18950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18952_o = n18884_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18953_o = n18951_o | n18952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18954_o = n18884_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18955_o = n18953_o | n18954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n18956_o = n18884_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n18957_o = n18955_o | n18956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n18959_o = 1'b1 ? n18957_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n18962_o = n18876_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n18965_o = n18962_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n18967_o = n18959_o ? n18965_o : n18888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18981_o = n18884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18983_o = 1'b0 & n18981_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18984_o = n18884_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18985_o = n18983_o & n18984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18986_o = n18884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18987_o = n18985_o & n18986_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18988_o = n18884_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18989_o = n18987_o & n18988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18990_o = n18884_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18991_o = n18989_o & n18990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18992_o = n18884_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18993_o = n18991_o & n18992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18994_o = n18884_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18995_o = n18993_o & n18994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n18996_o = n18884_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n18997_o = n18995_o & n18996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n18999_o = 1'b1 ? n18997_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19001_o = ~n18999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19003_o = n18876_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19006_o = n19003_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19008_o = n19001_o ? n19006_o : n18888_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19009_o = n18927_o ? n18967_o : n19008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19010_o = n18891_o ? n18926_o : n19009_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:544:11  */
  assign n19011_o = n18869_o ? n19010_o : n18867_o;
  assign n19012_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:548:69  */
  assign n19013_o = n19012_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:21  */
  assign n19014_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:29  */
  assign n19015_o = n19014_o[24];
  assign n19017_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:85  */
  assign n19018_o = n19017_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:101  */
  assign n19019_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:109  */
  assign n19020_o = n19019_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:120  */
  assign n19021_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:550:128  */
  assign n19022_o = n19021_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n19030_o = n19018_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n19032_o = n19030_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n19034_o = n19018_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n19037_o = n19020_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19051_o = n19030_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19053_o = 1'b0 | n19051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19054_o = n19030_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19055_o = n19053_o | n19054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19056_o = n19030_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19057_o = n19055_o | n19056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19058_o = n19030_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19059_o = n19057_o | n19058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19060_o = n19030_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19061_o = n19059_o | n19060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19062_o = n19030_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19063_o = n19061_o | n19062_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19064_o = n19030_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19065_o = n19063_o | n19064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19066_o = n19030_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19067_o = n19065_o | n19066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19069_o = 1'b1 ? n19067_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n19072_o = n19069_o ? 8'b11111111 : n19034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n19073_o = ~n19032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19087_o = n19030_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19089_o = 1'b0 | n19087_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19090_o = n19030_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19091_o = n19089_o | n19090_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19092_o = n19030_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19093_o = n19091_o | n19092_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19094_o = n19030_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19095_o = n19093_o | n19094_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19096_o = n19030_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19097_o = n19095_o | n19096_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19098_o = n19030_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19099_o = n19097_o | n19098_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19100_o = n19030_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19101_o = n19099_o | n19100_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19102_o = n19030_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19103_o = n19101_o | n19102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19105_o = 1'b1 ? n19103_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n19108_o = n19022_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n19111_o = n19108_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n19113_o = n19105_o ? n19111_o : n19034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19127_o = n19030_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19129_o = 1'b0 & n19127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19130_o = n19030_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19131_o = n19129_o & n19130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19132_o = n19030_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19133_o = n19131_o & n19132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19134_o = n19030_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19135_o = n19133_o & n19134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19136_o = n19030_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19137_o = n19135_o & n19136_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19138_o = n19030_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19139_o = n19137_o & n19138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19140_o = n19030_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19141_o = n19139_o & n19140_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19142_o = n19030_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19143_o = n19141_o & n19142_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19145_o = 1'b1 ? n19143_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19147_o = ~n19145_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19149_o = n19022_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19152_o = n19149_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19154_o = n19147_o ? n19152_o : n19034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19155_o = n19073_o ? n19113_o : n19154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19156_o = n19037_o ? n19072_o : n19155_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:549:11  */
  assign n19157_o = n19015_o ? n19156_o : n19013_o;
  assign n19158_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:553:69  */
  assign n19159_o = n19158_o[39:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:21  */
  assign n19160_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:29  */
  assign n19161_o = n19160_o[24];
  assign n19163_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:85  */
  assign n19164_o = n19163_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:101  */
  assign n19165_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:109  */
  assign n19166_o = n19165_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:120  */
  assign n19167_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:555:128  */
  assign n19168_o = n19167_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n19176_o = n19164_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n19178_o = n19176_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n19180_o = n19164_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n19183_o = n19166_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19197_o = n19176_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19199_o = 1'b0 | n19197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19200_o = n19176_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19201_o = n19199_o | n19200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19202_o = n19176_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19203_o = n19201_o | n19202_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19204_o = n19176_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19205_o = n19203_o | n19204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19206_o = n19176_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19207_o = n19205_o | n19206_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19208_o = n19176_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19209_o = n19207_o | n19208_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19210_o = n19176_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19211_o = n19209_o | n19210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19212_o = n19176_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19213_o = n19211_o | n19212_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19215_o = 1'b1 ? n19213_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n19218_o = n19215_o ? 8'b11111111 : n19180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n19219_o = ~n19178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19233_o = n19176_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19235_o = 1'b0 | n19233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19236_o = n19176_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19237_o = n19235_o | n19236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19238_o = n19176_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19239_o = n19237_o | n19238_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19240_o = n19176_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19241_o = n19239_o | n19240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19242_o = n19176_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19243_o = n19241_o | n19242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19244_o = n19176_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19245_o = n19243_o | n19244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19246_o = n19176_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19247_o = n19245_o | n19246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19248_o = n19176_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19249_o = n19247_o | n19248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19251_o = 1'b1 ? n19249_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n19254_o = n19168_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n19257_o = n19254_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n19259_o = n19251_o ? n19257_o : n19180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19273_o = n19176_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19275_o = 1'b0 & n19273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19276_o = n19176_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19277_o = n19275_o & n19276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19278_o = n19176_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19279_o = n19277_o & n19278_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19280_o = n19176_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19281_o = n19279_o & n19280_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19282_o = n19176_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19283_o = n19281_o & n19282_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19284_o = n19176_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19285_o = n19283_o & n19284_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19286_o = n19176_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19287_o = n19285_o & n19286_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19288_o = n19176_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19289_o = n19287_o & n19288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19291_o = 1'b1 ? n19289_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19293_o = ~n19291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19295_o = n19168_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19298_o = n19295_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19300_o = n19293_o ? n19298_o : n19180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19301_o = n19219_o ? n19259_o : n19300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19302_o = n19183_o ? n19218_o : n19301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:554:11  */
  assign n19303_o = n19161_o ? n19302_o : n19159_o;
  assign n19304_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:558:69  */
  assign n19305_o = n19304_o[55:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:21  */
  assign n19306_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:29  */
  assign n19307_o = n19306_o[24];
  assign n19309_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:85  */
  assign n19310_o = n19309_o[63:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:101  */
  assign n19311_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:109  */
  assign n19312_o = n19311_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:120  */
  assign n19313_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:560:128  */
  assign n19314_o = n19313_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:70:21  */
  assign n19322_o = n19310_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:71:27  */
  assign n19324_o = n19322_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:72:21  */
  assign n19326_o = n19310_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:11  */
  assign n19329_o = n19312_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19343_o = n19322_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19345_o = 1'b0 | n19343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19346_o = n19322_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19347_o = n19345_o | n19346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19348_o = n19322_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19349_o = n19347_o | n19348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19350_o = n19322_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19351_o = n19349_o | n19350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19352_o = n19322_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19353_o = n19351_o | n19352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19354_o = n19322_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19355_o = n19353_o | n19354_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19356_o = n19322_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19357_o = n19355_o | n19356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19358_o = n19322_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19359_o = n19357_o | n19358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19361_o = 1'b1 ? n19359_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:75:7  */
  assign n19364_o = n19361_o ? 8'b11111111 : n19326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:15  */
  assign n19365_o = ~n19324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19379_o = n19322_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19381_o = 1'b0 | n19379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19382_o = n19322_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19383_o = n19381_o | n19382_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19384_o = n19322_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19385_o = n19383_o | n19384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19386_o = n19322_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19387_o = n19385_o | n19386_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19388_o = n19322_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19389_o = n19387_o | n19388_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19390_o = n19322_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19391_o = n19389_o | n19390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19392_o = n19322_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19393_o = n19391_o | n19392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19394_o = n19322_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19395_o = n19393_o | n19394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19397_o = 1'b1 ? n19395_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:21  */
  assign n19400_o = n19314_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:82:11  */
  assign n19403_o = n19400_o ? 8'b01111111 : 8'b11111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:80:9  */
  assign n19405_o = n19397_o ? n19403_o : n19326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19419_o = n19322_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19421_o = 1'b0 & n19419_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19422_o = n19322_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19423_o = n19421_o & n19422_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19424_o = n19322_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19425_o = n19423_o & n19424_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19426_o = n19322_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19427_o = n19425_o & n19426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19428_o = n19322_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19429_o = n19427_o & n19428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19430_o = n19322_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19431_o = n19429_o & n19430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19432_o = n19322_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19433_o = n19431_o & n19432_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19434_o = n19322_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19435_o = n19433_o & n19434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19437_o = 1'b1 ? n19435_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:29  */
  assign n19439_o = ~n19437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:21  */
  assign n19441_o = n19314_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:89:11  */
  assign n19444_o = n19441_o ? 8'b10000000 : 8'b00000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:87:9  */
  assign n19446_o = n19439_o ? n19444_o : n19326_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:79:7  */
  assign n19447_o = n19365_o ? n19405_o : n19446_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:74:5  */
  assign n19448_o = n19329_o ? n19364_o : n19447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:559:11  */
  assign n19449_o = n19307_o ? n19448_o : n19305_o;
  assign n19450_o = n18857_o[63:32];
  assign n19451_o = {n19450_o, n19449_o, n19303_o, n19157_o, n19011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:563:72  */
  assign n19452_o = n19451_o[7:0];
  assign n19453_o = n18857_o[63:40];
  assign n19454_o = {n19453_o, n19452_o, n19449_o, n19303_o, n19157_o, n19011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:564:72  */
  assign n19455_o = n19454_o[15:8];
  assign n19456_o = n18857_o[63:48];
  assign n19457_o = {n19456_o, n19455_o, n19452_o, n19449_o, n19303_o, n19157_o, n19011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:565:72  */
  assign n19458_o = n19457_o[23:16];
  assign n19459_o = n18857_o[63:56];
  assign n19460_o = {n19459_o, n19458_o, n19455_o, n19452_o, n19449_o, n19303_o, n19157_o, n19011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:566:72  */
  assign n19461_o = n19460_o[31:24];
  assign n19462_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:568:69  */
  assign n19463_o = n19462_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:21  */
  assign n19464_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:29  */
  assign n19465_o = n19464_o[24];
  assign n19467_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:81  */
  assign n19468_o = n19467_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:95  */
  assign n19469_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:103  */
  assign n19470_o = n19469_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:114  */
  assign n19471_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:570:122  */
  assign n19472_o = n19471_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:107:21  */
  assign n19480_o = n19468_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:108:27  */
  assign n19482_o = n19480_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:109:21  */
  assign n19484_o = n19468_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:11  */
  assign n19487_o = n19470_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19501_o = n19480_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19503_o = 1'b0 | n19501_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19504_o = n19480_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19505_o = n19503_o | n19504_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19506_o = n19480_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19507_o = n19505_o | n19506_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19508_o = n19480_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19509_o = n19507_o | n19508_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19510_o = n19480_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19511_o = n19509_o | n19510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19512_o = n19480_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19513_o = n19511_o | n19512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19514_o = n19480_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19515_o = n19513_o | n19514_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19516_o = n19480_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19517_o = n19515_o | n19516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19518_o = n19480_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19519_o = n19517_o | n19518_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19520_o = n19480_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19521_o = n19519_o | n19520_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19522_o = n19480_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19523_o = n19521_o | n19522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19524_o = n19480_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19525_o = n19523_o | n19524_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19526_o = n19480_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19527_o = n19525_o | n19526_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19528_o = n19480_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19529_o = n19527_o | n19528_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19530_o = n19480_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19531_o = n19529_o | n19530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19532_o = n19480_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19533_o = n19531_o | n19532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19535_o = 1'b1 ? n19533_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:112:7  */
  assign n19538_o = n19535_o ? 16'b1111111111111111 : n19484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:15  */
  assign n19539_o = ~n19482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19553_o = n19480_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19555_o = 1'b0 | n19553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19556_o = n19480_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19557_o = n19555_o | n19556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19558_o = n19480_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19559_o = n19557_o | n19558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19560_o = n19480_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19561_o = n19559_o | n19560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19562_o = n19480_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19563_o = n19561_o | n19562_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19564_o = n19480_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19565_o = n19563_o | n19564_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19566_o = n19480_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19567_o = n19565_o | n19566_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19568_o = n19480_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19569_o = n19567_o | n19568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19570_o = n19480_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19571_o = n19569_o | n19570_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19572_o = n19480_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19573_o = n19571_o | n19572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19574_o = n19480_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19575_o = n19573_o | n19574_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19576_o = n19480_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19577_o = n19575_o | n19576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19578_o = n19480_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19579_o = n19577_o | n19578_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19580_o = n19480_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19581_o = n19579_o | n19580_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19582_o = n19480_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19583_o = n19581_o | n19582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19584_o = n19480_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19585_o = n19583_o | n19584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19587_o = 1'b1 ? n19585_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:21  */
  assign n19590_o = n19472_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:11  */
  assign n19593_o = n19590_o ? 16'b0111111111111111 : 16'b1111111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:117:9  */
  assign n19595_o = n19587_o ? n19593_o : n19484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19609_o = n19480_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19611_o = 1'b0 & n19609_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19612_o = n19480_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19613_o = n19611_o & n19612_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19614_o = n19480_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19615_o = n19613_o & n19614_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19616_o = n19480_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19617_o = n19615_o & n19616_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19618_o = n19480_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19619_o = n19617_o & n19618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19620_o = n19480_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19621_o = n19619_o & n19620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19622_o = n19480_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19623_o = n19621_o & n19622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19624_o = n19480_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19625_o = n19623_o & n19624_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19626_o = n19480_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19627_o = n19625_o & n19626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19628_o = n19480_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19629_o = n19627_o & n19628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19630_o = n19480_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19631_o = n19629_o & n19630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19632_o = n19480_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19633_o = n19631_o & n19632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19634_o = n19480_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19635_o = n19633_o & n19634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19636_o = n19480_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19637_o = n19635_o & n19636_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19638_o = n19480_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19639_o = n19637_o & n19638_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19640_o = n19480_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19641_o = n19639_o & n19640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19643_o = 1'b1 ? n19641_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:29  */
  assign n19645_o = ~n19643_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:21  */
  assign n19647_o = n19472_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:11  */
  assign n19650_o = n19647_o ? 16'b1000000000000000 : 16'b0000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:9  */
  assign n19652_o = n19645_o ? n19650_o : n19484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:7  */
  assign n19653_o = n19539_o ? n19595_o : n19652_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:5  */
  assign n19654_o = n19487_o ? n19538_o : n19653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:569:11  */
  assign n19655_o = n19465_o ? n19654_o : n19463_o;
  assign n19656_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:573:69  */
  assign n19657_o = n19656_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:21  */
  assign n19658_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:29  */
  assign n19659_o = n19658_o[24];
  assign n19661_o = {n18819_o, n15691_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:81  */
  assign n19662_o = n19661_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:95  */
  assign n19663_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:103  */
  assign n19664_o = n19663_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:114  */
  assign n19665_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:575:122  */
  assign n19666_o = n19665_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:107:21  */
  assign n19674_o = n19662_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:108:27  */
  assign n19676_o = n19674_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:109:21  */
  assign n19678_o = n19662_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:11  */
  assign n19681_o = n19664_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19695_o = n19674_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19697_o = 1'b0 | n19695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19698_o = n19674_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19699_o = n19697_o | n19698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19700_o = n19674_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19701_o = n19699_o | n19700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19702_o = n19674_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19703_o = n19701_o | n19702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19704_o = n19674_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19705_o = n19703_o | n19704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19706_o = n19674_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19707_o = n19705_o | n19706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19708_o = n19674_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19709_o = n19707_o | n19708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19710_o = n19674_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19711_o = n19709_o | n19710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19712_o = n19674_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19713_o = n19711_o | n19712_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19714_o = n19674_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19715_o = n19713_o | n19714_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19716_o = n19674_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19717_o = n19715_o | n19716_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19718_o = n19674_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19719_o = n19717_o | n19718_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19720_o = n19674_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19721_o = n19719_o | n19720_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19722_o = n19674_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19723_o = n19721_o | n19722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19724_o = n19674_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19725_o = n19723_o | n19724_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19726_o = n19674_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19727_o = n19725_o | n19726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19729_o = 1'b1 ? n19727_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:112:7  */
  assign n19732_o = n19729_o ? 16'b1111111111111111 : n19678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:15  */
  assign n19733_o = ~n19676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19747_o = n19674_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19749_o = 1'b0 | n19747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19750_o = n19674_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19751_o = n19749_o | n19750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19752_o = n19674_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19753_o = n19751_o | n19752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19754_o = n19674_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19755_o = n19753_o | n19754_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19756_o = n19674_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19757_o = n19755_o | n19756_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19758_o = n19674_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19759_o = n19757_o | n19758_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19760_o = n19674_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19761_o = n19759_o | n19760_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19762_o = n19674_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19763_o = n19761_o | n19762_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19764_o = n19674_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19765_o = n19763_o | n19764_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19766_o = n19674_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19767_o = n19765_o | n19766_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19768_o = n19674_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19769_o = n19767_o | n19768_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19770_o = n19674_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19771_o = n19769_o | n19770_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19772_o = n19674_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19773_o = n19771_o | n19772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19774_o = n19674_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19775_o = n19773_o | n19774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19776_o = n19674_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19777_o = n19775_o | n19776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n19778_o = n19674_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n19779_o = n19777_o | n19778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n19781_o = 1'b1 ? n19779_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:21  */
  assign n19784_o = n19666_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:119:11  */
  assign n19787_o = n19784_o ? 16'b0111111111111111 : 16'b1111111111111111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:117:9  */
  assign n19789_o = n19781_o ? n19787_o : n19678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19803_o = n19674_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19805_o = 1'b0 & n19803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19806_o = n19674_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19807_o = n19805_o & n19806_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19808_o = n19674_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19809_o = n19807_o & n19808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19810_o = n19674_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19811_o = n19809_o & n19810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19812_o = n19674_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19813_o = n19811_o & n19812_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19814_o = n19674_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19815_o = n19813_o & n19814_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19816_o = n19674_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19817_o = n19815_o & n19816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19818_o = n19674_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19819_o = n19817_o & n19818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19820_o = n19674_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19821_o = n19819_o & n19820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19822_o = n19674_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19823_o = n19821_o & n19822_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19824_o = n19674_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19825_o = n19823_o & n19824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19826_o = n19674_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19827_o = n19825_o & n19826_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19828_o = n19674_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19829_o = n19827_o & n19828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19830_o = n19674_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19831_o = n19829_o & n19830_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19832_o = n19674_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19833_o = n19831_o & n19832_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:21  */
  assign n19834_o = n19674_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:206:16  */
  assign n19835_o = n19833_o & n19834_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:204:5  */
  assign n19837_o = 1'b1 ? n19835_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:29  */
  assign n19839_o = ~n19837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:21  */
  assign n19841_o = n19666_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:126:11  */
  assign n19844_o = n19841_o ? 16'b1000000000000000 : 16'b0000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:124:9  */
  assign n19846_o = n19839_o ? n19844_o : n19678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:116:7  */
  assign n19847_o = n19733_o ? n19789_o : n19846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:111:5  */
  assign n19848_o = n19681_o ? n19732_o : n19847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:574:11  */
  assign n19849_o = n19659_o ? n19848_o : n19657_o;
  assign n19850_o = n18857_o[63:32];
  assign n19851_o = {n19850_o, n19849_o, n19655_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:578:72  */
  assign n19852_o = n19851_o[15:0];
  assign n19853_o = n18857_o[63:48];
  assign n19854_o = {n19853_o, n19852_o, n19849_o, n19655_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:579:72  */
  assign n19855_o = n19854_o[31:16];
  assign n19856_o = {n19855_o, n19852_o, n19849_o, n19655_o};
  assign n19857_o = {n19461_o, n19458_o, n19455_o, n19452_o, n19449_o, n19303_o, n19157_o, n19011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:542:9  */
  assign n19858_o = n18865_o ? n19857_o : n19856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:541:7  */
  assign n19859_o = n18861_o ? n19858_o : n18857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:17  */
  assign n19860_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:25  */
  assign n19861_o = n19860_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:588:7  */
  assign n19863_o = n19861_o == 4'b0000;
  assign n19870_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19871_o = n19870_o[31:0];
  assign n19872_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19873_o = n19872_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19874_o = n19871_o | n19873_o;
  assign n19877_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19878_o = n19877_o[63:32];
  assign n19879_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19880_o = n19879_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19881_o = n19878_o | n19880_o;
  assign n19882_o = {n19881_o, n19874_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:589:7  */
  assign n19884_o = n19861_o == 4'b0001;
  assign n19891_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19892_o = n19891_o[31:0];
  assign n19893_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19894_o = n19893_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19895_o = n19892_o & n19894_o;
  assign n19898_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19899_o = n19898_o[63:32];
  assign n19900_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19901_o = n19900_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19902_o = n19899_o & n19901_o;
  assign n19903_o = {n19902_o, n19895_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:590:7  */
  assign n19905_o = n19861_o == 4'b0010;
  assign n19912_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:22  */
  assign n19913_o = n19912_o[31:0];
  assign n19914_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:32  */
  assign n19915_o = n19914_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:26  */
  assign n19916_o = n19913_o ^ n19915_o;
  assign n19919_o = {n15928_o, n15935_o, n12804_o, n12818_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:22  */
  assign n19920_o = n19919_o[63:32];
  assign n19921_o = {n16316_o, n16302_o, n16288_o, n16342_o, n13175_o, n13161_o, n13147_o, n13201_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:32  */
  assign n19922_o = n19921_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:270:26  */
  assign n19923_o = n19920_o ^ n19922_o;
  assign n19924_o = {n19923_o, n19916_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:591:7  */
  assign n19926_o = n19861_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19935_o = n12416_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19936_o = n12390_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19937_o = n19935_o & n19936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19940_o = n12416_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19941_o = n12390_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19942_o = n19940_o & n19941_o;
  assign n19943_o = {n19942_o, n19937_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19949_o = n19943_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19950_o = n12364_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19951_o = n19949_o | n19950_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n19954_o = n19943_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n19955_o = n12364_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n19956_o = n19954_o | n19955_o;
  assign n19957_o = {n19956_o, n19951_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n19964_o = n12390_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n19965_o = ~n19964_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n19968_o = n12390_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n19969_o = ~n19968_o;
  assign n19970_o = {n19969_o, n19965_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19976_o = n19957_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19977_o = n19970_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19978_o = n19976_o & n19977_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19981_o = n19957_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19982_o = n19970_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19983_o = n19981_o & n19982_o;
  assign n19984_o = {n19983_o, n19978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:592:7  */
  assign n19986_o = n19861_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n19995_o = n12364_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n19996_o = n12390_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n19997_o = n19995_o & n19996_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20000_o = n12364_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20001_o = n12390_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20002_o = n20000_o & n20001_o;
  assign n20003_o = {n20002_o, n19997_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20009_o = n20003_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20010_o = n12416_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20011_o = n20009_o | n20010_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20014_o = n20003_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20015_o = n12416_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20016_o = n20014_o | n20015_o;
  assign n20017_o = {n20016_o, n20011_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20024_o = n12390_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20025_o = ~n20024_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20028_o = n12390_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20029_o = ~n20028_o;
  assign n20030_o = {n20029_o, n20025_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20036_o = n20017_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20037_o = n20030_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20038_o = n20036_o & n20037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20041_o = n20017_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20042_o = n20030_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20043_o = n20041_o & n20042_o;
  assign n20044_o = {n20043_o, n20038_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:593:7  */
  assign n20046_o = n19861_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20055_o = n12364_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20056_o = n12416_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20057_o = n20055_o & n20056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20060_o = n12364_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20061_o = n12416_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20062_o = n20060_o & n20061_o;
  assign n20063_o = {n20062_o, n20057_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20069_o = n20063_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20070_o = n12390_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20071_o = n20069_o | n20070_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:22  */
  assign n20074_o = n20063_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:31  */
  assign n20075_o = n12390_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:258:26  */
  assign n20076_o = n20074_o | n20075_o;
  assign n20077_o = {n20076_o, n20071_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20084_o = n12416_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20085_o = ~n20084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:26  */
  assign n20088_o = n12416_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:282:20  */
  assign n20089_o = ~n20088_o;
  assign n20090_o = {n20089_o, n20085_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20096_o = n20077_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20097_o = n20090_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20098_o = n20096_o & n20097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:22  */
  assign n20101_o = n20077_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:32  */
  assign n20102_o = n20090_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:246:26  */
  assign n20103_o = n20101_o & n20102_o;
  assign n20104_o = {n20103_o, n20098_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:594:7  */
  assign n20106_o = n19861_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:595:7  */
  assign n20108_o = n19861_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:596:63  */
  assign n20110_o = n11578_o[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:59:47  */
  assign n20118_o = n20110_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:596:7  */
  assign n20126_o = n19861_o == 4'b1001;
  assign n20127_o = {scalar_i, scalar_i};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:597:7  */
  assign n20129_o = n19861_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:598:7  */
  assign n20131_o = n19861_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:599:7  */
  assign n20133_o = n19861_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:600:7  */
  assign n20135_o = n19861_o == 4'b1100;
  assign n20136_o = {n20135_o, n20133_o, n20131_o, n20129_o, n20126_o, n20108_o, n20106_o, n20046_o, n19986_o, n19926_o, n19905_o, n19884_o, n19863_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:587:5  */
  always @*
    case (n20136_o)
      13'b1000000000000: n20137_o = custom_data;
      13'b0100000000000: n20137_o = shuffle_data;
      13'b0010000000000: n20137_o = mul_data;
      13'b0001000000000: n20137_o = n20127_o;
      13'b0000100000000: n20137_o = n20229_o;
      13'b0000010000000: n20137_o = n19859_o;
      13'b0000001000000: n20137_o = n20104_o;
      13'b0000000100000: n20137_o = n20044_o;
      13'b0000000010000: n20137_o = n19984_o;
      13'b0000000001000: n20137_o = n19924_o;
      13'b0000000000100: n20137_o = n19903_o;
      13'b0000000000010: n20137_o = n19882_o;
      13'b0000000000001: n20137_o = n18856_o;
      default: n20137_o = n18856_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:609:30  */
  assign n20138_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:609:38  */
  assign n20139_o = n20138_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:610:30  */
  assign n20140_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:610:38  */
  assign n20141_o = n20140_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:611:30  */
  assign n20142_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:611:38  */
  assign n20143_o = n20142_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:612:30  */
  assign n20144_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:612:38  */
  assign n20145_o = n20144_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:15  */
  assign n20146_o = n11578_o[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:23  */
  assign n20147_o = n20146_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:33  */
  assign n20149_o = n20147_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:614:5  */
  assign n20152_o = n20149_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:627:33  */
  assign n20153_o = n11578_o[207:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:628:33  */
  assign n20154_o = n11578_o[211:208];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:629:33  */
  assign n20155_o = n11578_o[213:212];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:642:25  */
  assign n20156_o = r[137:0];
  assign n20157_o = {n12072_o, n12007_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:644:37  */
  assign n20158_o = shuffle_ready & mul_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:644:51  */
  assign n20159_o = n20158_o & custom_ready;
  assign n20160_o = {n11934_o, n11932_o, n11929_o, n12337_o, n20137_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:15  */
  assign n20181_o = en_i & shuffle_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:33  */
  assign n20182_o = n20181_o & mul_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:47  */
  assign n20183_o = n20182_o & custom_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:68  */
  assign n20184_o = ~stall_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:652:64  */
  assign n20185_o = n20183_o & n20184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:656:18  */
  assign n20187_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:660:9  */
  assign n20190_o = init_i ? 138'b000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:658:5  */
  assign n20196_o = ena ? n20190_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:658:5  */
  always @(posedge clk_i or posedge n20187_o)
    if (n20187_o)
      n20197_q <= 138'b000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n20197_q <= n20196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:656:5  */
  assign n20198_o = {n12416_o, n12390_o, n12364_o, n20152_o, n20145_o, n20143_o, n20141_o, n20139_o};
  reg [7:0] n20199[7:0] ; // memory
  initial begin
    n20199[7] = 8'b00000000;
    n20199[6] = 8'b10000000;
    n20199[5] = 8'b11000000;
    n20199[4] = 8'b11100000;
    n20199[3] = 8'b11110000;
    n20199[2] = 8'b11111000;
    n20199[1] = 8'b11111100;
    n20199[0] = 8'b11111110;
    end
  assign n20200_data = n20199[n14523_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  reg [15:0] n20201[15:0] ; // memory
  initial begin
    n20201[15] = 16'b0000000000000000;
    n20201[14] = 16'b1000000000000000;
    n20201[13] = 16'b1100000000000000;
    n20201[12] = 16'b1110000000000000;
    n20201[11] = 16'b1111000000000000;
    n20201[10] = 16'b1111100000000000;
    n20201[9] = 16'b1111110000000000;
    n20201[8] = 16'b1111111000000000;
    n20201[7] = 16'b1111111100000000;
    n20201[6] = 16'b1111111110000000;
    n20201[5] = 16'b1111111111000000;
    n20201[4] = 16'b1111111111100000;
    n20201[3] = 16'b1111111111110000;
    n20201[2] = 16'b1111111111111000;
    n20201[1] = 16'b1111111111111100;
    n20201[0] = 16'b1111111111111110;
    end
  assign n20202_data = n20201[n14531_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  reg [31:0] n20203[31:0] ; // memory
  initial begin
    n20203[31] = 32'b00000000000000000000000000000000;
    n20203[30] = 32'b10000000000000000000000000000000;
    n20203[29] = 32'b11000000000000000000000000000000;
    n20203[28] = 32'b11100000000000000000000000000000;
    n20203[27] = 32'b11110000000000000000000000000000;
    n20203[26] = 32'b11111000000000000000000000000000;
    n20203[25] = 32'b11111100000000000000000000000000;
    n20203[24] = 32'b11111110000000000000000000000000;
    n20203[23] = 32'b11111111000000000000000000000000;
    n20203[22] = 32'b11111111100000000000000000000000;
    n20203[21] = 32'b11111111110000000000000000000000;
    n20203[20] = 32'b11111111111000000000000000000000;
    n20203[19] = 32'b11111111111100000000000000000000;
    n20203[18] = 32'b11111111111110000000000000000000;
    n20203[17] = 32'b11111111111111000000000000000000;
    n20203[16] = 32'b11111111111111100000000000000000;
    n20203[15] = 32'b11111111111111110000000000000000;
    n20203[14] = 32'b11111111111111111000000000000000;
    n20203[13] = 32'b11111111111111111100000000000000;
    n20203[12] = 32'b11111111111111111110000000000000;
    n20203[11] = 32'b11111111111111111111000000000000;
    n20203[10] = 32'b11111111111111111111100000000000;
    n20203[9] = 32'b11111111111111111111110000000000;
    n20203[8] = 32'b11111111111111111111111000000000;
    n20203[7] = 32'b11111111111111111111111100000000;
    n20203[6] = 32'b11111111111111111111111110000000;
    n20203[5] = 32'b11111111111111111111111111000000;
    n20203[4] = 32'b11111111111111111111111111100000;
    n20203[3] = 32'b11111111111111111111111111110000;
    n20203[2] = 32'b11111111111111111111111111111000;
    n20203[1] = 32'b11111111111111111111111111111100;
    n20203[0] = 32'b11111111111111111111111111111110;
    end
  assign n20204_data = n20203[n14539_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  reg [7:0] n20205[7:0] ; // memory
  initial begin
    n20205[7] = 8'b10000000;
    n20205[6] = 8'b11000000;
    n20205[5] = 8'b11100000;
    n20205[4] = 8'b11110000;
    n20205[3] = 8'b11111000;
    n20205[2] = 8'b11111100;
    n20205[1] = 8'b11111110;
    n20205[0] = 8'b11111111;
    end
  assign n20206_data = n20205[n14547_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  reg [15:0] n20207[15:0] ; // memory
  initial begin
    n20207[15] = 16'b1000000000000000;
    n20207[14] = 16'b1100000000000000;
    n20207[13] = 16'b1110000000000000;
    n20207[12] = 16'b1111000000000000;
    n20207[11] = 16'b1111100000000000;
    n20207[10] = 16'b1111110000000000;
    n20207[9] = 16'b1111111000000000;
    n20207[8] = 16'b1111111100000000;
    n20207[7] = 16'b1111111110000000;
    n20207[6] = 16'b1111111111000000;
    n20207[5] = 16'b1111111111100000;
    n20207[4] = 16'b1111111111110000;
    n20207[3] = 16'b1111111111111000;
    n20207[2] = 16'b1111111111111100;
    n20207[1] = 16'b1111111111111110;
    n20207[0] = 16'b1111111111111111;
    end
  assign n20208_data = n20207[n14555_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  reg [31:0] n20209[31:0] ; // memory
  initial begin
    n20209[31] = 32'b10000000000000000000000000000000;
    n20209[30] = 32'b11000000000000000000000000000000;
    n20209[29] = 32'b11100000000000000000000000000000;
    n20209[28] = 32'b11110000000000000000000000000000;
    n20209[27] = 32'b11111000000000000000000000000000;
    n20209[26] = 32'b11111100000000000000000000000000;
    n20209[25] = 32'b11111110000000000000000000000000;
    n20209[24] = 32'b11111111000000000000000000000000;
    n20209[23] = 32'b11111111100000000000000000000000;
    n20209[22] = 32'b11111111110000000000000000000000;
    n20209[21] = 32'b11111111111000000000000000000000;
    n20209[20] = 32'b11111111111100000000000000000000;
    n20209[19] = 32'b11111111111110000000000000000000;
    n20209[18] = 32'b11111111111111000000000000000000;
    n20209[17] = 32'b11111111111111100000000000000000;
    n20209[16] = 32'b11111111111111110000000000000000;
    n20209[15] = 32'b11111111111111111000000000000000;
    n20209[14] = 32'b11111111111111111100000000000000;
    n20209[13] = 32'b11111111111111111110000000000000;
    n20209[12] = 32'b11111111111111111111000000000000;
    n20209[11] = 32'b11111111111111111111100000000000;
    n20209[10] = 32'b11111111111111111111110000000000;
    n20209[9] = 32'b11111111111111111111111000000000;
    n20209[8] = 32'b11111111111111111111111100000000;
    n20209[7] = 32'b11111111111111111111111110000000;
    n20209[6] = 32'b11111111111111111111111111000000;
    n20209[5] = 32'b11111111111111111111111111100000;
    n20209[4] = 32'b11111111111111111111111111110000;
    n20209[3] = 32'b11111111111111111111111111111000;
    n20209[2] = 32'b11111111111111111111111111111100;
    n20209[1] = 32'b11111111111111111111111111111110;
    n20209[0] = 32'b11111111111111111111111111111111;
    end
  assign n20210_data = n20209[n14563_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:39  */
  reg [7:0] n20211[7:0] ; // memory
  initial begin
    n20211[7] = 8'b00000000;
    n20211[6] = 8'b10000000;
    n20211[5] = 8'b11000000;
    n20211[4] = 8'b11100000;
    n20211[3] = 8'b11110000;
    n20211[2] = 8'b11111000;
    n20211[1] = 8'b11111100;
    n20211[0] = 8'b11111110;
    end
  assign n20212_data = n20211[n17651_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:270:39  */
  reg [15:0] n20213[15:0] ; // memory
  initial begin
    n20213[15] = 16'b0000000000000000;
    n20213[14] = 16'b1000000000000000;
    n20213[13] = 16'b1100000000000000;
    n20213[12] = 16'b1110000000000000;
    n20213[11] = 16'b1111000000000000;
    n20213[10] = 16'b1111100000000000;
    n20213[9] = 16'b1111110000000000;
    n20213[8] = 16'b1111111000000000;
    n20213[7] = 16'b1111111100000000;
    n20213[6] = 16'b1111111110000000;
    n20213[5] = 16'b1111111111000000;
    n20213[4] = 16'b1111111111100000;
    n20213[3] = 16'b1111111111110000;
    n20213[2] = 16'b1111111111111000;
    n20213[1] = 16'b1111111111111100;
    n20213[0] = 16'b1111111111111110;
    end
  assign n20214_data = n20213[n17659_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:271:39  */
  reg [31:0] n20215[31:0] ; // memory
  initial begin
    n20215[31] = 32'b00000000000000000000000000000000;
    n20215[30] = 32'b10000000000000000000000000000000;
    n20215[29] = 32'b11000000000000000000000000000000;
    n20215[28] = 32'b11100000000000000000000000000000;
    n20215[27] = 32'b11110000000000000000000000000000;
    n20215[26] = 32'b11111000000000000000000000000000;
    n20215[25] = 32'b11111100000000000000000000000000;
    n20215[24] = 32'b11111110000000000000000000000000;
    n20215[23] = 32'b11111111000000000000000000000000;
    n20215[22] = 32'b11111111100000000000000000000000;
    n20215[21] = 32'b11111111110000000000000000000000;
    n20215[20] = 32'b11111111111000000000000000000000;
    n20215[19] = 32'b11111111111100000000000000000000;
    n20215[18] = 32'b11111111111110000000000000000000;
    n20215[17] = 32'b11111111111111000000000000000000;
    n20215[16] = 32'b11111111111111100000000000000000;
    n20215[15] = 32'b11111111111111110000000000000000;
    n20215[14] = 32'b11111111111111111000000000000000;
    n20215[13] = 32'b11111111111111111100000000000000;
    n20215[12] = 32'b11111111111111111110000000000000;
    n20215[11] = 32'b11111111111111111111000000000000;
    n20215[10] = 32'b11111111111111111111100000000000;
    n20215[9] = 32'b11111111111111111111110000000000;
    n20215[8] = 32'b11111111111111111111111000000000;
    n20215[7] = 32'b11111111111111111111111100000000;
    n20215[6] = 32'b11111111111111111111111110000000;
    n20215[5] = 32'b11111111111111111111111111000000;
    n20215[4] = 32'b11111111111111111111111111100000;
    n20215[3] = 32'b11111111111111111111111111110000;
    n20215[2] = 32'b11111111111111111111111111111000;
    n20215[1] = 32'b11111111111111111111111111111100;
    n20215[0] = 32'b11111111111111111111111111111110;
    end
  assign n20216_data = n20215[n17667_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:272:39  */
  reg [7:0] n20217[7:0] ; // memory
  initial begin
    n20217[7] = 8'b10000000;
    n20217[6] = 8'b11000000;
    n20217[5] = 8'b11100000;
    n20217[4] = 8'b11110000;
    n20217[3] = 8'b11111000;
    n20217[2] = 8'b11111100;
    n20217[1] = 8'b11111110;
    n20217[0] = 8'b11111111;
    end
  assign n20218_data = n20217[n17675_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:274:39  */
  reg [15:0] n20219[15:0] ; // memory
  initial begin
    n20219[15] = 16'b1000000000000000;
    n20219[14] = 16'b1100000000000000;
    n20219[13] = 16'b1110000000000000;
    n20219[12] = 16'b1111000000000000;
    n20219[11] = 16'b1111100000000000;
    n20219[10] = 16'b1111110000000000;
    n20219[9] = 16'b1111111000000000;
    n20219[8] = 16'b1111111100000000;
    n20219[7] = 16'b1111111110000000;
    n20219[6] = 16'b1111111111000000;
    n20219[5] = 16'b1111111111100000;
    n20219[4] = 16'b1111111111110000;
    n20219[3] = 16'b1111111111111000;
    n20219[2] = 16'b1111111111111100;
    n20219[1] = 16'b1111111111111110;
    n20219[0] = 16'b1111111111111111;
    end
  assign n20220_data = n20219[n17683_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:275:39  */
  reg [31:0] n20221[31:0] ; // memory
  initial begin
    n20221[31] = 32'b10000000000000000000000000000000;
    n20221[30] = 32'b11000000000000000000000000000000;
    n20221[29] = 32'b11100000000000000000000000000000;
    n20221[28] = 32'b11110000000000000000000000000000;
    n20221[27] = 32'b11111000000000000000000000000000;
    n20221[26] = 32'b11111100000000000000000000000000;
    n20221[25] = 32'b11111110000000000000000000000000;
    n20221[24] = 32'b11111111000000000000000000000000;
    n20221[23] = 32'b11111111100000000000000000000000;
    n20221[22] = 32'b11111111110000000000000000000000;
    n20221[21] = 32'b11111111111000000000000000000000;
    n20221[20] = 32'b11111111111100000000000000000000;
    n20221[19] = 32'b11111111111110000000000000000000;
    n20221[18] = 32'b11111111111111000000000000000000;
    n20221[17] = 32'b11111111111111100000000000000000;
    n20221[16] = 32'b11111111111111110000000000000000;
    n20221[15] = 32'b11111111111111111000000000000000;
    n20221[14] = 32'b11111111111111111100000000000000;
    n20221[13] = 32'b11111111111111111110000000000000;
    n20221[12] = 32'b11111111111111111111000000000000;
    n20221[11] = 32'b11111111111111111111100000000000;
    n20221[10] = 32'b11111111111111111111110000000000;
    n20221[9] = 32'b11111111111111111111111000000000;
    n20221[8] = 32'b11111111111111111111111100000000;
    n20221[7] = 32'b11111111111111111111111110000000;
    n20221[6] = 32'b11111111111111111111111111000000;
    n20221[5] = 32'b11111111111111111111111111100000;
    n20221[4] = 32'b11111111111111111111111111110000;
    n20221[3] = 32'b11111111111111111111111111111000;
    n20221[2] = 32'b11111111111111111111111111111100;
    n20221[1] = 32'b11111111111111111111111111111110;
    n20221[0] = 32'b11111111111111111111111111111111;
    end
  assign n20222_data = n20221[n17691_o];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/simd_shift32_pkg.vhd:276:40  */
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20223_o = n20118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20224_o = ~n20223_o;
  assign n20225_o = n20122_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20226_o = n20224_o ? scalar_i : n20225_o;
  assign n20227_o = n20122_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:60:7  */
  assign n20228_o = n20223_o ? scalar_i : n20227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/simd_execute.vhd:211:24  */
  assign n20229_o = {n20228_o, n20226_o};
endmodule

module execute_1_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  stall_i,
   input  [4:0] exec_i_reg_a,
   input  [31:0] exec_i_dat_a,
   input  [4:0] exec_i_reg_b,
   input  [31:0] exec_i_dat_b,
   input  [31:0] exec_i_dat_d,
   input  [31:0] exec_i_imm,
   input  [15:0] exec_i_pc,
   input  [5:0] exec_i_fwd_dec,
   input  [31:0] exec_i_fwd_dec_result,
   input  [5:0] exec_i_fwd_mem,
   input  [23:0] exec_i_ctrl_ex,
   input  [3:0] exec_i_ctrl_mem,
   input  [5:0] exec_i_ctrl_wrb,
   input  [2:0] exec_i_ctrl_mem_wrb,
   input  [31:0] exec_i_mem_result,
   input  [31:0] exec_i_alu_result,
   input  [63:0] dat_vec_i,
   input  [33:0] fsl_rsp_i,
   output [31:0] exec_o_alu_result,
   output [31:0] exec_o_mem_addr,
   output [31:0] exec_o_dat_d,
   output exec_o_branch,
   output [15:0] exec_o_pc,
   output exec_o_flush_id,
   output exec_o_flush_ex,
   output [3:0] exec_o_ctrl_mem,
   output [5:0] exec_o_ctrl_wrb,
   output [31:0] scalar_o,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data,
   output ready_o);
  wire [31:0] n10502_o;
  wire [31:0] n10503_o;
  wire [31:0] n10504_o;
  wire n10505_o;
  wire [15:0] n10506_o;
  wire n10507_o;
  wire n10508_o;
  wire [3:0] n10509_o;
  wire [5:0] n10510_o;
  wire [298:0] n10511_o;
  wire n10515_o;
  wire n10516_o;
  wire n10517_o;
  wire n10518_o;
  wire [31:0] n10519_o;
  wire [31:0] fsl_data;
  wire fsl_ready;
  wire [32:0] fsl_result;
  wire ena;
  wire [125:0] r;
  wire [125:0] rin;
  wire fsl_block_fsli0_ready;
  wire fsl_block_fsli0_sel;
  wire [32:0] fsl_block_fsli0_result;
  wire [35:0] fsl_block_fsli0_req;
  wire [31:0] fsl_block_fsl_unit_fsli0_fsl_result_o_data;
  wire fsl_block_fsl_unit_fsli0_fsl_result_o_valid;
  wire fsl_block_fsl_unit_fsli0_fsl_sel_o;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_blocking;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_wr;
  wire fsl_block_fsl_unit_fsli0_fsl_req_o_rd;
  wire [31:0] fsl_block_fsl_unit_fsli0_fsl_req_o_data;
  wire fsl_block_fsl_unit_fsli0_ready_o;
  wire [23:0] n10521_o;
  wire [6:0] n10522_o;
  wire [2:0] n10523_o;
  wire n10524_o;
  wire n10525_o;
  wire n10526_o;
  wire n10527_o;
  wire [32:0] n10528_o;
  wire [35:0] n10531_o;
  wire n10535_o;
  wire [32:0] n10538_o;
  wire [124:0] n10540_o;
  wire n10541_o;
  wire n10542_o;
  wire n10544_o;
  wire n10545_o;
  wire [35:0] n10548_o;
  wire [31:0] n10567_o;
  wire [4:0] n10568_o;
  wire [31:0] n10569_o;
  wire [5:0] n10571_o;
  wire n10572_o;
  wire [5:0] n10573_o;
  wire [4:0] n10574_o;
  wire [4:0] n10575_o;
  wire n10594_o;
  wire n10595_o;
  wire n10598_o;
  wire n10599_o;
  wire n10624_o;
  wire n10627_o;
  wire n10629_o;
  wire n10630_o;
  wire n10632_o;
  wire n10634_o;
  wire [31:0] n10635_o;
  wire [31:0] n10637_o;
  wire [31:0] n10640_o;
  wire [4:0] n10641_o;
  wire [31:0] n10642_o;
  wire [5:0] n10644_o;
  wire n10645_o;
  wire [5:0] n10646_o;
  wire [4:0] n10647_o;
  wire [4:0] n10648_o;
  wire n10667_o;
  wire n10668_o;
  wire n10671_o;
  wire n10672_o;
  wire n10697_o;
  wire n10700_o;
  wire n10702_o;
  wire n10703_o;
  wire n10705_o;
  wire n10707_o;
  wire [31:0] n10708_o;
  wire [31:0] n10710_o;
  wire [31:0] n10713_o;
  wire [5:0] n10714_o;
  wire [4:0] n10715_o;
  wire [31:0] n10716_o;
  wire [5:0] n10718_o;
  wire n10719_o;
  wire [5:0] n10720_o;
  wire [4:0] n10721_o;
  wire [5:0] n10722_o;
  wire [4:0] n10723_o;
  wire n10742_o;
  wire n10743_o;
  wire n10746_o;
  wire n10747_o;
  wire n10772_o;
  wire n10775_o;
  wire n10777_o;
  wire n10778_o;
  wire n10780_o;
  wire n10782_o;
  wire [31:0] n10783_o;
  wire [31:0] n10785_o;
  wire [124:0] n10787_o;
  wire n10788_o;
  wire [3:0] n10793_o;
  wire [5:0] n10794_o;
  wire [9:0] n10795_o;
  wire [1:0] n10796_o;
  wire [5:0] n10797_o;
  wire [1:0] n10798_o;
  wire [1:0] n10799_o;
  wire [1:0] n10800_o;
  wire [1:0] n10801_o;
  wire [1:0] n10802_o;
  wire [5:0] n10803_o;
  wire [5:0] n10804_o;
  wire n10808_o;
  wire [2:0] n10809_o;
  wire n10810_o;
  wire [31:0] n10812_o;
  wire [2:0] n10813_o;
  wire [1:0] n10814_o;
  wire [1:0] n10815_o;
  wire [7:0] n10820_o;
  wire [31:0] n10822_o;
  wire n10824_o;
  wire [7:0] n10825_o;
  wire [31:0] n10827_o;
  wire n10829_o;
  wire [7:0] n10830_o;
  wire [31:0] n10832_o;
  wire n10834_o;
  wire [7:0] n10835_o;
  wire [31:0] n10837_o;
  wire n10839_o;
  wire [3:0] n10841_o;
  reg [31:0] n10842_o;
  wire n10844_o;
  wire [15:0] n10845_o;
  wire [31:0] n10847_o;
  wire n10849_o;
  wire [15:0] n10850_o;
  wire [31:0] n10852_o;
  wire n10854_o;
  wire [1:0] n10856_o;
  reg [31:0] n10857_o;
  wire n10859_o;
  wire [1:0] n10860_o;
  reg [31:0] n10861_o;
  wire [31:0] n10862_o;
  wire [31:0] n10863_o;
  wire [124:0] n10865_o;
  wire [5:0] n10866_o;
  wire n10867_o;
  wire [124:0] n10868_o;
  wire [5:0] n10869_o;
  wire [4:0] n10870_o;
  wire [4:0] n10871_o;
  wire n10890_o;
  wire n10891_o;
  wire n10894_o;
  wire n10895_o;
  wire [124:0] n10896_o;
  wire [31:0] n10897_o;
  wire [5:0] n10899_o;
  wire n10900_o;
  wire [5:0] n10901_o;
  wire [4:0] n10902_o;
  wire [4:0] n10903_o;
  wire n10922_o;
  wire n10923_o;
  wire n10926_o;
  wire n10927_o;
  wire [31:0] n10928_o;
  wire [31:0] n10929_o;
  wire [124:0] n10931_o;
  wire [5:0] n10932_o;
  wire n10933_o;
  wire [124:0] n10934_o;
  wire [5:0] n10935_o;
  wire [4:0] n10936_o;
  wire [4:0] n10937_o;
  wire n10956_o;
  wire n10957_o;
  wire n10960_o;
  wire n10961_o;
  wire [124:0] n10962_o;
  wire [31:0] n10963_o;
  wire [5:0] n10965_o;
  wire n10966_o;
  wire [5:0] n10967_o;
  wire [4:0] n10968_o;
  wire [4:0] n10969_o;
  wire n10988_o;
  wire n10989_o;
  wire n10992_o;
  wire n10993_o;
  wire [31:0] n10994_o;
  wire [31:0] n10995_o;
  wire [124:0] n10997_o;
  wire [5:0] n10998_o;
  wire n10999_o;
  wire [124:0] n11000_o;
  wire [5:0] n11001_o;
  wire [4:0] n11002_o;
  wire [5:0] n11003_o;
  wire [4:0] n11004_o;
  wire n11023_o;
  wire n11024_o;
  wire n11027_o;
  wire n11028_o;
  wire [124:0] n11030_o;
  wire [31:0] n11031_o;
  wire [3:0] n11032_o;
  wire [1:0] n11033_o;
  wire [7:0] n11038_o;
  wire [7:0] n11039_o;
  wire [15:0] n11040_o;
  wire [7:0] n11041_o;
  wire [23:0] n11042_o;
  wire [7:0] n11043_o;
  wire [31:0] n11044_o;
  wire n11046_o;
  wire [15:0] n11047_o;
  wire [15:0] n11048_o;
  wire [31:0] n11049_o;
  wire n11051_o;
  wire [1:0] n11052_o;
  reg [31:0] n11053_o;
  wire [5:0] n11055_o;
  wire n11056_o;
  wire [5:0] n11057_o;
  wire [4:0] n11058_o;
  wire [5:0] n11059_o;
  wire [4:0] n11060_o;
  wire n11079_o;
  wire n11080_o;
  wire n11083_o;
  wire n11084_o;
  wire [3:0] n11086_o;
  wire [1:0] n11087_o;
  wire [7:0] n11092_o;
  wire [7:0] n11093_o;
  wire [15:0] n11094_o;
  wire [7:0] n11095_o;
  wire [23:0] n11096_o;
  wire [7:0] n11097_o;
  wire [31:0] n11098_o;
  wire n11100_o;
  wire [15:0] n11101_o;
  wire [15:0] n11102_o;
  wire [31:0] n11103_o;
  wire n11105_o;
  wire [1:0] n11106_o;
  reg [31:0] n11107_o;
  wire [3:0] n11109_o;
  wire [1:0] n11110_o;
  wire [7:0] n11115_o;
  wire [7:0] n11116_o;
  wire [15:0] n11117_o;
  wire [7:0] n11118_o;
  wire [23:0] n11119_o;
  wire [7:0] n11120_o;
  wire [31:0] n11121_o;
  wire n11123_o;
  wire [15:0] n11124_o;
  wire [15:0] n11125_o;
  wire [31:0] n11126_o;
  wire n11128_o;
  wire [1:0] n11129_o;
  reg [31:0] n11130_o;
  wire [31:0] n11131_o;
  wire [31:0] n11132_o;
  wire [23:0] n11135_o;
  wire [1:0] n11136_o;
  wire [15:0] n11138_o;
  wire [31:0] n11147_o;
  wire n11149_o;
  wire [31:0] n11150_o;
  wire n11152_o;
  wire n11154_o;
  wire [2:0] n11155_o;
  reg [31:0] n11157_o;
  wire [23:0] n11158_o;
  wire [1:0] n11159_o;
  wire [31:0] n11160_o;
  wire n11162_o;
  wire [31:0] n11163_o;
  wire [31:0] n11164_o;
  wire n11166_o;
  wire [31:0] n11167_o;
  wire n11169_o;
  wire [2:0] n11170_o;
  reg [31:0] n11171_o;
  wire [23:0] n11172_o;
  wire [1:0] n11173_o;
  wire n11174_o;
  wire n11176_o;
  wire n11178_o;
  wire n11179_o;
  wire n11181_o;
  wire [2:0] n11182_o;
  reg n11185_o;
  wire [32:0] n11202_o;
  wire [33:0] n11204_o;
  wire [32:0] n11206_o;
  wire [33:0] n11207_o;
  wire [33:0] n11208_o;
  wire [33:0] n11210_o;
  wire [32:0] n11212_o;
  wire [23:0] n11213_o;
  wire [3:0] n11214_o;
  wire n11216_o;
  wire [31:0] n11217_o;
  wire [32:0] n11219_o;
  wire n11221_o;
  wire [31:0] n11222_o;
  wire [32:0] n11224_o;
  wire n11226_o;
  wire [31:0] n11227_o;
  wire [32:0] n11229_o;
  wire n11231_o;
  wire n11232_o;
  wire [1:0] n11233_o;
  wire [30:0] n11234_o;
  wire [32:0] n11235_o;
  wire n11237_o;
  wire [7:0] n11239_o;
  wire n11240_o;
  wire [3:0] n11246_o;
  wire [3:0] n11247_o;
  wire [3:0] n11248_o;
  wire [3:0] n11249_o;
  wire [3:0] n11250_o;
  wire [3:0] n11251_o;
  wire [15:0] n11252_o;
  wire [7:0] n11253_o;
  wire [23:0] n11254_o;
  wire [31:0] n11257_o;
  wire [32:0] n11259_o;
  wire n11261_o;
  wire [15:0] n11263_o;
  wire n11264_o;
  wire [3:0] n11270_o;
  wire [3:0] n11271_o;
  wire [3:0] n11272_o;
  wire [3:0] n11273_o;
  wire [15:0] n11274_o;
  wire [31:0] n11277_o;
  wire [32:0] n11279_o;
  wire n11281_o;
  wire [63:0] n11288_o;
  wire [63:0] n11289_o;
  wire [63:0] n11290_o;
  wire [31:0] n11292_o;
  wire [32:0] n11294_o;
  wire n11296_o;
  wire [4:0] n11298_o;
  wire n11299_o;
  wire n11300_o;
  wire n11313_o;
  wire [15:0] n11314_o;
  wire [31:0] n11316_o;
  wire [31:0] n11317_o;
  wire n11318_o;
  wire [23:0] n11319_o;
  localparam [15:0] n11320_o = 16'b0000000000000000;
  wire [7:0] n11321_o;
  wire [31:0] n11322_o;
  wire [31:0] n11323_o;
  wire n11324_o;
  wire [27:0] n11325_o;
  localparam [15:0] n11326_o = 16'b0000000000000000;
  wire [3:0] n11327_o;
  wire [31:0] n11328_o;
  wire [31:0] n11329_o;
  wire n11330_o;
  wire [29:0] n11331_o;
  localparam [15:0] n11332_o = 16'b0000000000000000;
  wire [1:0] n11333_o;
  wire [31:0] n11334_o;
  wire [31:0] n11335_o;
  wire n11336_o;
  wire [30:0] n11337_o;
  localparam [15:0] n11338_o = 16'b0000000000000000;
  wire n11339_o;
  wire [31:0] n11340_o;
  wire [31:0] n11341_o;
  wire n11343_o;
  wire [3:0] n11350_o;
  wire [3:0] n11351_o;
  wire [3:0] n11352_o;
  wire [3:0] n11353_o;
  wire [15:0] n11354_o;
  wire n11357_o;
  wire [15:0] n11358_o;
  wire [31:0] n11359_o;
  wire [31:0] n11360_o;
  wire n11361_o;
  wire [7:0] n11362_o;
  wire [23:0] n11363_o;
  wire [31:0] n11364_o;
  wire [31:0] n11365_o;
  wire n11366_o;
  wire [3:0] n11367_o;
  wire [27:0] n11368_o;
  wire [31:0] n11369_o;
  wire [31:0] n11370_o;
  wire n11371_o;
  wire [1:0] n11372_o;
  wire [29:0] n11373_o;
  wire [31:0] n11374_o;
  wire [31:0] n11375_o;
  wire n11376_o;
  wire n11377_o;
  wire [30:0] n11378_o;
  wire [31:0] n11379_o;
  wire [31:0] n11380_o;
  wire n11389_o;
  wire [15:0] n11391_o;
  wire [31:0] n11392_o;
  wire [31:0] n11393_o;
  wire n11394_o;
  localparam [15:0] n11395_o = 16'b0000000000000000;
  wire [7:0] n11396_o;
  wire [23:0] n11397_o;
  wire [31:0] n11398_o;
  wire [31:0] n11399_o;
  wire n11400_o;
  localparam [15:0] n11401_o = 16'b0000000000000000;
  wire [3:0] n11402_o;
  wire [27:0] n11403_o;
  wire [31:0] n11404_o;
  wire [31:0] n11405_o;
  wire n11406_o;
  localparam [15:0] n11407_o = 16'b0000000000000000;
  wire [1:0] n11408_o;
  wire [29:0] n11409_o;
  wire [31:0] n11410_o;
  wire [31:0] n11411_o;
  wire n11412_o;
  localparam [15:0] n11413_o = 16'b0000000000000000;
  wire n11414_o;
  wire [30:0] n11415_o;
  wire [31:0] n11416_o;
  wire [31:0] n11417_o;
  wire [31:0] n11418_o;
  wire [31:0] n11419_o;
  wire [32:0] n11421_o;
  wire n11423_o;
  wire [31:0] n11425_o;
  wire n11433_o;
  wire [32:0] n11440_o;
  wire n11442_o;
  wire n11443_o;
  wire n11444_o;
  wire [31:0] n11445_o;
  wire [32:0] n11446_o;
  wire n11448_o;
  wire [10:0] n11449_o;
  reg [32:0] n11451_o;
  wire [23:0] n11452_o;
  wire n11453_o;
  wire n11455_o;
  wire n11456_o;
  wire n11457_o;
  wire n11477_o;
  wire n11480_o;
  wire n11482_o;
  wire n11483_o;
  wire [124:0] n11484_o;
  wire n11485_o;
  wire [23:0] n11487_o;
  wire [2:0] n11488_o;
  wire n11491_o;
  wire n11493_o;
  wire n11494_o;
  wire n11496_o;
  wire n11497_o;
  wire n11499_o;
  wire n11500_o;
  wire n11501_o;
  wire n11503_o;
  wire n11504_o;
  wire n11505_o;
  wire n11506_o;
  wire n11508_o;
  wire n11509_o;
  wire n11510_o;
  wire n11512_o;
  wire [6:0] n11514_o;
  reg n11515_o;
  wire n11516_o;
  wire [23:0] n11518_o;
  wire n11519_o;
  wire n11520_o;
  wire n11521_o;
  wire n11522_o;
  wire n11523_o;
  wire n11524_o;
  wire n11525_o;
  wire n11526_o;
  wire [30:0] n11527_o;
  wire [31:0] n11528_o;
  wire [31:0] n11529_o;
  wire [31:0] n11530_o;
  wire [23:0] n11532_o;
  wire n11533_o;
  wire [31:0] n11534_o;
  wire [31:0] n11535_o;
  wire [15:0] n11536_o;
  wire [1:0] n11537_o;
  wire [125:0] n11538_o;
  wire [124:0] n11539_o;
  wire n11540_o;
  wire n11541_o;
  wire [125:0] n11542_o;
  wire [124:0] n11543_o;
  wire n11544_o;
  wire [23:0] n11545_o;
  wire n11546_o;
  wire n11547_o;
  wire n11548_o;
  wire [124:0] n11549_o;
  wire [125:0] n11550_o;
  wire n11555_o;
  wire n11556_o;
  wire n11557_o;
  wire n11559_o;
  wire [125:0] n11562_o;
  wire [125:0] n11568_o;
  reg [125:0] n11569_q;
  wire [31:0] n11570_o;
  wire [31:0] n11571_o;
  wire [31:0] n11572_o;
  assign exec_o_alu_result = n10502_o;
  assign exec_o_mem_addr = n10503_o;
  assign exec_o_dat_d = n10504_o;
  assign exec_o_branch = n10505_o;
  assign exec_o_pc = n10506_o;
  assign exec_o_flush_id = n10507_o;
  assign exec_o_flush_ex = n10508_o;
  assign exec_o_ctrl_mem = n10509_o;
  assign exec_o_ctrl_wrb = n10510_o;
  assign scalar_o = n10929_o;
  assign fsl_sel_o = n10545_o;
  assign fsl_req_o_blocking = n10515_o;
  assign fsl_req_o_ctrl = n10516_o;
  assign fsl_req_o_wr = n10517_o;
  assign fsl_req_o_rd = n10518_o;
  assign fsl_req_o_data = n10519_o;
  assign ready_o = fsl_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:146:22  */
  assign n10502_o = n11549_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:106:22  */
  assign n10503_o = n11549_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:32:5  */
  assign n10504_o = n11549_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:31:5  */
  assign n10505_o = n11549_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:30:5  */
  assign n10506_o = n11549_o[112:97];
  assign n10507_o = n11549_o[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  assign n10508_o = n11549_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1154:3  */
  assign n10509_o = n11549_o[118:115];
  assign n10510_o = n11549_o[124:119];
  assign n10511_o = {exec_i_alu_result, exec_i_mem_result, exec_i_ctrl_mem_wrb, exec_i_ctrl_wrb, exec_i_ctrl_mem, exec_i_ctrl_ex, exec_i_fwd_mem, exec_i_fwd_dec_result, exec_i_fwd_dec, exec_i_pc, exec_i_imm, exec_i_dat_d, exec_i_dat_b, exec_i_reg_b, exec_i_dat_a, exec_i_reg_a};
  assign n10515_o = n10548_o[0];
  assign n10516_o = n10548_o[1];
  assign n10517_o = n10548_o[2];
  assign n10518_o = n10548_o[3];
  assign n10519_o = n10548_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:46:10  */
  assign fsl_data = n10929_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:47:10  */
  assign fsl_ready = n10535_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:48:10  */
  assign fsl_result = n10538_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:50:10  */
  assign ena = n11557_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:52:10  */
  assign r = n11569_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:52:13  */
  assign rin = n11550_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:59:12  */
  assign fsl_block_fsli0_ready = fsl_block_fsl_unit_fsli0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:60:12  */
  assign fsl_block_fsli0_sel = fsl_block_fsl_unit_fsli0_fsl_sel_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:61:12  */
  assign fsl_block_fsli0_result = n10528_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:62:12  */
  assign fsl_block_fsli0_req = n10531_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:65:7  */
  fsl_ctrl fsl_block_fsl_unit_fsli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .fsl_ctrl_i_link(n10523_o),
    .fsl_ctrl_i_blocking(n10524_o),
    .fsl_ctrl_i_ctrl(n10525_o),
    .fsl_ctrl_i_wr(n10526_o),
    .fsl_ctrl_i_rd(n10527_o),
    .fsl_data_i(fsl_data),
    .fsl_rsp_i(fsl_rsp_i),
    .fsl_result_o_data(fsl_block_fsl_unit_fsli0_fsl_result_o_data),
    .fsl_result_o_valid(fsl_block_fsl_unit_fsli0_fsl_result_o_valid),
    .fsl_sel_o(fsl_block_fsl_unit_fsli0_fsl_sel_o),
    .fsl_req_o_blocking(fsl_block_fsl_unit_fsli0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl),
    .fsl_req_o_wr(fsl_block_fsl_unit_fsli0_fsl_req_o_wr),
    .fsl_req_o_rd(fsl_block_fsl_unit_fsli0_fsl_req_o_rd),
    .fsl_req_o_data(fsl_block_fsl_unit_fsli0_fsl_req_o_data),
    .ready_o(fsl_block_fsl_unit_fsli0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:71:34  */
  assign n10521_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:71:42  */
  assign n10522_o = n10521_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n10523_o = n10522_o[2:0];
  assign n10524_o = n10522_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10525_o = n10522_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10526_o = n10522_o[5];
  assign n10527_o = n10522_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10528_o = {fsl_block_fsl_unit_fsli0_fsl_result_o_valid, fsl_block_fsl_unit_fsli0_fsl_result_o_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n10531_o = {fsl_block_fsl_unit_fsli0_fsl_req_o_data, fsl_block_fsl_unit_fsli0_fsl_req_o_rd, fsl_block_fsl_unit_fsli0_fsl_req_o_wr, fsl_block_fsl_unit_fsli0_fsl_req_o_ctrl, fsl_block_fsl_unit_fsli0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:80:32  */
  assign n10535_o = 1'b1 ? fsl_block_fsli0_ready : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:81:32  */
  assign n10538_o = 1'b1 ? fsl_block_fsli0_result : 33'b000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:53  */
  assign n10540_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:58  */
  assign n10541_o = n10540_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:67  */
  assign n10542_o = ~n10541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:47  */
  assign n10544_o = 1'b1 & n10542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:82:32  */
  assign n10545_o = n10544_o ? fsl_block_fsli0_sel : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:83:32  */
  assign n10548_o = 1'b1 ? fsl_block_fsli0_req : 36'b000000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:50  */
  assign n10567_o = n10511_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:64  */
  assign n10568_o = n10511_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:78  */
  assign n10569_o = n10511_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:110  */
  assign n10571_o = n10511_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:118  */
  assign n10572_o = n10571_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:136  */
  assign n10573_o = n10511_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:144  */
  assign n10574_o = n10573_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:112:158  */
  assign n10575_o = n10511_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10594_o = n10574_o == n10575_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10595_o = 1'b1 & n10594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10598_o = n10595_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10599_o = n10572_o & n10598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n10624_o = n10568_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n10627_o = n10624_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n10629_o = 1'b1 ? n10627_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n10630_o = ~n10629_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:34  */
  assign n10632_o = 1'b1 & n10630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:34  */
  assign n10634_o = 1'b1 & n10599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:5  */
  assign n10635_o = n10634_o ? n10569_o : n10567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:5  */
  assign n10637_o = n10632_o ? 32'b00000000000000000000000000000000 : n10635_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:50  */
  assign n10640_o = n10511_o[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:64  */
  assign n10641_o = n10511_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:78  */
  assign n10642_o = n10511_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:110  */
  assign n10644_o = n10511_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:118  */
  assign n10645_o = n10644_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:136  */
  assign n10646_o = n10511_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:144  */
  assign n10647_o = n10646_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:113:158  */
  assign n10648_o = n10511_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10667_o = n10647_o == n10648_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10668_o = 1'b1 & n10667_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10671_o = n10668_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10672_o = n10645_o & n10671_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n10697_o = n10641_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n10700_o = n10697_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n10702_o = 1'b1 ? n10700_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n10703_o = ~n10702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:34  */
  assign n10705_o = 1'b1 & n10703_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:34  */
  assign n10707_o = 1'b1 & n10672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:5  */
  assign n10708_o = n10707_o ? n10642_o : n10640_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:5  */
  assign n10710_o = n10705_o ? 32'b00000000000000000000000000000000 : n10708_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:50  */
  assign n10713_o = n10511_o[105:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:64  */
  assign n10714_o = n10511_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:73  */
  assign n10715_o = n10714_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:87  */
  assign n10716_o = n10511_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:119  */
  assign n10718_o = n10511_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:127  */
  assign n10719_o = n10718_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:145  */
  assign n10720_o = n10511_o[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:153  */
  assign n10721_o = n10720_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:167  */
  assign n10722_o = n10511_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:114:176  */
  assign n10723_o = n10722_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10742_o = n10721_o == n10723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10743_o = 1'b1 & n10742_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10746_o = n10743_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10747_o = n10719_o & n10746_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n10772_o = n10715_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n10775_o = n10772_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n10777_o = 1'b1 ? n10775_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n10778_o = ~n10777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:34  */
  assign n10780_o = 1'b1 & n10778_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:34  */
  assign n10782_o = 1'b1 & n10747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:602:5  */
  assign n10783_o = n10782_o ? n10716_o : n10713_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:600:5  */
  assign n10785_o = n10780_o ? 32'b00000000000000000000000000000000 : n10783_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:10  */
  assign n10787_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:15  */
  assign n10788_o = n10787_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:125:43  */
  assign n10793_o = n10511_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:126:43  */
  assign n10794_o = n10511_o[231:226];
  assign n10795_o = {n10794_o, n10793_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n10796_o = {1'b0, 1'b0};
  assign n10797_o = {1'b0, 5'b00000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10798_o = n10795_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n10799_o = n10788_o ? n10796_o : n10798_o;
  assign n10800_o = n10795_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n10801_o = r[118:117];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n10802_o = n10788_o ? n10801_o : n10800_o;
  assign n10803_o = n10795_o[9:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:119:5  */
  assign n10804_o = n10788_o ? n10797_o : n10803_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n10808_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:15  */
  assign n10809_o = n10511_o[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:28  */
  assign n10810_o = n10809_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:43  */
  assign n10812_o = n10511_o[266:235];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:62  */
  assign n10813_o = n10511_o[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:133:75  */
  assign n10814_o = n10813_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:21  */
  assign n10815_o = n10511_o[268:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n10820_o = n10812_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n10822_o = {24'b000000000000000000000000, n10820_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n10824_o = n10815_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n10825_o = n10812_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n10827_o = {24'b000000000000000000000000, n10825_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n10829_o = n10815_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:50  */
  assign n10830_o = n10812_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:44  */
  assign n10832_o = {24'b000000000000000000000000, n10830_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:11  */
  assign n10834_o = n10815_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:50  */
  assign n10835_o = n10812_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:44  */
  assign n10837_o = {24'b000000000000000000000000, n10835_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:11  */
  assign n10839_o = n10815_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:392:14  */
  assign n10841_o = {n10839_o, n10834_o, n10829_o, n10824_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:9  */
  always @*
    case (n10841_o)
      4'b1000: n10842_o = n10837_o;
      4'b0100: n10842_o = n10832_o;
      4'b0010: n10842_o = n10827_o;
      4'b0001: n10842_o = n10822_o;
      default: n10842_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:7  */
  assign n10844_o = n10814_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:50  */
  assign n10845_o = n10812_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:44  */
  assign n10847_o = {16'b0000000000000000, n10845_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:11  */
  assign n10849_o = n10815_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:50  */
  assign n10850_o = n10812_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:44  */
  assign n10852_o = {16'b0000000000000000, n10850_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:11  */
  assign n10854_o = n10815_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:746:14  */
  assign n10856_o = {n10854_o, n10849_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:9  */
  always @*
    case (n10856_o)
      2'b10: n10857_o = n10852_o;
      2'b01: n10857_o = n10847_o;
      default: n10857_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:7  */
  assign n10859_o = n10814_o == 2'b01;
  assign n10860_o = {n10859_o, n10844_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:5  */
  always @*
    case (n10860_o)
      2'b10: n10861_o = n10857_o;
      2'b01: n10861_o = n10842_o;
      default: n10861_o = n10812_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:135:28  */
  assign n10862_o = n10511_o[298:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:132:5  */
  assign n10863_o = n10810_o ? n10861_o : n10862_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:19  */
  assign n10865_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:24  */
  assign n10866_o = n10865_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:33  */
  assign n10867_o = n10866_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:46  */
  assign n10868_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:51  */
  assign n10869_o = n10868_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:60  */
  assign n10870_o = n10869_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:74  */
  assign n10871_o = n10511_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10890_o = n10870_o == n10871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10891_o = 1'b1 & n10890_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10894_o = n10891_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10895_o = n10867_o & n10894_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:142:38  */
  assign n10896_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:142:43  */
  assign n10897_o = n10896_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:27  */
  assign n10899_o = n10511_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:35  */
  assign n10900_o = n10899_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:53  */
  assign n10901_o = n10511_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:61  */
  assign n10902_o = n10901_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:75  */
  assign n10903_o = n10511_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10922_o = n10902_o == n10903_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10923_o = 1'b1 & n10922_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10926_o = n10923_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10927_o = n10900_o & n10926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:143:5  */
  assign n10928_o = n10927_o ? n10863_o : n10637_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:141:5  */
  assign n10929_o = n10895_o ? n10897_o : n10928_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:19  */
  assign n10931_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:24  */
  assign n10932_o = n10931_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:33  */
  assign n10933_o = n10932_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:46  */
  assign n10934_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:51  */
  assign n10935_o = n10934_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:60  */
  assign n10936_o = n10935_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:74  */
  assign n10937_o = n10511_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10956_o = n10936_o == n10937_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10957_o = 1'b1 & n10956_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10960_o = n10957_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10961_o = n10933_o & n10960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:150:38  */
  assign n10962_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:150:43  */
  assign n10963_o = n10962_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:27  */
  assign n10965_o = n10511_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:35  */
  assign n10966_o = n10965_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:53  */
  assign n10967_o = n10511_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:61  */
  assign n10968_o = n10967_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:75  */
  assign n10969_o = n10511_o[41:37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n10988_o = n10968_o == n10969_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n10989_o = 1'b1 & n10988_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n10992_o = n10989_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n10993_o = n10966_o & n10992_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:151:5  */
  assign n10994_o = n10993_o ? n10863_o : n10710_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:149:5  */
  assign n10995_o = n10961_o ? n10963_o : n10994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:19  */
  assign n10997_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:24  */
  assign n10998_o = n10997_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:33  */
  assign n10999_o = n10998_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:46  */
  assign n11000_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:51  */
  assign n11001_o = n11000_o[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:60  */
  assign n11002_o = n11001_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:74  */
  assign n11003_o = n10511_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:83  */
  assign n11004_o = n11003_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11023_o = n11002_o == n11004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11024_o = 1'b1 & n11023_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11027_o = n11024_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11028_o = n10999_o & n11027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:54  */
  assign n11030_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:59  */
  assign n11031_o = n11030_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:78  */
  assign n11032_o = n10511_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:158:87  */
  assign n11033_o = n11032_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n11038_o = n11031_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n11039_o = n11031_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n11040_o = {n11038_o, n11039_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n11041_o = n11031_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n11042_o = {n11040_o, n11041_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n11043_o = n11031_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n11044_o = {n11042_o, n11043_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n11046_o = n11033_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n11047_o = n11031_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n11048_o = n11031_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n11049_o = {n11047_o, n11048_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n11051_o = n11033_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n11052_o = {n11051_o, n11046_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n11052_o)
      2'b10: n11053_o = n11049_o;
      2'b01: n11053_o = n11044_o;
      default: n11053_o = n11031_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:27  */
  assign n11055_o = n10511_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:35  */
  assign n11056_o = n11055_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:53  */
  assign n11057_o = n10511_o[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:61  */
  assign n11058_o = n11057_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:75  */
  assign n11059_o = n10511_o[231:226];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:84  */
  assign n11060_o = n11059_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n11079_o = n11058_o == n11060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n11080_o = 1'b1 & n11079_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n11083_o = n11080_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:633:22  */
  assign n11084_o = n11056_o & n11083_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:160:71  */
  assign n11086_o = n10511_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:160:80  */
  assign n11087_o = n11086_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n11092_o = n10863_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n11093_o = n10863_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n11094_o = {n11092_o, n11093_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n11095_o = n10863_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n11096_o = {n11094_o, n11095_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n11097_o = n10863_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n11098_o = {n11096_o, n11097_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n11100_o = n11087_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n11101_o = n10863_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n11102_o = n10863_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n11103_o = {n11101_o, n11102_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n11105_o = n11087_o == 2'b01;
  assign n11106_o = {n11105_o, n11100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n11106_o)
      2'b10: n11107_o = n11103_o;
      2'b01: n11107_o = n11098_o;
      default: n11107_o = n10863_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:162:70  */
  assign n11109_o = n10511_o[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:162:79  */
  assign n11110_o = n11109_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:35  */
  assign n11115_o = n10785_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:55  */
  assign n11116_o = n10785_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:49  */
  assign n11117_o = {n11115_o, n11116_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:75  */
  assign n11118_o = n10785_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:69  */
  assign n11119_o = {n11117_o, n11118_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:94  */
  assign n11120_o = n10785_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:88  */
  assign n11121_o = {n11119_o, n11120_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:667:7  */
  assign n11123_o = n11110_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:35  */
  assign n11124_o = n10785_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:55  */
  assign n11125_o = n10785_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:49  */
  assign n11126_o = {n11124_o, n11125_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:668:7  */
  assign n11128_o = n11110_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11129_o = {n11128_o, n11123_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:666:5  */
  always @*
    case (n11129_o)
      2'b10: n11130_o = n11126_o;
      2'b01: n11130_o = n11121_o;
      default: n11130_o = n10785_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:159:5  */
  assign n11131_o = n11084_o ? n11107_o : n11130_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:157:5  */
  assign n11132_o = n11028_o ? n11053_o : n11131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:17  */
  assign n11135_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:25  */
  assign n11136_o = n11135_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:169:64  */
  assign n11138_o = n10511_o[153:138];
  assign n11147_o = {16'b0000000000000000, n11138_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:169:7  */
  assign n11149_o = n11136_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:170:45  */
  assign n11150_o = ~n10929_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:170:7  */
  assign n11152_o = n11136_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:171:7  */
  assign n11154_o = n11136_o == 2'b11;
  assign n11155_o = {n11154_o, n11152_o, n11149_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:168:5  */
  always @*
    case (n11155_o)
      3'b100: n11157_o = 32'b00000000000000000000000000000000;
      3'b010: n11157_o = n11150_o;
      3'b001: n11157_o = n11147_o;
      default: n11157_o = n10929_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:17  */
  assign n11158_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:25  */
  assign n11159_o = n11158_o[7:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:179:52  */
  assign n11160_o = n10511_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:179:7  */
  assign n11162_o = n11159_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:56  */
  assign n11163_o = n10511_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:45  */
  assign n11164_o = ~n11163_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:180:7  */
  assign n11166_o = n11159_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:181:45  */
  assign n11167_o = ~n10995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:181:7  */
  assign n11169_o = n11159_o == 2'b01;
  assign n11170_o = {n11169_o, n11166_o, n11162_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:178:5  */
  always @*
    case (n11170_o)
      3'b100: n11171_o = n11167_o;
      3'b010: n11171_o = n11164_o;
      3'b001: n11171_o = n11160_o;
      default: n11171_o = n10995_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:17  */
  assign n11172_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:25  */
  assign n11173_o = n11172_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:189:38  */
  assign n11174_o = r[125];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:189:7  */
  assign n11176_o = n11173_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:190:7  */
  assign n11178_o = n11173_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:191:45  */
  assign n11179_o = n11157_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:191:7  */
  assign n11181_o = n11173_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n11182_o = {n11181_o, n11178_o, n11176_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:188:5  */
  always @*
    case (n11182_o)
      3'b100: n11185_o = n11179_o;
      3'b010: n11185_o = 1'b1;
      3'b001: n11185_o = n11174_o;
      default: n11185_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:41  */
  assign n11202_o = {1'b0, n11157_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:45  */
  assign n11204_o = {n11202_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:65  */
  assign n11206_o = {1'b0, n11171_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:69  */
  assign n11207_o = {n11206_o, n11185_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:406:52  */
  assign n11208_o = n11204_o + n11207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:405:5  */
  assign n11210_o = 1'b1 ? n11208_o : 34'b0000000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:408:13  */
  assign n11212_o = n11210_o[33:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:17  */
  assign n11213_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:25  */
  assign n11214_o = n11213_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:201:7  */
  assign n11216_o = n11214_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:53  */
  assign n11217_o = n11157_o | n11171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:40  */
  assign n11219_o = {1'b0, n11217_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:202:7  */
  assign n11221_o = n11214_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:53  */
  assign n11222_o = n11157_o & n11171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:40  */
  assign n11224_o = {1'b0, n11222_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:203:7  */
  assign n11226_o = n11214_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:53  */
  assign n11227_o = n11157_o ^ n11171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:40  */
  assign n11229_o = {1'b0, n11227_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:204:7  */
  assign n11231_o = n11214_o == 4'b0011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:45  */
  assign n11232_o = n11157_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:49  */
  assign n11233_o = {n11232_o, n11185_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:68  */
  assign n11234_o = n11157_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:57  */
  assign n11235_o = {n11233_o, n11234_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:205:7  */
  assign n11237_o = n11214_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:63  */
  assign n11239_o = n11157_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:86  */
  assign n11240_o = n11157_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:215:14  */
  assign n11246_o = {n11240_o, n11240_o, n11240_o, n11240_o};
  assign n11247_o = {n11240_o, n11240_o, n11240_o, n11240_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11248_o = {n11240_o, n11240_o, n11240_o, n11240_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11249_o = {n11240_o, n11240_o, n11240_o, n11240_o};
  assign n11250_o = {n11240_o, n11240_o, n11240_o, n11240_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11251_o = {n11240_o, n11240_o, n11240_o, n11240_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n11252_o = {n11246_o, n11247_o, n11248_o, n11249_o};
  assign n11253_o = {n11250_o, n11251_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11254_o = {n11252_o, n11253_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11257_o = {n11254_o, n11239_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:40  */
  assign n11259_o = {1'b0, n11257_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:206:7  */
  assign n11261_o = n11214_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:63  */
  assign n11263_o = n11157_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:87  */
  assign n11264_o = n11157_o[15];
  assign n11270_o = {n11264_o, n11264_o, n11264_o, n11264_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11271_o = {n11264_o, n11264_o, n11264_o, n11264_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:15  */
  assign n11272_o = {n11264_o, n11264_o, n11264_o, n11264_o};
  assign n11273_o = {n11264_o, n11264_o, n11264_o, n11264_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:251:14  */
  assign n11274_o = {n11270_o, n11271_o, n11272_o, n11273_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:24:12  */
  assign n11277_o = {n11274_o, n11263_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:40  */
  assign n11279_o = {1'b0, n11277_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:207:7  */
  assign n11281_o = n11214_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n11288_o = {{32{n11157_o[31]}}, n11157_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n11289_o = {{32{n11171_o[31]}}, n11171_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:385:38  */
  assign n11290_o = n11288_o * n11289_o; // smul
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:386:13  */
  assign n11292_o = n11290_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:209:42  */
  assign n11294_o = {1'b0, n11292_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:208:7  */
  assign n11296_o = n11214_o == 4'b0111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:70  */
  assign n11298_o = n11171_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:94  */
  assign n11299_o = n10511_o[116];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:110  */
  assign n11300_o = n10511_o[115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:13  */
  assign n11313_o = n11298_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:45  */
  assign n11314_o = n11157_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:59  */
  assign n11316_o = {n11314_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:298:5  */
  assign n11317_o = n11313_o ? n11316_o : n11157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:13  */
  assign n11318_o = n11298_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:45  */
  assign n11319_o = n11317_o[23:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:69  */
  assign n11321_o = n11320_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:59  */
  assign n11322_o = {n11319_o, n11321_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:299:5  */
  assign n11323_o = n11318_o ? n11322_o : n11317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:13  */
  assign n11324_o = n11298_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:45  */
  assign n11325_o = n11323_o[27:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:69  */
  assign n11327_o = n11326_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:59  */
  assign n11328_o = {n11325_o, n11327_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:300:5  */
  assign n11329_o = n11324_o ? n11328_o : n11323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:13  */
  assign n11330_o = n11298_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:45  */
  assign n11331_o = n11329_o[29:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:69  */
  assign n11333_o = n11332_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:59  */
  assign n11334_o = {n11331_o, n11333_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:301:5  */
  assign n11335_o = n11330_o ? n11334_o : n11329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:13  */
  assign n11336_o = n11298_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:45  */
  assign n11337_o = n11335_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:69  */
  assign n11339_o = n11338_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:59  */
  assign n11340_o = {n11337_o, n11339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:302:5  */
  assign n11341_o = n11336_o ? n11340_o : n11335_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:282:47  */
  assign n11343_o = n11157_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11350_o = {n11343_o, n11343_o, n11343_o, n11343_o};
  assign n11351_o = {n11343_o, n11343_o, n11343_o, n11343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n11352_o = {n11343_o, n11343_o, n11343_o, n11343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:215:14  */
  assign n11353_o = {n11343_o, n11343_o, n11343_o, n11343_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:47  */
  assign n11354_o = {n11350_o, n11351_o, n11352_o, n11353_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n11357_o = n11298_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n11358_o = n11157_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n11359_o = {n11354_o, n11358_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n11360_o = n11357_o ? n11359_o : n11157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n11361_o = n11298_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n11362_o = n11354_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n11363_o = n11360_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n11364_o = {n11362_o, n11363_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n11365_o = n11361_o ? n11364_o : n11360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n11366_o = n11298_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n11367_o = n11354_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n11368_o = n11365_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n11369_o = {n11367_o, n11368_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n11370_o = n11366_o ? n11369_o : n11365_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n11371_o = n11298_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n11372_o = n11354_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n11373_o = n11370_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n11374_o = {n11372_o, n11373_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n11375_o = n11371_o ? n11374_o : n11370_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n11376_o = n11298_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n11377_o = n11354_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n11378_o = n11375_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n11379_o = {n11377_o, n11378_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n11380_o = n11376_o ? n11379_o : n11375_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:13  */
  assign n11389_o = n11298_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:69  */
  assign n11391_o = n11157_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:61  */
  assign n11392_o = {16'b0000000000000000, n11391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:343:5  */
  assign n11393_o = n11389_o ? n11392_o : n11157_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:13  */
  assign n11394_o = n11298_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:47  */
  assign n11396_o = n11395_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:69  */
  assign n11397_o = n11393_o[31:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:61  */
  assign n11398_o = {n11396_o, n11397_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:344:5  */
  assign n11399_o = n11394_o ? n11398_o : n11393_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:13  */
  assign n11400_o = n11298_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:47  */
  assign n11402_o = n11401_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:69  */
  assign n11403_o = n11399_o[31:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:61  */
  assign n11404_o = {n11402_o, n11403_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:345:5  */
  assign n11405_o = n11400_o ? n11404_o : n11399_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:13  */
  assign n11406_o = n11298_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:47  */
  assign n11408_o = n11407_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:69  */
  assign n11409_o = n11405_o[31:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:61  */
  assign n11410_o = {n11408_o, n11409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:346:5  */
  assign n11411_o = n11406_o ? n11410_o : n11405_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:13  */
  assign n11412_o = n11298_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:47  */
  assign n11414_o = n11413_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:69  */
  assign n11415_o = n11411_o[31:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:61  */
  assign n11416_o = {n11414_o, n11415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:347:5  */
  assign n11417_o = n11412_o ? n11416_o : n11411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:280:7  */
  assign n11418_o = n11300_o ? n11380_o : n11417_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:276:5  */
  assign n11419_o = n11299_o ? n11341_o : n11418_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:214:42  */
  assign n11421_o = {1'b0, n11419_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:213:7  */
  assign n11423_o = n11214_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:68  */
  assign n11425_o = n10511_o[137:106];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:78:40  */
  assign n11433_o = n11425_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:40  */
  assign n11440_o = {1'b0, n11572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:218:7  */
  assign n11442_o = n11214_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:51  */
  assign n11443_o = fsl_result[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:36  */
  assign n11444_o = ~n11443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:70  */
  assign n11445_o = fsl_result[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:57  */
  assign n11446_o = {n11444_o, n11445_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:219:7  */
  assign n11448_o = n11214_o == 4'b1010;
  assign n11449_o = {n11448_o, n11442_o, n11423_o, n11296_o, n11281_o, n11261_o, n11237_o, n11231_o, n11226_o, n11221_o, n11216_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:200:5  */
  always @*
    case (n11449_o)
      11'b10000000000: n11451_o = n11446_o;
      11'b01000000000: n11451_o = n11440_o;
      11'b00100000000: n11451_o = n11421_o;
      11'b00010000000: n11451_o = n11294_o;
      11'b00001000000: n11451_o = n11279_o;
      11'b00000100000: n11451_o = n11259_o;
      11'b00000010000: n11451_o = n11235_o;
      11'b00000001000: n11451_o = n11229_o;
      11'b00000000100: n11451_o = n11224_o;
      11'b00000000010: n11451_o = n11219_o;
      11'b00000000001: n11451_o = n11212_o;
      default: n11451_o = 33'b000000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:15  */
  assign n11452_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:23  */
  assign n11453_o = n11452_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:34  */
  assign n11455_o = n11453_o != 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:228:24  */
  assign n11456_o = n11451_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:227:5  */
  assign n11457_o = n11455_o ? n11456_o : n10808_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n11477_o = n10929_o == 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n11480_o = n11477_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n11482_o = 1'b1 ? n11480_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n11483_o = ~n11482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:10  */
  assign n11484_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:15  */
  assign n11485_o = n11484_o[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:19  */
  assign n11487_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:27  */
  assign n11488_o = n11487_o[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:241:9  */
  assign n11491_o = n11488_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:242:9  */
  assign n11493_o = n11488_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:243:41  */
  assign n11494_o = ~n11483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:243:9  */
  assign n11496_o = n11488_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:244:46  */
  assign n11497_o = n10929_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:244:9  */
  assign n11499_o = n11488_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:46  */
  assign n11500_o = n10929_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:65  */
  assign n11501_o = n11500_o | n11483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:245:9  */
  assign n11503_o = n11488_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:51  */
  assign n11504_o = n10929_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:70  */
  assign n11505_o = n11504_o | n11483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:41  */
  assign n11506_o = ~n11505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:246:9  */
  assign n11508_o = n11488_o == 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:50  */
  assign n11509_o = n10929_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:41  */
  assign n11510_o = ~n11509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:247:9  */
  assign n11512_o = n11488_o == 3'b111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:21:12  */
  assign n11514_o = {n11512_o, n11508_o, n11503_o, n11499_o, n11496_o, n11493_o, n11491_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:240:7  */
  always @*
    case (n11514_o)
      7'b1000000: n11515_o = n11510_o;
      7'b0100000: n11515_o = n11506_o;
      7'b0010000: n11515_o = n11501_o;
      7'b0001000: n11515_o = n11497_o;
      7'b0000100: n11515_o = n11494_o;
      7'b0000010: n11515_o = n11483_o;
      7'b0000001: n11515_o = 1'b1;
      default: n11515_o = 1'b0;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:236:5  */
  assign n11516_o = n11485_o ? 1'b0 : n11515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:16  */
  assign n11518_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:24  */
  assign n11519_o = n11518_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:52  */
  assign n11520_o = n11157_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:84  */
  assign n11521_o = n11171_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:71  */
  assign n11522_o = n11520_o ^ n11521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:38  */
  assign n11523_o = ~n11522_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:34  */
  assign n11524_o = n11519_o & n11523_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:66  */
  assign n11525_o = n11451_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:56  */
  assign n11526_o = ~n11525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:94  */
  assign n11527_o = n11451_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:257:86  */
  assign n11528_o = {n11526_o, n11527_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:260:34  */
  assign n11529_o = n11451_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:255:5  */
  assign n11530_o = n11524_o ? n11528_o : n11529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:15  */
  assign n11532_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:23  */
  assign n11533_o = n11532_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:269:34  */
  assign n11534_o = n11451_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:266:5  */
  assign n11535_o = n11533_o ? n11157_o : n11534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:272:35  */
  assign n11536_o = n10511_o[153:138];
  assign n11537_o = r[114:113];
  assign n11538_o = {n11457_o, n10804_o, n10802_o, n10799_o, n11537_o, n11536_o, n11516_o, n11132_o, n11535_o, n11530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:277:26  */
  assign n11539_o = n11538_o[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:277:31  */
  assign n11540_o = n11539_o[96];
  assign n11541_o = r[114];
  assign n11542_o = {n11457_o, n10804_o, n10802_o, n10799_o, n11541_o, n11540_o, n11536_o, n11516_o, n11132_o, n11535_o, n11530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:26  */
  assign n11543_o = n11542_o[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:31  */
  assign n11544_o = n11543_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:53  */
  assign n11545_o = n10511_o[221:198];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:61  */
  assign n11546_o = n11545_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:42  */
  assign n11547_o = ~n11546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:278:38  */
  assign n11548_o = n11544_o & n11547_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:284:19  */
  assign n11549_o = r[124:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:130:14  */
  assign n11550_o = {n11457_o, n10804_o, n10802_o, n10799_o, n11548_o, n11540_o, n11536_o, n11516_o, n11132_o, n11535_o, n11530_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:15  */
  assign n11555_o = en_i & fsl_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:33  */
  assign n11556_o = ~stall_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:294:29  */
  assign n11557_o = n11555_o & n11556_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:298:18  */
  assign n11559_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:302:9  */
  assign n11562_o = init_i ? 126'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:300:5  */
  assign n11568_o = ena ? n11562_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/execute.vhd:300:5  */
  always @(posedge clk_i or posedge n11559_o)
    if (n11559_o)
      n11569_q <= 126'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n11569_q <= n11568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:107:12  */
  assign n11570_o = dat_vec_i[31:0];
  assign n11571_o = dat_vec_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/vec_data_pkg.vhd:79:20  */
  assign n11572_o = n11433_o ? n11571_o : n11570_o;
endmodule

module decode_0_cdbd4beb0946c802222fa365ce64de283be56fda
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  [122:0] decode_i_scu,
   input  [136:0] decode_i_simd,
   output [131:0] decode_o_scu,
   output [148:0] decode_o_simd,
   output [31:0] gprf_o_dat_a,
   output [31:0] gprf_o_dat_b,
   output [31:0] gprf_o_dat_d,
   output [63:0] vecrf_o_dat_a,
   output [63:0] vecrf_o_dat_b,
   output [63:0] vecrf_o_dat_d);
  wire [259:0] n5224_o;
  wire [131:0] n5226_o;
  wire [148:0] n5227_o;
  wire [31:0] n5229_o;
  wire [31:0] n5230_o;
  wire [31:0] n5231_o;
  wire [63:0] n5233_o;
  wire [63:0] n5234_o;
  wire [63:0] n5235_o;
  wire [53:0] gprf;
  wire [82:0] vecrf;
  wire [31:0] wb_dat_d;
  wire [63:0] wb_vec_dat_d;
  wire [349:0] r;
  wire [349:0] rin;
  wire [280:0] n5236_o;
  wire [131:0] n5237_o;
  wire [4:0] n5238_o;
  wire [280:0] n5239_o;
  wire [131:0] n5240_o;
  wire [4:0] n5241_o;
  wire [280:0] n5242_o;
  wire [131:0] n5243_o;
  wire [5:0] n5244_o;
  wire [4:0] n5245_o;
  wire [122:0] n5246_o;
  wire [5:0] n5247_o;
  wire [4:0] n5248_o;
  wire [122:0] n5249_o;
  wire [5:0] n5250_o;
  wire n5251_o;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_a;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_b;
  wire [31:0] regfile_reg_gprf0_gprf_o_dat_d;
  wire [4:0] n5252_o;
  wire [4:0] n5253_o;
  wire [4:0] n5254_o;
  wire [31:0] n5255_o;
  wire [4:0] n5256_o;
  wire n5257_o;
  wire n5258_o;
  wire [95:0] n5259_o;
  wire [280:0] n5261_o;
  wire [148:0] n5262_o;
  wire [3:0] n5263_o;
  wire [280:0] n5264_o;
  wire [148:0] n5265_o;
  wire [3:0] n5266_o;
  wire [280:0] n5267_o;
  wire [148:0] n5268_o;
  wire [5:0] n5269_o;
  wire [3:0] n5270_o;
  wire [136:0] n5271_o;
  wire [5:0] n5272_o;
  wire [3:0] n5273_o;
  wire [136:0] n5274_o;
  wire [5:0] n5275_o;
  wire [1:0] n5276_o;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_a;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_b;
  wire [63:0] vregfile_reg_vecrf0_vecrf_o_dat_d;
  wire [3:0] n5277_o;
  wire [3:0] n5278_o;
  wire [3:0] n5279_o;
  wire [63:0] n5280_o;
  wire [3:0] n5281_o;
  wire [1:0] n5282_o;
  wire n5283_o;
  wire [191:0] n5284_o;
  wire [122:0] n5310_o;
  wire [15:0] n5311_o;
  wire [122:0] n5314_o;
  wire [31:0] n5315_o;
  wire [2:0] n5319_o;
  wire [122:0] n5320_o;
  wire [2:0] n5321_o;
  wire n5322_o;
  wire [122:0] n5324_o;
  wire [31:0] n5325_o;
  wire [122:0] n5326_o;
  wire [2:0] n5327_o;
  wire [1:0] n5328_o;
  wire [1:0] n5329_o;
  wire [7:0] n5334_o;
  wire [31:0] n5336_o;
  wire n5338_o;
  wire [7:0] n5339_o;
  wire [31:0] n5341_o;
  wire n5343_o;
  wire [7:0] n5344_o;
  wire [31:0] n5346_o;
  wire n5348_o;
  wire [7:0] n5349_o;
  wire [31:0] n5351_o;
  wire n5353_o;
  wire [3:0] n5355_o;
  reg [31:0] n5356_o;
  wire n5358_o;
  wire [15:0] n5359_o;
  wire [31:0] n5361_o;
  wire n5363_o;
  wire [15:0] n5364_o;
  wire [31:0] n5366_o;
  wire n5368_o;
  wire [1:0] n5370_o;
  reg [31:0] n5371_o;
  wire n5373_o;
  wire [1:0] n5374_o;
  reg [31:0] n5375_o;
  wire [122:0] n5376_o;
  wire [31:0] n5377_o;
  wire [31:0] n5378_o;
  wire [136:0] n5379_o;
  wire [2:0] n5380_o;
  wire n5381_o;
  wire [136:0] n5382_o;
  wire [63:0] n5383_o;
  wire [136:0] n5384_o;
  wire [63:0] n5385_o;
  wire [63:0] n5386_o;
  wire [122:0] n5389_o;
  wire [5:0] n5390_o;
  wire [136:0] n5394_o;
  wire [5:0] n5395_o;
  wire [122:0] n5397_o;
  wire [31:0] n5398_o;
  wire [5:0] n5404_o;
  wire [4:0] n5407_o;
  wire [4:0] n5409_o;
  wire [4:0] n5411_o;
  wire [15:0] n5413_o;
  wire [36:0] n5414_o;
  wire [9:0] n5415_o;
  wire [4:0] n5416_o;
  wire [122:0] n5418_o;
  wire [31:0] n5419_o;
  wire [5:0] n5425_o;
  wire [4:0] n5428_o;
  wire [4:0] n5430_o;
  wire [4:0] n5432_o;
  wire [15:0] n5434_o;
  wire [36:0] n5435_o;
  wire [9:0] n5436_o;
  wire [4:0] n5437_o;
  wire [122:0] n5461_o;
  wire [31:0] n5462_o;
  wire [5:0] n5468_o;
  wire [4:0] n5471_o;
  wire [4:0] n5473_o;
  wire [4:0] n5475_o;
  wire [15:0] n5477_o;
  wire [36:0] n5478_o;
  wire [5:0] n5479_o;
  wire n5495_o;
  wire n5496_o;
  wire n5499_o;
  wire [1:0] n5501_o;
  wire n5517_o;
  wire n5518_o;
  wire n5521_o;
  wire n5522_o;
  wire [1:0] n5524_o;
  wire n5540_o;
  wire n5541_o;
  wire n5544_o;
  wire n5545_o;
  wire [122:0] n5547_o;
  wire [31:0] n5548_o;
  wire n5554_o;
  localparam [100:0] n5555_o = 101'bX;
  wire [3:0] n5557_o;
  wire n5559_o;
  wire [1:0] n5561_o;
  wire [3:0] n5563_o;
  wire [1:0] n5565_o;
  wire [3:0] n5567_o;
  wire n5569_o;
  wire n5572_o;
  wire [5:0] n5573_o;
  wire n5575_o;
  wire n5577_o;
  wire [2:0] n5578_o;
  wire [3:0] n5579_o;
  wire [3:0] n5580_o;
  wire [7:0] n5581_o;
  wire [3:0] n5584_o;
  wire [3:0] n5585_o;
  wire n5587_o;
  wire [1:0] n5589_o;
  wire n5591_o;
  wire [3:0] n5592_o;
  wire [4:0] n5593_o;
  wire [1:0] n5595_o;
  wire [1:0] n5597_o;
  wire [1:0] n5599_o;
  wire n5601_o;
  wire [3:0] n5602_o;
  wire [4:0] n5603_o;
  wire n5605_o;
  wire [6:0] n5606_o;
  wire [7:0] n5607_o;
  wire [7:0] n5609_o;
  wire n5610_o;
  wire n5611_o;
  wire [1:0] n5612_o;
  wire [1:0] n5613_o;
  wire [3:0] n5614_o;
  wire [1:0] n5616_o;
  wire n5618_o;
  wire n5620_o;
  wire n5622_o;
  wire [3:0] n5623_o;
  wire [4:0] n5624_o;
  wire n5626_o;
  wire [3:0] n5627_o;
  wire [4:0] n5628_o;
  wire n5630_o;
  wire [3:0] n5631_o;
  wire [4:0] n5632_o;
  wire [100:0] n5633_o;
  wire [9:0] n5634_o;
  wire [4:0] n5635_o;
  wire [122:0] n5638_o;
  wire [31:0] n5639_o;
  wire [5:0] n5645_o;
  wire [4:0] n5648_o;
  wire [4:0] n5650_o;
  wire [4:0] n5652_o;
  wire [15:0] n5654_o;
  wire [36:0] n5655_o;
  wire [5:0] n5656_o;
  wire n5672_o;
  wire n5673_o;
  wire n5676_o;
  wire [1:0] n5678_o;
  wire n5694_o;
  wire n5695_o;
  wire n5698_o;
  wire n5699_o;
  wire [122:0] n5701_o;
  wire [31:0] n5702_o;
  wire n5708_o;
  localparam [100:0] n5709_o = 101'bX;
  wire [3:0] n5711_o;
  wire n5713_o;
  wire [1:0] n5715_o;
  wire [3:0] n5717_o;
  wire [1:0] n5719_o;
  wire [3:0] n5721_o;
  wire n5723_o;
  wire n5726_o;
  wire [5:0] n5727_o;
  wire n5729_o;
  wire n5731_o;
  wire [2:0] n5732_o;
  wire [3:0] n5733_o;
  wire [3:0] n5734_o;
  wire [7:0] n5735_o;
  wire [3:0] n5738_o;
  wire [3:0] n5739_o;
  wire n5741_o;
  wire [1:0] n5743_o;
  wire n5745_o;
  wire [3:0] n5746_o;
  wire [4:0] n5747_o;
  wire [1:0] n5749_o;
  wire [1:0] n5751_o;
  wire [1:0] n5753_o;
  wire n5755_o;
  wire [3:0] n5756_o;
  wire [4:0] n5757_o;
  wire n5759_o;
  wire [6:0] n5760_o;
  wire [7:0] n5761_o;
  wire [7:0] n5763_o;
  wire n5764_o;
  wire n5765_o;
  wire [1:0] n5766_o;
  wire [1:0] n5767_o;
  wire [3:0] n5768_o;
  wire [1:0] n5770_o;
  wire n5772_o;
  wire n5774_o;
  wire n5776_o;
  wire [3:0] n5777_o;
  wire [4:0] n5778_o;
  wire n5780_o;
  wire [3:0] n5781_o;
  wire [4:0] n5782_o;
  wire n5784_o;
  wire [3:0] n5785_o;
  wire [4:0] n5786_o;
  wire [100:0] n5787_o;
  wire [9:0] n5788_o;
  wire [4:0] n5789_o;
  wire [4:0] n5790_o;
  wire [4:0] n5791_o;
  wire [122:0] n5793_o;
  wire [31:0] n5794_o;
  wire n5800_o;
  localparam [100:0] n5801_o = 101'bX;
  wire [3:0] n5803_o;
  wire n5805_o;
  wire [1:0] n5807_o;
  wire [3:0] n5809_o;
  wire [1:0] n5811_o;
  wire [3:0] n5813_o;
  wire n5815_o;
  wire n5818_o;
  wire [5:0] n5819_o;
  wire n5821_o;
  wire n5823_o;
  wire [2:0] n5824_o;
  wire [3:0] n5825_o;
  wire [3:0] n5826_o;
  wire [7:0] n5827_o;
  wire [3:0] n5830_o;
  wire [3:0] n5831_o;
  wire n5833_o;
  wire [1:0] n5835_o;
  wire n5837_o;
  wire [3:0] n5838_o;
  wire [4:0] n5839_o;
  wire [1:0] n5841_o;
  wire [1:0] n5843_o;
  wire [1:0] n5845_o;
  wire n5847_o;
  wire [3:0] n5848_o;
  wire [4:0] n5849_o;
  wire n5851_o;
  wire [6:0] n5852_o;
  wire [7:0] n5853_o;
  wire [7:0] n5855_o;
  wire n5856_o;
  wire n5857_o;
  wire [1:0] n5858_o;
  wire [1:0] n5859_o;
  wire [3:0] n5860_o;
  wire [1:0] n5862_o;
  wire n5864_o;
  wire n5866_o;
  wire n5868_o;
  wire [3:0] n5869_o;
  wire [4:0] n5870_o;
  wire n5872_o;
  wire [3:0] n5873_o;
  wire [4:0] n5874_o;
  wire n5876_o;
  wire [3:0] n5877_o;
  wire [4:0] n5878_o;
  wire [100:0] n5879_o;
  wire [9:0] n5880_o;
  wire [4:0] n5881_o;
  wire [122:0] n5883_o;
  wire [31:0] n5884_o;
  wire n5890_o;
  localparam [100:0] n5891_o = 101'bX;
  wire [3:0] n5893_o;
  wire n5895_o;
  wire [1:0] n5897_o;
  wire [3:0] n5899_o;
  wire [1:0] n5901_o;
  wire [3:0] n5903_o;
  wire n5905_o;
  wire n5908_o;
  wire [5:0] n5909_o;
  wire n5911_o;
  wire n5913_o;
  wire [2:0] n5914_o;
  wire [3:0] n5915_o;
  wire [3:0] n5916_o;
  wire [7:0] n5917_o;
  wire [3:0] n5920_o;
  wire [3:0] n5921_o;
  wire n5923_o;
  wire [1:0] n5925_o;
  wire n5927_o;
  wire [3:0] n5928_o;
  wire [4:0] n5929_o;
  wire [1:0] n5931_o;
  wire [1:0] n5933_o;
  wire [1:0] n5935_o;
  wire n5937_o;
  wire [3:0] n5938_o;
  wire [4:0] n5939_o;
  wire n5941_o;
  wire [6:0] n5942_o;
  wire [7:0] n5943_o;
  wire [7:0] n5945_o;
  wire n5946_o;
  wire n5947_o;
  wire [1:0] n5948_o;
  wire [1:0] n5949_o;
  wire [3:0] n5950_o;
  wire [1:0] n5952_o;
  wire n5954_o;
  wire n5956_o;
  wire n5958_o;
  wire [3:0] n5959_o;
  wire [4:0] n5960_o;
  wire n5962_o;
  wire [3:0] n5963_o;
  wire [4:0] n5964_o;
  wire n5966_o;
  wire [3:0] n5967_o;
  wire [4:0] n5968_o;
  wire [100:0] n5969_o;
  wire [9:0] n5970_o;
  wire [4:0] n5971_o;
  wire [122:0] n5973_o;
  wire [31:0] n5974_o;
  wire n5980_o;
  localparam [100:0] n5981_o = 101'bX;
  wire [3:0] n5983_o;
  wire n5985_o;
  wire [1:0] n5987_o;
  wire [3:0] n5989_o;
  wire [1:0] n5991_o;
  wire [3:0] n5993_o;
  wire n5995_o;
  wire n5998_o;
  wire [5:0] n5999_o;
  wire n6001_o;
  wire n6003_o;
  wire [2:0] n6004_o;
  wire [3:0] n6005_o;
  wire [3:0] n6006_o;
  wire [7:0] n6007_o;
  wire [3:0] n6010_o;
  wire [3:0] n6011_o;
  wire n6013_o;
  wire [1:0] n6015_o;
  wire n6017_o;
  wire [3:0] n6018_o;
  wire [4:0] n6019_o;
  wire [1:0] n6021_o;
  wire [1:0] n6023_o;
  wire [1:0] n6025_o;
  wire n6027_o;
  wire [3:0] n6028_o;
  wire [4:0] n6029_o;
  wire n6031_o;
  wire [6:0] n6032_o;
  wire [7:0] n6033_o;
  wire [7:0] n6035_o;
  wire n6036_o;
  wire n6037_o;
  wire [1:0] n6038_o;
  wire [1:0] n6039_o;
  wire [3:0] n6040_o;
  wire [1:0] n6042_o;
  wire n6044_o;
  wire n6046_o;
  wire n6048_o;
  wire [3:0] n6049_o;
  wire [4:0] n6050_o;
  wire n6052_o;
  wire [3:0] n6053_o;
  wire [4:0] n6054_o;
  wire n6056_o;
  wire [3:0] n6057_o;
  wire [4:0] n6058_o;
  wire [100:0] n6059_o;
  wire [4:0] n6060_o;
  wire [4:0] n6061_o;
  wire [122:0] n6062_o;
  wire n6063_o;
  wire n6064_o;
  wire [280:0] n6065_o;
  wire [131:0] n6066_o;
  wire [3:0] n6067_o;
  wire n6068_o;
  wire n6069_o;
  wire [280:0] n6071_o;
  wire [131:0] n6072_o;
  wire [5:0] n6073_o;
  wire [4:0] n6074_o;
  wire n6088_o;
  wire n6089_o;
  wire n6092_o;
  wire [280:0] n6094_o;
  wire [131:0] n6095_o;
  wire [5:0] n6096_o;
  wire [4:0] n6097_o;
  wire n6111_o;
  wire n6112_o;
  wire n6115_o;
  wire n6116_o;
  wire n6117_o;
  wire [122:0] n6119_o;
  wire n6120_o;
  wire n6121_o;
  wire [280:0] n6122_o;
  wire [148:0] n6123_o;
  wire [3:0] n6124_o;
  wire n6125_o;
  wire n6126_o;
  wire [3:0] n6128_o;
  wire [280:0] n6129_o;
  wire [148:0] n6130_o;
  wire [5:0] n6131_o;
  wire [3:0] n6132_o;
  wire n6146_o;
  wire n6147_o;
  wire n6150_o;
  wire n6152_o;
  wire [3:0] n6154_o;
  wire [280:0] n6155_o;
  wire [148:0] n6156_o;
  wire [5:0] n6157_o;
  wire [3:0] n6158_o;
  wire n6172_o;
  wire n6173_o;
  wire n6176_o;
  wire n6178_o;
  wire n6179_o;
  wire n6180_o;
  wire [122:0] n6182_o;
  wire n6183_o;
  wire n6184_o;
  wire [280:0] n6185_o;
  wire [148:0] n6186_o;
  wire [3:0] n6187_o;
  wire n6188_o;
  wire n6189_o;
  wire n6191_o;
  wire [3:0] n6193_o;
  wire [280:0] n6194_o;
  wire [148:0] n6195_o;
  wire [5:0] n6196_o;
  wire [3:0] n6197_o;
  wire n6211_o;
  wire n6212_o;
  wire n6215_o;
  wire n6216_o;
  wire [280:0] n6218_o;
  wire [131:0] n6219_o;
  wire n6220_o;
  wire [15:0] n6221_o;
  wire [31:0] n6222_o;
  wire [280:0] n6224_o;
  wire [131:0] n6225_o;
  wire n6226_o;
  wire [15:0] n6227_o;
  wire [31:0] n6228_o;
  wire [122:0] n6230_o;
  wire [15:0] n6231_o;
  wire [122:0] n6232_o;
  wire [31:0] n6233_o;
  wire n6235_o;
  wire [31:0] n6236_o;
  wire [15:0] n6237_o;
  wire n6238_o;
  wire n6239_o;
  wire n6240_o;
  wire n6241_o;
  wire [31:0] n6242_o;
  wire [15:0] n6243_o;
  wire [1:0] n6244_o;
  wire n6245_o;
  wire n6246_o;
  wire n6247_o;
  wire n6248_o;
  wire n6249_o;
  wire [31:0] n6251_o;
  wire [15:0] n6253_o;
  wire [1:0] n6254_o;
  wire n6255_o;
  wire n6256_o;
  wire n6257_o;
  wire n6258_o;
  wire n6259_o;
  wire [31:0] n6261_o;
  wire [15:0] n6263_o;
  wire [1:0] n6264_o;
  wire n6265_o;
  wire n6266_o;
  wire n6267_o;
  wire n6268_o;
  wire n6269_o;
  wire [31:0] n6274_o;
  wire [15:0] n6276_o;
  wire [5:0] n6284_o;
  wire [4:0] n6287_o;
  wire [4:0] n6289_o;
  wire [4:0] n6291_o;
  wire [15:0] n6293_o;
  wire [36:0] n6294_o;
  wire [4:0] n6295_o;
  wire [4:0] n6296_o;
  wire [5:0] n6305_o;
  wire [4:0] n6308_o;
  wire [4:0] n6310_o;
  wire [4:0] n6312_o;
  wire [15:0] n6314_o;
  wire [36:0] n6315_o;
  wire [9:0] n6316_o;
  wire [4:0] n6317_o;
  wire [5:0] n6325_o;
  wire [4:0] n6328_o;
  wire [4:0] n6330_o;
  wire [4:0] n6332_o;
  wire [15:0] n6334_o;
  wire [36:0] n6335_o;
  wire [9:0] n6336_o;
  wire [4:0] n6337_o;
  wire n6339_o;
  wire [15:0] n6340_o;
  wire [5:0] n6347_o;
  wire [4:0] n6350_o;
  wire [4:0] n6352_o;
  wire [4:0] n6354_o;
  wire [15:0] n6356_o;
  wire [36:0] n6357_o;
  wire [15:0] n6358_o;
  wire [31:0] n6359_o;
  wire [5:0] n6366_o;
  wire [4:0] n6369_o;
  wire [4:0] n6371_o;
  wire [4:0] n6373_o;
  wire [15:0] n6375_o;
  wire [36:0] n6376_o;
  wire [15:0] n6377_o;
  wire [31:0] n6378_o;
  wire [31:0] n6379_o;
  localparam [23:0] n6380_o = 24'b000000000000100000000000;
  localparam [3:0] n6382_o = 4'b0000;
  wire [5:0] n6390_o;
  wire [4:0] n6393_o;
  wire [4:0] n6395_o;
  wire [4:0] n6397_o;
  wire [15:0] n6399_o;
  wire [36:0] n6400_o;
  wire [5:0] n6401_o;
  wire n6408_o;
  localparam [100:0] n6409_o = 101'bX;
  wire [3:0] n6411_o;
  wire n6413_o;
  wire [1:0] n6415_o;
  wire [3:0] n6417_o;
  wire [1:0] n6419_o;
  wire [3:0] n6421_o;
  wire n6423_o;
  wire n6426_o;
  wire [5:0] n6427_o;
  wire n6429_o;
  wire n6431_o;
  wire [2:0] n6432_o;
  wire [3:0] n6433_o;
  wire [3:0] n6434_o;
  wire [7:0] n6435_o;
  wire [3:0] n6438_o;
  wire [3:0] n6439_o;
  wire n6441_o;
  wire [1:0] n6443_o;
  wire n6445_o;
  wire [3:0] n6446_o;
  wire [4:0] n6447_o;
  wire [1:0] n6449_o;
  wire [1:0] n6451_o;
  wire [1:0] n6453_o;
  wire n6455_o;
  wire [3:0] n6456_o;
  wire [4:0] n6457_o;
  wire n6459_o;
  wire [6:0] n6460_o;
  wire [7:0] n6461_o;
  wire [7:0] n6463_o;
  wire n6464_o;
  wire n6465_o;
  wire [1:0] n6466_o;
  wire [1:0] n6467_o;
  wire [3:0] n6468_o;
  wire [1:0] n6470_o;
  wire n6472_o;
  wire n6474_o;
  wire n6476_o;
  wire [3:0] n6477_o;
  wire [4:0] n6478_o;
  wire n6480_o;
  wire [3:0] n6481_o;
  wire [4:0] n6482_o;
  wire n6484_o;
  wire [3:0] n6485_o;
  wire [4:0] n6486_o;
  wire [100:0] n6487_o;
  wire [3:0] n6488_o;
  wire n6497_o;
  localparam [100:0] n6498_o = 101'bX;
  wire [3:0] n6500_o;
  wire n6502_o;
  wire [1:0] n6504_o;
  wire [3:0] n6506_o;
  wire [1:0] n6508_o;
  wire [3:0] n6510_o;
  wire n6512_o;
  wire n6515_o;
  wire [5:0] n6516_o;
  wire n6518_o;
  wire n6520_o;
  wire [2:0] n6521_o;
  wire [3:0] n6522_o;
  wire [3:0] n6523_o;
  wire [7:0] n6524_o;
  wire [3:0] n6527_o;
  wire [3:0] n6528_o;
  wire n6530_o;
  wire [1:0] n6532_o;
  wire n6534_o;
  wire [3:0] n6535_o;
  wire [4:0] n6536_o;
  wire [1:0] n6538_o;
  wire [1:0] n6540_o;
  wire [1:0] n6542_o;
  wire n6544_o;
  wire [3:0] n6545_o;
  wire [4:0] n6546_o;
  wire n6548_o;
  wire [6:0] n6549_o;
  wire [7:0] n6550_o;
  wire [7:0] n6552_o;
  wire n6553_o;
  wire n6554_o;
  wire [1:0] n6555_o;
  wire [1:0] n6556_o;
  wire [3:0] n6557_o;
  wire [1:0] n6559_o;
  wire n6561_o;
  wire n6563_o;
  wire n6565_o;
  wire [3:0] n6566_o;
  wire [4:0] n6567_o;
  wire n6569_o;
  wire [3:0] n6570_o;
  wire [4:0] n6571_o;
  wire n6573_o;
  wire [3:0] n6574_o;
  wire [4:0] n6575_o;
  wire [100:0] n6576_o;
  wire [3:0] n6577_o;
  wire n6585_o;
  localparam [100:0] n6586_o = 101'bX;
  wire [3:0] n6588_o;
  wire n6590_o;
  wire [1:0] n6592_o;
  wire [3:0] n6594_o;
  wire [1:0] n6596_o;
  wire [3:0] n6598_o;
  wire n6600_o;
  wire n6603_o;
  wire [5:0] n6604_o;
  wire n6606_o;
  wire n6608_o;
  wire [2:0] n6609_o;
  wire [3:0] n6610_o;
  wire [3:0] n6611_o;
  wire [7:0] n6612_o;
  wire [3:0] n6615_o;
  wire [3:0] n6616_o;
  wire n6618_o;
  wire [1:0] n6620_o;
  wire n6622_o;
  wire [3:0] n6623_o;
  wire [4:0] n6624_o;
  wire [1:0] n6626_o;
  wire [1:0] n6628_o;
  wire [1:0] n6630_o;
  wire n6632_o;
  wire [3:0] n6633_o;
  wire [4:0] n6634_o;
  wire n6636_o;
  wire [6:0] n6637_o;
  wire [7:0] n6638_o;
  wire [7:0] n6640_o;
  wire n6641_o;
  wire n6642_o;
  wire [1:0] n6643_o;
  wire [1:0] n6644_o;
  wire [3:0] n6645_o;
  wire [1:0] n6647_o;
  wire n6649_o;
  wire n6651_o;
  wire n6653_o;
  wire [3:0] n6654_o;
  wire [4:0] n6655_o;
  wire n6657_o;
  wire [3:0] n6658_o;
  wire [4:0] n6659_o;
  wire n6661_o;
  wire [3:0] n6662_o;
  wire [4:0] n6663_o;
  wire [100:0] n6664_o;
  wire [3:0] n6665_o;
  wire n6673_o;
  localparam [100:0] n6674_o = 101'bX;
  wire [3:0] n6676_o;
  wire n6678_o;
  wire [1:0] n6680_o;
  wire [3:0] n6682_o;
  wire [1:0] n6684_o;
  wire [3:0] n6686_o;
  wire n6688_o;
  wire n6691_o;
  wire [5:0] n6692_o;
  wire n6694_o;
  wire n6696_o;
  wire [2:0] n6697_o;
  wire [3:0] n6698_o;
  wire [3:0] n6699_o;
  wire [7:0] n6700_o;
  wire [3:0] n6703_o;
  wire [3:0] n6704_o;
  wire n6706_o;
  wire [1:0] n6708_o;
  wire n6710_o;
  wire [3:0] n6711_o;
  wire [4:0] n6712_o;
  wire [1:0] n6714_o;
  wire [1:0] n6716_o;
  wire [1:0] n6718_o;
  wire n6720_o;
  wire [3:0] n6721_o;
  wire [4:0] n6722_o;
  wire n6724_o;
  wire [6:0] n6725_o;
  wire [7:0] n6726_o;
  wire [7:0] n6728_o;
  wire n6729_o;
  wire n6730_o;
  wire [1:0] n6731_o;
  wire [1:0] n6732_o;
  wire [3:0] n6733_o;
  wire [1:0] n6735_o;
  wire n6737_o;
  wire n6739_o;
  wire n6741_o;
  wire [3:0] n6742_o;
  wire [4:0] n6743_o;
  wire n6745_o;
  wire [3:0] n6746_o;
  wire [4:0] n6747_o;
  wire n6749_o;
  wire [3:0] n6750_o;
  wire [4:0] n6751_o;
  wire [100:0] n6752_o;
  wire n6753_o;
  wire n6760_o;
  localparam [100:0] n6761_o = 101'bX;
  wire [3:0] n6763_o;
  wire n6765_o;
  wire [1:0] n6767_o;
  wire [3:0] n6769_o;
  wire [1:0] n6771_o;
  wire [3:0] n6773_o;
  wire n6775_o;
  wire n6778_o;
  wire [5:0] n6779_o;
  wire n6781_o;
  wire n6783_o;
  wire [2:0] n6784_o;
  wire [3:0] n6785_o;
  wire [3:0] n6786_o;
  wire [7:0] n6787_o;
  wire [3:0] n6790_o;
  wire [3:0] n6791_o;
  wire n6793_o;
  wire [1:0] n6795_o;
  wire n6797_o;
  wire [3:0] n6798_o;
  wire [4:0] n6799_o;
  wire [1:0] n6801_o;
  wire [1:0] n6803_o;
  wire [1:0] n6805_o;
  wire n6807_o;
  wire [3:0] n6808_o;
  wire [4:0] n6809_o;
  wire n6811_o;
  wire [6:0] n6812_o;
  wire [7:0] n6813_o;
  wire [7:0] n6815_o;
  wire n6816_o;
  wire n6817_o;
  wire [1:0] n6818_o;
  wire [1:0] n6819_o;
  wire [3:0] n6820_o;
  wire [1:0] n6822_o;
  wire n6824_o;
  wire n6826_o;
  wire n6828_o;
  wire [3:0] n6829_o;
  wire [4:0] n6830_o;
  wire n6832_o;
  wire [3:0] n6833_o;
  wire [4:0] n6834_o;
  wire n6836_o;
  wire [3:0] n6837_o;
  wire [4:0] n6838_o;
  wire [100:0] n6839_o;
  wire n6840_o;
  wire n6847_o;
  localparam [100:0] n6848_o = 101'bX;
  wire [3:0] n6850_o;
  wire n6852_o;
  wire [1:0] n6854_o;
  wire [3:0] n6856_o;
  wire [1:0] n6858_o;
  wire [3:0] n6860_o;
  wire n6862_o;
  wire n6865_o;
  wire [5:0] n6866_o;
  wire n6868_o;
  wire n6870_o;
  wire [2:0] n6871_o;
  wire [3:0] n6872_o;
  wire [3:0] n6873_o;
  wire [7:0] n6874_o;
  wire [3:0] n6877_o;
  wire [3:0] n6878_o;
  wire n6880_o;
  wire [1:0] n6882_o;
  wire n6884_o;
  wire [3:0] n6885_o;
  wire [4:0] n6886_o;
  wire [1:0] n6888_o;
  wire [1:0] n6890_o;
  wire [1:0] n6892_o;
  wire n6894_o;
  wire [3:0] n6895_o;
  wire [4:0] n6896_o;
  wire n6898_o;
  wire [6:0] n6899_o;
  wire [7:0] n6900_o;
  wire [7:0] n6902_o;
  wire n6903_o;
  wire n6904_o;
  wire [1:0] n6905_o;
  wire [1:0] n6906_o;
  wire [3:0] n6907_o;
  wire [1:0] n6909_o;
  wire n6911_o;
  wire n6913_o;
  wire n6915_o;
  wire [3:0] n6916_o;
  wire [4:0] n6917_o;
  wire n6919_o;
  wire [3:0] n6920_o;
  wire [4:0] n6921_o;
  wire n6923_o;
  wire [3:0] n6924_o;
  wire [4:0] n6925_o;
  wire [100:0] n6926_o;
  wire n6927_o;
  localparam [28:0] n6928_o = 29'b00000000000001011000110000000;
  wire [31:0] n6930_o;
  localparam [3:0] n6931_o = 4'b1100;
  wire n6939_o;
  localparam [100:0] n6940_o = 101'bX;
  wire [3:0] n6942_o;
  wire n6944_o;
  wire [1:0] n6946_o;
  wire [3:0] n6948_o;
  wire [1:0] n6950_o;
  wire [3:0] n6952_o;
  wire n6954_o;
  wire n6957_o;
  wire [5:0] n6958_o;
  wire n6960_o;
  wire n6962_o;
  wire [2:0] n6963_o;
  wire [3:0] n6964_o;
  wire [3:0] n6965_o;
  wire [7:0] n6966_o;
  wire [3:0] n6969_o;
  wire [3:0] n6970_o;
  wire n6972_o;
  wire [1:0] n6974_o;
  wire n6976_o;
  wire [3:0] n6977_o;
  wire [4:0] n6978_o;
  wire [1:0] n6980_o;
  wire [1:0] n6982_o;
  wire [1:0] n6984_o;
  wire n6986_o;
  wire [3:0] n6987_o;
  wire [4:0] n6988_o;
  wire n6990_o;
  wire [6:0] n6991_o;
  wire [7:0] n6992_o;
  wire [7:0] n6994_o;
  wire n6995_o;
  wire n6996_o;
  wire [1:0] n6997_o;
  wire [1:0] n6998_o;
  wire [3:0] n6999_o;
  wire [1:0] n7001_o;
  wire n7003_o;
  wire n7005_o;
  wire n7007_o;
  wire [3:0] n7008_o;
  wire [4:0] n7009_o;
  wire n7011_o;
  wire [3:0] n7012_o;
  wire [4:0] n7013_o;
  wire n7015_o;
  wire [3:0] n7016_o;
  wire [4:0] n7017_o;
  wire [100:0] n7018_o;
  wire [84:0] n7019_o;
  wire n7020_o;
  wire n7021_o;
  localparam [131:0] n7022_o = 132'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000;
  wire [122:0] n7023_o;
  wire n7024_o;
  wire [349:0] n7025_o;
  wire [280:0] n7026_o;
  wire [131:0] n7027_o;
  wire n7028_o;
  wire n7029_o;
  wire [1:0] n7040_o;
  wire n7059_o;
  wire n7062_o;
  wire n7064_o;
  wire n7065_o;
  wire n7067_o;
  wire [1:0] n7070_o;
  wire n7071_o;
  wire [1:0] n7074_o;
  wire n7091_o;
  wire n7092_o;
  wire n7095_o;
  wire n7096_o;
  wire n7097_o;
  wire n7099_o;
  wire n7100_o;
  wire [1:0] n7101_o;
  wire n7104_o;
  wire n7107_o;
  wire [1:0] n7109_o;
  reg [1:0] n7110_o;
  wire n7111_o;
  wire n7114_o;
  wire [11:0] n7116_o;
  wire [349:0] n7117_o;
  wire [280:0] n7118_o;
  wire [131:0] n7119_o;
  wire [5:0] n7120_o;
  wire [4:0] n7121_o;
  wire n7135_o;
  wire n7138_o;
  wire n7140_o;
  wire [3:0] n7142_o;
  wire n7158_o;
  wire n7159_o;
  wire n7162_o;
  wire [3:0] n7164_o;
  wire n7180_o;
  wire n7181_o;
  wire n7184_o;
  wire n7185_o;
  wire [1:0] n7186_o;
  wire n7189_o;
  wire n7192_o;
  wire [1:0] n7194_o;
  reg [3:0] n7195_o;
  wire n7196_o;
  wire [1:0] n7198_o;
  wire n7214_o;
  wire n7215_o;
  wire n7218_o;
  wire n7219_o;
  wire n7221_o;
  wire n7223_o;
  wire n7224_o;
  wire [1:0] n7226_o;
  wire n7242_o;
  wire n7243_o;
  wire n7246_o;
  wire n7247_o;
  wire [1:0] n7250_o;
  wire [1:0] n7251_o;
  wire [1:0] n7252_o;
  wire [1:0] n7254_o;
  wire [15:0] n7255_o;
  wire [349:0] n7256_o;
  wire [280:0] n7257_o;
  wire [131:0] n7258_o;
  wire [5:0] n7259_o;
  wire [4:0] n7260_o;
  wire n7274_o;
  wire n7277_o;
  wire n7279_o;
  wire n7296_o;
  wire n7297_o;
  wire n7300_o;
  wire [5:0] n7307_o;
  wire [4:0] n7310_o;
  wire [4:0] n7312_o;
  wire [4:0] n7314_o;
  wire [15:0] n7316_o;
  wire [36:0] n7317_o;
  wire [15:0] n7318_o;
  wire n7336_o;
  wire n7337_o;
  wire n7340_o;
  wire [1:0] n7342_o;
  wire n7358_o;
  wire n7359_o;
  wire n7362_o;
  wire n7363_o;
  wire [3:0] n7366_o;
  wire [1:0] n7369_o;
  wire n7372_o;
  wire n7375_o;
  wire [1:0] n7377_o;
  reg [1:0] n7378_o;
  wire [2:0] n7379_o;
  wire [3:0] n7380_o;
  wire [2:0] n7381_o;
  wire [2:0] n7382_o;
  wire [4:0] n7384_o;
  wire [11:0] n7385_o;
  wire [349:0] n7386_o;
  wire [280:0] n7387_o;
  wire [131:0] n7388_o;
  wire [5:0] n7389_o;
  wire [4:0] n7390_o;
  wire n7404_o;
  wire n7407_o;
  wire n7409_o;
  wire n7426_o;
  wire n7427_o;
  wire n7430_o;
  wire n7447_o;
  wire n7448_o;
  wire n7451_o;
  wire n7452_o;
  wire n7454_o;
  wire [1:0] n7457_o;
  wire [5:0] n7458_o;
  wire [3:0] n7459_o;
  wire [8:0] n7460_o;
  wire [349:0] n7461_o;
  wire n7462_o;
  wire [5:0] n7464_o;
  wire [3:0] n7465_o;
  wire [8:0] n7466_o;
  wire [349:0] n7467_o;
  wire [280:0] n7468_o;
  wire [131:0] n7469_o;
  wire [5:0] n7470_o;
  wire [4:0] n7471_o;
  wire n7485_o;
  wire n7488_o;
  wire n7490_o;
  wire n7491_o;
  wire [5:0] n7492_o;
  wire [3:0] n7493_o;
  wire [8:0] n7494_o;
  wire [349:0] n7495_o;
  wire n7496_o;
  wire [1:0] n7499_o;
  wire [3:0] n7500_o;
  wire [3:0] n7501_o;
  wire [8:0] n7502_o;
  wire [349:0] n7503_o;
  wire n7504_o;
  wire n7521_o;
  wire n7522_o;
  wire n7525_o;
  wire n7542_o;
  wire n7543_o;
  wire n7546_o;
  wire n7547_o;
  wire n7550_o;
  wire [1:0] n7553_o;
  wire [15:0] n7554_o;
  wire [349:0] n7555_o;
  wire [2:0] n7556_o;
  wire n7559_o;
  wire n7562_o;
  wire n7565_o;
  wire n7568_o;
  wire n7571_o;
  wire [4:0] n7573_o;
  reg [2:0] n7574_o;
  wire [3:0] n7575_o;
  wire [8:0] n7576_o;
  wire [349:0] n7577_o;
  wire n7578_o;
  wire n7595_o;
  wire n7596_o;
  wire n7599_o;
  wire [1:0] n7604_o;
  wire n7620_o;
  wire n7621_o;
  wire n7624_o;
  wire n7627_o;
  wire [1:0] n7630_o;
  wire n7632_o;
  wire n7639_o;
  wire [12:0] n7640_o;
  wire [1:0] n7641_o;
  wire [349:0] n7642_o;
  wire [280:0] n7643_o;
  wire [131:0] n7644_o;
  wire [5:0] n7645_o;
  wire [4:0] n7646_o;
  wire n7660_o;
  wire n7663_o;
  wire n7665_o;
  wire [1:0] n7666_o;
  wire [1:0] n7667_o;
  wire [1:0] n7668_o;
  wire n7669_o;
  wire [1:0] n7670_o;
  wire n7673_o;
  wire n7676_o;
  wire [1:0] n7678_o;
  reg [1:0] n7679_o;
  wire n7696_o;
  wire n7697_o;
  wire n7700_o;
  wire n7717_o;
  wire n7718_o;
  wire n7721_o;
  wire n7722_o;
  wire n7724_o;
  wire n7726_o;
  wire [1:0] n7729_o;
  wire [1:0] n7731_o;
  wire [15:0] n7732_o;
  wire [349:0] n7733_o;
  wire [280:0] n7734_o;
  wire [131:0] n7735_o;
  wire [5:0] n7736_o;
  wire [4:0] n7737_o;
  wire n7751_o;
  wire n7754_o;
  wire n7756_o;
  wire n7773_o;
  wire n7774_o;
  wire n7777_o;
  wire n7794_o;
  wire n7795_o;
  wire n7798_o;
  wire n7799_o;
  wire n7801_o;
  wire n7803_o;
  wire [1:0] n7806_o;
  wire [1:0] n7808_o;
  wire [15:0] n7809_o;
  wire [349:0] n7810_o;
  wire [280:0] n7811_o;
  wire [131:0] n7812_o;
  wire [5:0] n7813_o;
  wire [4:0] n7814_o;
  wire n7828_o;
  wire n7831_o;
  wire n7833_o;
  wire n7850_o;
  wire n7851_o;
  wire n7854_o;
  wire n7871_o;
  wire n7872_o;
  wire n7875_o;
  wire n7877_o;
  wire n7879_o;
  wire n7880_o;
  wire n7881_o;
  wire [2:0] n7882_o;
  wire [11:0] n7883_o;
  wire [2:0] n7884_o;
  wire [349:0] n7885_o;
  wire [280:0] n7886_o;
  wire [131:0] n7887_o;
  wire [23:0] n7888_o;
  wire [6:0] n7889_o;
  wire n7890_o;
  wire n7891_o;
  wire n7893_o;
  wire n7894_o;
  wire n7895_o;
  wire [6:0] n7899_o;
  wire [3:0] n7900_o;
  wire n7901_o;
  wire n7902_o;
  wire [349:0] n7903_o;
  wire [280:0] n7904_o;
  wire [131:0] n7905_o;
  wire [5:0] n7906_o;
  wire [4:0] n7907_o;
  wire n7921_o;
  wire n7924_o;
  wire n7926_o;
  wire n7927_o;
  wire n7928_o;
  wire n7929_o;
  wire n7930_o;
  wire n7931_o;
  wire [280:0] n7932_o;
  wire [131:0] n7933_o;
  wire n7934_o;
  wire n7935_o;
  wire n7937_o;
  wire n7954_o;
  wire n7955_o;
  wire n7958_o;
  wire n7965_o;
  localparam [100:0] n7966_o = 101'bX;
  wire [3:0] n7968_o;
  wire n7970_o;
  wire [1:0] n7972_o;
  wire [3:0] n7974_o;
  wire [1:0] n7976_o;
  wire [3:0] n7978_o;
  wire n7980_o;
  wire n7983_o;
  wire [5:0] n7984_o;
  wire n7986_o;
  wire n7988_o;
  wire [2:0] n7989_o;
  wire [3:0] n7990_o;
  wire [3:0] n7991_o;
  wire [7:0] n7992_o;
  wire [3:0] n7995_o;
  wire [3:0] n7996_o;
  wire n7998_o;
  wire [1:0] n8000_o;
  wire n8002_o;
  wire [3:0] n8003_o;
  wire [4:0] n8004_o;
  wire [1:0] n8006_o;
  wire [1:0] n8008_o;
  wire [1:0] n8010_o;
  wire n8012_o;
  wire [3:0] n8013_o;
  wire [4:0] n8014_o;
  wire n8016_o;
  wire [6:0] n8017_o;
  wire [7:0] n8018_o;
  wire [7:0] n8020_o;
  wire n8021_o;
  wire n8022_o;
  wire [1:0] n8023_o;
  wire [1:0] n8024_o;
  wire [3:0] n8025_o;
  wire [1:0] n8027_o;
  wire n8029_o;
  wire n8031_o;
  wire n8033_o;
  wire [3:0] n8034_o;
  wire [4:0] n8035_o;
  wire n8037_o;
  wire [3:0] n8038_o;
  wire [4:0] n8039_o;
  wire n8041_o;
  wire [3:0] n8042_o;
  wire [4:0] n8043_o;
  wire [100:0] n8044_o;
  wire n8045_o;
  wire n8046_o;
  wire n8047_o;
  wire n8049_o;
  wire n8050_o;
  wire n8051_o;
  wire [1:0] n8052_o;
  wire n8053_o;
  wire [1:0] n8054_o;
  wire n8055_o;
  wire [1:0] n8056_o;
  wire [1:0] n8057_o;
  wire [1:0] n8058_o;
  wire [1:0] n8059_o;
  wire [1:0] n8060_o;
  wire [1:0] n8061_o;
  wire [6:0] n8063_o;
  wire [3:0] n8064_o;
  wire n8080_o;
  wire n8081_o;
  wire n8084_o;
  wire [6:0] n8085_o;
  wire [1:0] n8086_o;
  wire n8089_o;
  wire n8092_o;
  wire [1:0] n8094_o;
  reg [1:0] n8095_o;
  wire n8096_o;
  wire [2:0] n8099_o;
  wire [2:0] n8100_o;
  wire n8101_o;
  wire n8102_o;
  wire [6:0] n8104_o;
  wire [3:0] n8105_o;
  wire n8121_o;
  wire n8122_o;
  wire n8125_o;
  wire [6:0] n8126_o;
  wire n8127_o;
  wire n8128_o;
  wire n8129_o;
  wire n8130_o;
  wire n8132_o;
  wire [3:0] n8134_o;
  wire n8135_o;
  wire [2:0] n8137_o;
  wire [2:0] n8138_o;
  wire [6:0] n8139_o;
  wire [1:0] n8140_o;
  wire n8143_o;
  wire n8146_o;
  wire n8149_o;
  wire [2:0] n8151_o;
  reg [3:0] n8152_o;
  wire [3:0] n8153_o;
  wire n8155_o;
  wire [6:0] n8157_o;
  wire [3:0] n8158_o;
  wire n8174_o;
  wire n8175_o;
  wire n8178_o;
  wire [6:0] n8180_o;
  wire [3:0] n8181_o;
  wire n8197_o;
  wire n8198_o;
  wire n8201_o;
  wire n8202_o;
  wire n8206_o;
  wire [1:0] n8209_o;
  wire [1:0] n8210_o;
  wire [1:0] n8211_o;
  wire [6:0] n8212_o;
  wire [1:0] n8213_o;
  wire n8216_o;
  wire n8219_o;
  wire [1:0] n8221_o;
  reg [1:0] n8222_o;
  wire n8223_o;
  wire [2:0] n8226_o;
  wire [2:0] n8227_o;
  wire n8228_o;
  wire n8229_o;
  wire [6:0] n8231_o;
  wire [3:0] n8232_o;
  wire n8248_o;
  wire n8249_o;
  wire n8252_o;
  wire [6:0] n8255_o;
  wire n8256_o;
  wire n8259_o;
  wire [1:0] n8262_o;
  wire [1:0] n8263_o;
  wire [1:0] n8264_o;
  wire [6:0] n8265_o;
  wire [1:0] n8266_o;
  wire n8269_o;
  wire n8272_o;
  wire [1:0] n8274_o;
  reg [1:0] n8275_o;
  wire [6:0] n8277_o;
  wire [3:0] n8278_o;
  wire n8294_o;
  wire n8295_o;
  wire n8298_o;
  wire [6:0] n8300_o;
  wire n8301_o;
  wire n8302_o;
  wire n8305_o;
  wire n8307_o;
  wire n8308_o;
  wire n8309_o;
  wire n8311_o;
  wire n8312_o;
  wire n8313_o;
  wire n8315_o;
  wire n8316_o;
  wire n8317_o;
  wire [6:0] n8318_o;
  wire [1:0] n8319_o;
  wire n8322_o;
  wire n8325_o;
  wire [1:0] n8327_o;
  reg [1:0] n8328_o;
  wire [280:0] n8329_o;
  wire [131:0] n8330_o;
  wire n8331_o;
  wire n8332_o;
  wire n8334_o;
  wire [6:0] n8336_o;
  wire [3:0] n8337_o;
  wire n8353_o;
  wire n8354_o;
  wire n8357_o;
  wire [6:0] n8360_o;
  wire [1:0] n8361_o;
  wire n8363_o;
  wire [1:0] n8366_o;
  wire [2:0] n8367_o;
  wire [2:0] n8368_o;
  wire [2:0] n8369_o;
  wire [2:0] n8370_o;
  wire [1:0] n8371_o;
  wire [1:0] n8372_o;
  wire [2:0] n8373_o;
  wire n8374_o;
  wire [3:0] n8375_o;
  wire [3:0] n8376_o;
  wire [2:0] n8377_o;
  wire [2:0] n8378_o;
  wire [2:0] n8379_o;
  wire [2:0] n8380_o;
  wire [1:0] n8381_o;
  wire [1:0] n8382_o;
  wire n8383_o;
  wire n8384_o;
  wire n8385_o;
  wire n8387_o;
  wire n8389_o;
  wire [6:0] n8390_o;
  wire [2:0] n8391_o;
  wire [5:0] n8392_o;
  wire n8393_o;
  wire [3:0] n8394_o;
  wire [3:0] n8395_o;
  wire [2:0] n8396_o;
  wire [2:0] n8397_o;
  wire [2:0] n8398_o;
  wire [2:0] n8399_o;
  wire [2:0] n8400_o;
  wire [2:0] n8401_o;
  wire [2:0] n8402_o;
  wire [2:0] n8403_o;
  wire [2:0] n8404_o;
  wire [2:0] n8405_o;
  wire n8406_o;
  wire n8407_o;
  wire n8408_o;
  wire n8409_o;
  wire n8410_o;
  wire n8411_o;
  wire [6:0] n8412_o;
  wire [6:0] n8413_o;
  wire [1:0] n8414_o;
  wire [3:0] n8415_o;
  wire n8416_o;
  wire [6:0] n8417_o;
  wire [6:0] n8418_o;
  wire [2:0] n8419_o;
  wire [3:0] n8420_o;
  wire [3:0] n8421_o;
  wire [1:0] n8422_o;
  wire [1:0] n8423_o;
  wire [1:0] n8424_o;
  wire n8425_o;
  wire n8426_o;
  wire n8427_o;
  wire n8428_o;
  wire n8429_o;
  wire n8430_o;
  wire n8431_o;
  wire [6:0] n8432_o;
  wire [1:0] n8433_o;
  wire n8434_o;
  wire [3:0] n8435_o;
  wire [3:0] n8436_o;
  wire [2:0] n8437_o;
  wire [2:0] n8438_o;
  wire [2:0] n8439_o;
  wire [2:0] n8440_o;
  wire [6:0] n8441_o;
  wire [6:0] n8442_o;
  wire [1:0] n8443_o;
  wire [1:0] n8444_o;
  wire [6:0] n8445_o;
  wire n8446_o;
  wire [6:0] n8447_o;
  wire [6:0] n8448_o;
  wire [2:0] n8449_o;
  wire [1:0] n8450_o;
  wire [1:0] n8451_o;
  wire [3:0] n8452_o;
  wire [3:0] n8453_o;
  wire [3:0] n8454_o;
  wire n8455_o;
  wire n8456_o;
  wire [1:0] n8457_o;
  wire [1:0] n8458_o;
  wire n8459_o;
  wire n8460_o;
  wire n8461_o;
  wire n8462_o;
  wire n8463_o;
  wire n8464_o;
  wire n8465_o;
  wire [2:0] n8467_o;
  wire n8483_o;
  wire n8484_o;
  wire n8487_o;
  wire [2:0] n8489_o;
  wire n8505_o;
  wire n8506_o;
  wire n8509_o;
  wire n8510_o;
  wire n8511_o;
  wire [2:0] n8514_o;
  wire [2:0] n8515_o;
  wire n8516_o;
  wire n8517_o;
  wire n8518_o;
  wire [6:0] n8521_o;
  wire [7:0] n8522_o;
  wire [4:0] n8523_o;
  wire [349:0] n8524_o;
  wire n8525_o;
  wire [6:0] n8526_o;
  wire [7:0] n8527_o;
  wire [4:0] n8528_o;
  wire [349:0] n8529_o;
  wire n8530_o;
  wire n8531_o;
  wire [1:0] n8532_o;
  wire [8:0] n8534_o;
  wire [7:0] n8535_o;
  wire [4:0] n8536_o;
  wire [349:0] n8537_o;
  wire n8538_o;
  wire [8:0] n8539_o;
  wire [7:0] n8540_o;
  wire [4:0] n8541_o;
  wire [349:0] n8542_o;
  wire n8543_o;
  wire n8544_o;
  wire [1:0] n8545_o;
  wire [6:0] n8546_o;
  wire [7:0] n8547_o;
  wire [4:0] n8548_o;
  wire [349:0] n8549_o;
  wire n8550_o;
  wire [6:0] n8551_o;
  wire [7:0] n8552_o;
  wire [4:0] n8553_o;
  wire [349:0] n8554_o;
  wire n8555_o;
  wire n8556_o;
  wire [1:0] n8557_o;
  wire [1:0] n8558_o;
  wire [1:0] n8559_o;
  wire [2:0] n8560_o;
  wire n8563_o;
  wire [1:0] n8566_o;
  wire [1:0] n8567_o;
  wire [1:0] n8568_o;
  wire [5:0] n8569_o;
  wire [1:0] n8570_o;
  wire n8573_o;
  wire n8576_o;
  wire [1:0] n8578_o;
  reg [1:0] n8579_o;
  wire [5:0] n8582_o;
  wire [3:0] n8583_o;
  wire n8599_o;
  wire n8600_o;
  wire n8603_o;
  wire [5:0] n8605_o;
  wire [3:0] n8606_o;
  wire n8622_o;
  wire n8623_o;
  wire n8626_o;
  wire n8627_o;
  wire n8628_o;
  wire [2:0] n8631_o;
  wire [2:0] n8632_o;
  wire n8633_o;
  wire n8634_o;
  wire [5:0] n8635_o;
  wire [1:0] n8636_o;
  wire n8639_o;
  reg [1:0] n8641_o;
  wire n8643_o;
  wire [1:0] n8644_o;
  wire [5:0] n8646_o;
  wire [3:0] n8647_o;
  wire n8663_o;
  wire n8664_o;
  wire n8667_o;
  wire [5:0] n8669_o;
  wire [3:0] n8670_o;
  wire n8686_o;
  wire n8687_o;
  wire n8690_o;
  wire n8691_o;
  wire n8695_o;
  wire [1:0] n8696_o;
  wire n8697_o;
  wire [1:0] n8698_o;
  wire n8699_o;
  wire n8700_o;
  wire n8702_o;
  wire n8703_o;
  wire n8704_o;
  wire n8706_o;
  wire n8707_o;
  wire [5:0] n8708_o;
  wire [1:0] n8709_o;
  wire n8712_o;
  wire n8715_o;
  wire [1:0] n8717_o;
  reg [1:0] n8718_o;
  wire [280:0] n8719_o;
  wire [131:0] n8720_o;
  wire n8721_o;
  wire n8722_o;
  wire n8724_o;
  wire [5:0] n8726_o;
  wire [3:0] n8727_o;
  wire n8743_o;
  wire n8744_o;
  wire n8747_o;
  wire n8750_o;
  wire [1:0] n8751_o;
  wire n8752_o;
  wire [1:0] n8753_o;
  wire n8754_o;
  wire n8755_o;
  wire n8757_o;
  wire n8758_o;
  wire [5:0] n8759_o;
  wire [1:0] n8760_o;
  wire n8763_o;
  wire n8766_o;
  wire [1:0] n8768_o;
  reg [1:0] n8769_o;
  wire [280:0] n8770_o;
  wire [131:0] n8771_o;
  wire n8772_o;
  wire n8773_o;
  wire n8775_o;
  wire [4:0] n8776_o;
  wire n8777_o;
  wire [3:0] n8778_o;
  wire [3:0] n8779_o;
  wire [1:0] n8780_o;
  wire [1:0] n8781_o;
  wire [4:0] n8782_o;
  wire [4:0] n8783_o;
  wire [2:0] n8784_o;
  wire [2:0] n8785_o;
  wire [4:0] n8786_o;
  wire [3:0] n8787_o;
  wire n8788_o;
  wire [3:0] n8789_o;
  wire [1:0] n8790_o;
  wire [4:0] n8791_o;
  wire n8792_o;
  wire n8793_o;
  wire n8794_o;
  wire [2:0] n8795_o;
  wire [2:0] n8796_o;
  wire n8797_o;
  wire n8798_o;
  wire [3:0] n8799_o;
  wire [3:0] n8800_o;
  wire n8801_o;
  wire [3:0] n8802_o;
  wire [3:0] n8803_o;
  wire [1:0] n8804_o;
  wire [1:0] n8805_o;
  wire n8807_o;
  wire [1:0] n8808_o;
  wire [1:0] n8809_o;
  wire [1:0] n8810_o;
  wire [1:0] n8811_o;
  wire [1:0] n8812_o;
  wire n8813_o;
  wire n8814_o;
  wire n8815_o;
  wire [3:0] n8816_o;
  wire n8817_o;
  wire n8818_o;
  wire [1:0] n8819_o;
  wire [9:0] n8820_o;
  wire [10:0] n8821_o;
  wire [3:0] n8822_o;
  wire n8823_o;
  wire [3:0] n8824_o;
  wire [3:0] n8825_o;
  wire [9:0] n8826_o;
  wire [9:0] n8827_o;
  wire n8828_o;
  wire n8829_o;
  wire n8830_o;
  wire [3:0] n8831_o;
  wire n8832_o;
  wire n8833_o;
  wire [1:0] n8834_o;
  wire n8835_o;
  wire n8836_o;
  wire n8837_o;
  wire n8838_o;
  wire n8839_o;
  wire n8840_o;
  wire n8841_o;
  wire [2:0] n8842_o;
  wire n8844_o;
  wire n8845_o;
  wire n8846_o;
  wire n8847_o;
  wire n8848_o;
  wire n8849_o;
  wire n8850_o;
  wire [12:0] n8852_o;
  wire [3:0] n8853_o;
  wire [12:0] n8854_o;
  wire n8855_o;
  wire [12:0] n8856_o;
  wire [7:0] n8857_o;
  wire [2:0] n8863_o;
  wire [31:0] n8865_o;
  wire n8867_o;
  wire [23:0] n8869_o;
  wire [31:0] n8871_o;
  wire n8873_o;
  wire [15:0] n8875_o;
  wire [31:0] n8877_o;
  wire n8879_o;
  wire [31:0] n8881_o;
  wire n8883_o;
  wire [15:0] n8885_o;
  wire [23:0] n8887_o;
  wire [31:0] n8888_o;
  wire n8890_o;
  wire [15:0] n8892_o;
  wire [23:0] n8893_o;
  wire [31:0] n8895_o;
  wire n8897_o;
  wire n8898_o;
  wire n8899_o;
  wire [23:0] n8901_o;
  wire [31:0] n8903_o;
  wire [15:0] n8905_o;
  wire [31:0] n8907_o;
  wire [31:0] n8908_o;
  wire n8910_o;
  wire n8911_o;
  wire n8912_o;
  wire n8913_o;
  wire n8914_o;
  wire [15:0] n8915_o;
  wire [23:0] n8916_o;
  wire [31:0] n8917_o;
  wire n8918_o;
  wire n8919_o;
  wire n8920_o;
  wire n8921_o;
  wire n8922_o;
  wire [1:0] n8923_o;
  wire n8924_o;
  wire [2:0] n8925_o;
  wire n8926_o;
  wire [3:0] n8927_o;
  wire n8928_o;
  wire [4:0] n8929_o;
  wire n8930_o;
  wire [5:0] n8931_o;
  wire n8932_o;
  wire [6:0] n8933_o;
  wire n8934_o;
  wire [7:0] n8935_o;
  wire n8936_o;
  wire [8:0] n8937_o;
  wire n8938_o;
  wire [9:0] n8939_o;
  wire n8940_o;
  wire [10:0] n8941_o;
  wire n8942_o;
  wire [11:0] n8943_o;
  wire n8944_o;
  wire [12:0] n8945_o;
  wire n8946_o;
  wire [13:0] n8947_o;
  wire n8948_o;
  wire [14:0] n8949_o;
  wire n8950_o;
  wire [15:0] n8951_o;
  wire n8952_o;
  wire [16:0] n8953_o;
  wire n8954_o;
  wire [17:0] n8955_o;
  wire n8956_o;
  wire [18:0] n8957_o;
  wire n8958_o;
  wire [19:0] n8959_o;
  wire n8960_o;
  wire [20:0] n8961_o;
  wire n8962_o;
  wire [21:0] n8963_o;
  wire n8964_o;
  wire [22:0] n8965_o;
  wire n8966_o;
  wire [23:0] n8967_o;
  wire n8968_o;
  wire [24:0] n8969_o;
  wire n8970_o;
  wire [25:0] n8971_o;
  wire n8972_o;
  wire [26:0] n8973_o;
  wire n8974_o;
  wire [27:0] n8975_o;
  wire n8976_o;
  wire [28:0] n8977_o;
  wire n8978_o;
  wire [29:0] n8979_o;
  wire n8980_o;
  wire [30:0] n8981_o;
  wire n8982_o;
  wire [31:0] n8983_o;
  wire [31:0] n8985_o;
  wire [31:0] n8986_o;
  wire n8988_o;
  wire [7:0] n8989_o;
  reg [31:0] n8991_o;
  wire n8994_o;
  wire n8995_o;
  wire n8996_o;
  wire [1:0] n8997_o;
  wire [1:0] n8998_o;
  wire n8999_o;
  wire n9000_o;
  wire n9001_o;
  wire n9002_o;
  wire n9003_o;
  wire n9004_o;
  wire n9005_o;
  wire n9006_o;
  wire n9007_o;
  wire n9008_o;
  wire n9009_o;
  wire [12:0] n9011_o;
  wire n9012_o;
  wire n9013_o;
  wire [3:0] n9018_o;
  wire [2:0] n9019_o;
  wire n9020_o;
  wire n9021_o;
  wire n9022_o;
  wire n9023_o;
  wire n9024_o;
  wire n9025_o;
  wire n9026_o;
  wire n9027_o;
  wire n9028_o;
  wire n9029_o;
  wire n9030_o;
  wire n9031_o;
  wire n9032_o;
  wire n9033_o;
  wire n9034_o;
  wire n9035_o;
  wire n9036_o;
  wire [12:0] n9039_o;
  wire n9040_o;
  wire n9041_o;
  wire [2:0] n9044_o;
  wire [6:0] n9045_o;
  wire [6:0] n9046_o;
  wire [6:0] n9047_o;
  wire [2:0] n9048_o;
  wire [2:0] n9049_o;
  wire [6:0] n9050_o;
  wire [6:0] n9051_o;
  wire [2:0] n9052_o;
  wire n9053_o;
  wire n9054_o;
  wire n9055_o;
  wire n9057_o;
  wire n9058_o;
  wire n9059_o;
  wire [1:0] n9060_o;
  wire n9061_o;
  wire [1:0] n9062_o;
  wire [1:0] n9063_o;
  wire [1:0] n9064_o;
  wire [1:0] n9065_o;
  wire [2:0] n9066_o;
  wire n9068_o;
  wire [2:0] n9071_o;
  wire [31:0] n9080_o;
  wire [1:0] n9081_o;
  wire n9083_o;
  wire [3:0] n9086_o;
  wire [31:0] n9095_o;
  wire [4:0] n9098_o;
  wire [31:0] n9107_o;
  wire [31:0] n9108_o;
  wire [1:0] n9109_o;
  wire [31:0] n9110_o;
  wire [1:0] n9111_o;
  wire [11:0] n9114_o;
  wire [3:0] n9115_o;
  wire n9131_o;
  wire n9132_o;
  wire n9135_o;
  wire [11:0] n9137_o;
  wire [3:0] n9138_o;
  wire n9154_o;
  wire n9155_o;
  wire n9158_o;
  wire n9159_o;
  wire [11:0] n9161_o;
  wire [3:0] n9162_o;
  wire n9178_o;
  wire n9179_o;
  wire n9182_o;
  wire n9183_o;
  wire n9186_o;
  wire [2:0] n9188_o;
  wire [2:0] n9189_o;
  wire n9190_o;
  wire n9191_o;
  wire n9192_o;
  wire n9196_o;
  wire n9198_o;
  wire n9199_o;
  wire n9200_o;
  wire n9201_o;
  wire n9203_o;
  wire [1:0] n9204_o;
  wire [1:0] n9205_o;
  wire [1:0] n9206_o;
  wire n9207_o;
  wire n9208_o;
  wire [11:0] n9210_o;
  wire [3:0] n9211_o;
  wire n9227_o;
  wire n9228_o;
  wire n9231_o;
  wire [2:0] n9235_o;
  wire n9251_o;
  wire n9252_o;
  wire n9255_o;
  wire n9261_o;
  wire n9263_o;
  wire n9264_o;
  wire n9265_o;
  wire n9266_o;
  wire n9268_o;
  wire [11:0] n9270_o;
  wire [3:0] n9271_o;
  wire n9287_o;
  wire n9288_o;
  wire n9291_o;
  wire [11:0] n9292_o;
  wire n9293_o;
  wire n9294_o;
  wire n9295_o;
  wire [11:0] n9296_o;
  wire n9297_o;
  wire n9298_o;
  wire n9299_o;
  wire [3:0] n9306_o;
  wire [3:0] n9307_o;
  wire [3:0] n9308_o;
  wire [3:0] n9309_o;
  wire [3:0] n9310_o;
  wire [2:0] n9311_o;
  wire [2:0] n9312_o;
  wire [1:0] n9313_o;
  wire [3:0] n9314_o;
  wire [3:0] n9315_o;
  wire [3:0] n9316_o;
  wire [2:0] n9317_o;
  wire [2:0] n9318_o;
  wire n9319_o;
  wire n9320_o;
  wire [1:0] n9321_o;
  wire [3:0] n9322_o;
  wire [3:0] n9323_o;
  wire [1:0] n9324_o;
  wire [1:0] n9325_o;
  wire [1:0] n9326_o;
  wire [1:0] n9327_o;
  wire [1:0] n9328_o;
  wire [3:0] n9329_o;
  wire [3:0] n9330_o;
  wire [1:0] n9331_o;
  wire [3:0] n9332_o;
  wire [3:0] n9333_o;
  wire [3:0] n9334_o;
  wire [3:0] n9335_o;
  wire [3:0] n9336_o;
  wire [3:0] n9337_o;
  wire [1:0] n9338_o;
  wire [38:0] n9352_o;
  wire [7:0] n9353_o;
  wire [6:0] n9354_o;
  wire [38:0] n9355_o;
  wire [38:0] n9356_o;
  wire [7:0] n9357_o;
  wire [7:0] n9358_o;
  wire [3:0] n9359_o;
  wire [3:0] n9360_o;
  wire [1:0] n9361_o;
  wire [38:0] n9362_o;
  wire [38:0] n9363_o;
  wire [2:0] n9364_o;
  wire [2:0] n9365_o;
  wire [7:0] n9366_o;
  wire [7:0] n9367_o;
  wire [3:0] n9368_o;
  wire [3:0] n9369_o;
  wire [1:0] n9370_o;
  wire [10:0] n9371_o;
  wire [6:0] n9372_o;
  wire [38:0] n9373_o;
  wire [38:0] n9374_o;
  wire [10:0] n9375_o;
  wire [10:0] n9376_o;
  wire [3:0] n9377_o;
  wire [3:0] n9378_o;
  wire [1:0] n9379_o;
  wire [10:0] n9380_o;
  wire n9381_o;
  wire [31:0] n9382_o;
  wire [31:0] n9383_o;
  wire [3:0] n9384_o;
  wire [3:0] n9385_o;
  wire [2:0] n9386_o;
  wire [2:0] n9387_o;
  wire [2:0] n9388_o;
  wire [1:0] n9389_o;
  wire [1:0] n9390_o;
  wire [1:0] n9391_o;
  wire [8:0] n9392_o;
  wire [8:0] n9393_o;
  wire [8:0] n9394_o;
  wire [1:0] n9395_o;
  wire [1:0] n9396_o;
  wire [1:0] n9397_o;
  wire n9398_o;
  wire n9399_o;
  wire n9400_o;
  wire [2:0] n9401_o;
  wire [2:0] n9402_o;
  wire [2:0] n9403_o;
  wire n9404_o;
  wire n9405_o;
  wire n9406_o;
  wire n9407_o;
  wire n9408_o;
  wire [1:0] n9409_o;
  wire [57:0] n9410_o;
  wire [20:0] n9411_o;
  wire n9412_o;
  wire [31:0] n9413_o;
  wire [31:0] n9414_o;
  wire [20:0] n9415_o;
  wire [20:0] n9416_o;
  wire [2:0] n9417_o;
  wire [2:0] n9418_o;
  wire [2:0] n9419_o;
  wire [1:0] n9420_o;
  wire [1:0] n9421_o;
  wire [1:0] n9422_o;
  wire [1:0] n9423_o;
  wire n9425_o;
  wire [11:0] n9427_o;
  wire [4:0] n9428_o;
  wire [6:0] n9430_o;
  wire [31:0] n9439_o;
  wire n9447_o;
  localparam [100:0] n9448_o = 101'bX;
  wire [3:0] n9450_o;
  wire n9452_o;
  wire [1:0] n9454_o;
  wire [3:0] n9456_o;
  wire [1:0] n9458_o;
  wire [3:0] n9460_o;
  wire n9462_o;
  wire n9465_o;
  wire [5:0] n9466_o;
  wire n9468_o;
  wire n9470_o;
  wire [2:0] n9471_o;
  wire [3:0] n9472_o;
  wire [3:0] n9473_o;
  wire [7:0] n9474_o;
  wire [3:0] n9477_o;
  wire [3:0] n9478_o;
  wire n9480_o;
  wire [1:0] n9482_o;
  wire n9484_o;
  wire [3:0] n9485_o;
  wire [4:0] n9486_o;
  wire [1:0] n9488_o;
  wire [1:0] n9490_o;
  wire [1:0] n9492_o;
  wire n9494_o;
  wire [3:0] n9495_o;
  wire [4:0] n9496_o;
  wire n9498_o;
  wire [6:0] n9499_o;
  wire [7:0] n9500_o;
  wire [7:0] n9502_o;
  wire n9503_o;
  wire n9504_o;
  wire [1:0] n9505_o;
  wire [1:0] n9506_o;
  wire [3:0] n9507_o;
  wire [1:0] n9509_o;
  wire n9511_o;
  wire n9513_o;
  wire n9515_o;
  wire [3:0] n9516_o;
  wire [4:0] n9517_o;
  wire n9519_o;
  wire [3:0] n9520_o;
  wire [4:0] n9521_o;
  wire n9523_o;
  wire [3:0] n9524_o;
  wire [4:0] n9525_o;
  wire [100:0] n9526_o;
  wire [9:0] n9527_o;
  wire [4:0] n9528_o;
  wire n9531_o;
  wire n9532_o;
  wire n9533_o;
  wire [1:0] n9535_o;
  wire [11:0] n9536_o;
  wire n9537_o;
  wire n9544_o;
  localparam [100:0] n9545_o = 101'bX;
  wire [3:0] n9547_o;
  wire n9549_o;
  wire [1:0] n9551_o;
  wire [3:0] n9553_o;
  wire [1:0] n9555_o;
  wire [3:0] n9557_o;
  wire n9559_o;
  wire n9562_o;
  wire [5:0] n9563_o;
  wire n9565_o;
  wire n9567_o;
  wire [2:0] n9568_o;
  wire [3:0] n9569_o;
  wire [3:0] n9570_o;
  wire [7:0] n9571_o;
  wire [3:0] n9574_o;
  wire [3:0] n9575_o;
  wire n9577_o;
  wire [1:0] n9579_o;
  wire n9581_o;
  wire [3:0] n9582_o;
  wire [4:0] n9583_o;
  wire [1:0] n9585_o;
  wire [1:0] n9587_o;
  wire [1:0] n9589_o;
  wire n9591_o;
  wire [3:0] n9592_o;
  wire [4:0] n9593_o;
  wire n9595_o;
  wire [6:0] n9596_o;
  wire [7:0] n9597_o;
  wire [7:0] n9599_o;
  wire n9600_o;
  wire n9601_o;
  wire [1:0] n9602_o;
  wire [1:0] n9603_o;
  wire [3:0] n9604_o;
  wire [1:0] n9606_o;
  wire n9608_o;
  wire n9610_o;
  wire n9612_o;
  wire [3:0] n9613_o;
  wire [4:0] n9614_o;
  wire n9616_o;
  wire [3:0] n9617_o;
  wire [4:0] n9618_o;
  wire n9620_o;
  wire [3:0] n9621_o;
  wire [4:0] n9622_o;
  wire [100:0] n9623_o;
  wire [9:0] n9624_o;
  wire [4:0] n9625_o;
  wire [14:0] n9627_o;
  wire [349:0] n9628_o;
  wire [280:0] n9629_o;
  wire [131:0] n9630_o;
  wire [5:0] n9631_o;
  wire [4:0] n9632_o;
  wire n9646_o;
  wire n9649_o;
  wire n9651_o;
  wire [5:0] n9652_o;
  wire [5:0] n9653_o;
  wire [5:0] n9654_o;
  wire n9655_o;
  wire n9659_o;
  wire n9660_o;
  wire n9661_o;
  wire [1:0] n9662_o;
  wire n9663_o;
  wire [1:0] n9664_o;
  wire [1:0] n9665_o;
  wire [1:0] n9666_o;
  wire [1:0] n9667_o;
  wire n9670_o;
  wire n9671_o;
  wire n9672_o;
  wire [1:0] n9673_o;
  wire [1:0] n9674_o;
  wire [1:0] n9675_o;
  wire [3:0] n9676_o;
  wire [3:0] n9677_o;
  wire [3:0] n9678_o;
  wire [1:0] n9679_o;
  wire [1:0] n9680_o;
  wire n9682_o;
  wire [18:0] n9684_o;
  wire [1:0] n9685_o;
  wire n9701_o;
  wire n9702_o;
  wire n9705_o;
  wire [18:0] n9707_o;
  wire [4:0] n9708_o;
  wire [31:0] n9717_o;
  wire n9726_o;
  localparam [100:0] n9727_o = 101'bX;
  wire [3:0] n9729_o;
  wire n9731_o;
  wire [1:0] n9733_o;
  wire [3:0] n9735_o;
  wire [1:0] n9737_o;
  wire [3:0] n9739_o;
  wire n9741_o;
  wire n9744_o;
  wire [5:0] n9745_o;
  wire n9747_o;
  wire n9749_o;
  wire [2:0] n9750_o;
  wire [3:0] n9751_o;
  wire [3:0] n9752_o;
  wire [7:0] n9753_o;
  wire [3:0] n9756_o;
  wire [3:0] n9757_o;
  wire n9759_o;
  wire [1:0] n9761_o;
  wire n9763_o;
  wire [3:0] n9764_o;
  wire [4:0] n9765_o;
  wire [1:0] n9767_o;
  wire [1:0] n9769_o;
  wire [1:0] n9771_o;
  wire n9773_o;
  wire [3:0] n9774_o;
  wire [4:0] n9775_o;
  wire n9777_o;
  wire [6:0] n9778_o;
  wire [7:0] n9779_o;
  wire [7:0] n9781_o;
  wire n9782_o;
  wire n9783_o;
  wire [1:0] n9784_o;
  wire [1:0] n9785_o;
  wire [3:0] n9786_o;
  wire [1:0] n9788_o;
  wire n9790_o;
  wire n9792_o;
  wire n9794_o;
  wire [3:0] n9795_o;
  wire [4:0] n9796_o;
  wire n9798_o;
  wire [3:0] n9799_o;
  wire [4:0] n9800_o;
  wire n9802_o;
  wire [3:0] n9803_o;
  wire [4:0] n9804_o;
  wire [100:0] n9805_o;
  wire [9:0] n9806_o;
  wire [4:0] n9807_o;
  wire n9808_o;
  wire n9810_o;
  wire n9811_o;
  wire n9812_o;
  wire [1:0] n9813_o;
  wire n9814_o;
  wire [1:0] n9815_o;
  wire [1:0] n9816_o;
  wire [1:0] n9817_o;
  wire [1:0] n9818_o;
  wire [3:0] n9819_o;
  wire n9821_o;
  wire n9822_o;
  wire [18:0] n9824_o;
  wire [1:0] n9825_o;
  wire n9841_o;
  wire n9842_o;
  wire n9845_o;
  wire n9853_o;
  localparam [100:0] n9854_o = 101'bX;
  wire [3:0] n9856_o;
  wire n9858_o;
  wire [1:0] n9860_o;
  wire [3:0] n9862_o;
  wire [1:0] n9864_o;
  wire [3:0] n9866_o;
  wire n9868_o;
  wire n9871_o;
  wire [5:0] n9872_o;
  wire n9874_o;
  wire n9876_o;
  wire [2:0] n9877_o;
  wire [3:0] n9878_o;
  wire [3:0] n9879_o;
  wire [7:0] n9880_o;
  wire [3:0] n9883_o;
  wire [3:0] n9884_o;
  wire n9886_o;
  wire [1:0] n9888_o;
  wire n9890_o;
  wire [3:0] n9891_o;
  wire [4:0] n9892_o;
  wire [1:0] n9894_o;
  wire [1:0] n9896_o;
  wire [1:0] n9898_o;
  wire n9900_o;
  wire [3:0] n9901_o;
  wire [4:0] n9902_o;
  wire n9904_o;
  wire [6:0] n9905_o;
  wire [7:0] n9906_o;
  wire [7:0] n9908_o;
  wire n9909_o;
  wire n9910_o;
  wire [1:0] n9911_o;
  wire [1:0] n9912_o;
  wire [3:0] n9913_o;
  wire [1:0] n9915_o;
  wire n9917_o;
  wire n9919_o;
  wire n9921_o;
  wire [3:0] n9922_o;
  wire [4:0] n9923_o;
  wire n9925_o;
  wire [3:0] n9926_o;
  wire [4:0] n9927_o;
  wire n9929_o;
  wire [3:0] n9930_o;
  wire [4:0] n9931_o;
  wire [100:0] n9932_o;
  wire [4:0] n9933_o;
  wire [4:0] n9934_o;
  wire [19:0] n9936_o;
  wire [349:0] n9937_o;
  wire [280:0] n9938_o;
  wire [131:0] n9939_o;
  wire [5:0] n9940_o;
  wire [4:0] n9941_o;
  wire n9955_o;
  wire n9958_o;
  wire n9960_o;
  wire [18:0] n9962_o;
  wire [4:0] n9963_o;
  wire [31:0] n9972_o;
  wire [18:0] n9974_o;
  wire [1:0] n9975_o;
  wire n9991_o;
  wire n9992_o;
  wire n9995_o;
  wire [13:0] n9997_o;
  wire [1:0] n9998_o;
  wire [13:0] n9999_o;
  wire [3:0] n10000_o;
  wire [5:0] n10001_o;
  wire [13:0] n10002_o;
  wire [7:0] n10003_o;
  wire [13:0] n10004_o;
  wire [31:0] n10013_o;
  wire [280:0] n10016_o;
  wire [131:0] n10017_o;
  wire n10018_o;
  wire n10019_o;
  wire n10021_o;
  wire [35:0] n10022_o;
  wire n10023_o;
  wire [3:0] n10024_o;
  wire [35:0] n10025_o;
  wire [35:0] n10026_o;
  wire [1:0] n10027_o;
  wire [5:0] n10028_o;
  wire [31:0] n10029_o;
  wire n10030_o;
  wire [3:0] n10031_o;
  wire [3:0] n10032_o;
  wire [5:0] n10033_o;
  wire [5:0] n10034_o;
  wire [3:0] n10035_o;
  wire [35:0] n10036_o;
  wire [35:0] n10037_o;
  wire [1:0] n10038_o;
  wire [4:0] n10039_o;
  wire [35:0] n10040_o;
  wire [4:0] n10041_o;
  wire [31:0] n10042_o;
  wire [3:0] n10043_o;
  wire [4:0] n10044_o;
  wire [4:0] n10045_o;
  wire [5:0] n10046_o;
  wire [5:0] n10047_o;
  wire [35:0] n10048_o;
  wire n10050_o;
  wire [1:0] n10051_o;
  wire n10052_o;
  wire [31:0] n10053_o;
  wire [3:0] n10054_o;
  wire [4:0] n10055_o;
  wire [4:0] n10056_o;
  wire [5:0] n10057_o;
  wire [5:0] n10058_o;
  wire [3:0] n10059_o;
  wire [35:0] n10060_o;
  wire [35:0] n10061_o;
  wire n10063_o;
  wire [1:0] n10064_o;
  wire [7:0] n10065_o;
  wire [4:0] n10066_o;
  wire [31:0] n10067_o;
  wire n10068_o;
  wire n10069_o;
  wire [3:0] n10070_o;
  wire [3:0] n10071_o;
  wire [3:0] n10072_o;
  wire [3:0] n10073_o;
  wire [3:0] n10074_o;
  wire [3:0] n10075_o;
  wire n10076_o;
  wire n10077_o;
  wire [5:0] n10078_o;
  wire [3:0] n10079_o;
  wire [35:0] n10080_o;
  wire [35:0] n10081_o;
  wire [1:0] n10082_o;
  wire [1:0] n10083_o;
  wire [3:0] n10084_o;
  wire [1:0] n10085_o;
  wire [8:0] n10086_o;
  wire [57:0] n10087_o;
  wire [4:0] n10088_o;
  wire [31:0] n10089_o;
  wire n10090_o;
  wire n10091_o;
  wire [7:0] n10092_o;
  wire [7:0] n10093_o;
  wire [7:0] n10094_o;
  wire n10095_o;
  wire n10096_o;
  wire [5:0] n10097_o;
  wire [5:0] n10098_o;
  wire [35:0] n10099_o;
  wire [35:0] n10100_o;
  wire [7:0] n10101_o;
  wire [7:0] n10102_o;
  wire [7:0] n10103_o;
  wire [1:0] n10104_o;
  wire [1:0] n10105_o;
  wire [11:0] n10106_o;
  wire [11:0] n10107_o;
  wire [11:0] n10108_o;
  wire [3:0] n10109_o;
  wire [1:0] n10110_o;
  wire [8:0] n10111_o;
  wire [57:0] n10112_o;
  wire [4:0] n10113_o;
  wire [31:0] n10114_o;
  wire [7:0] n10115_o;
  wire [8:0] n10116_o;
  wire [8:0] n10117_o;
  wire n10118_o;
  wire n10119_o;
  wire [5:0] n10120_o;
  wire [5:0] n10121_o;
  wire [25:0] n10122_o;
  wire [57:0] n10123_o;
  wire [57:0] n10124_o;
  wire [3:0] n10125_o;
  wire [1:0] n10126_o;
  wire [4:0] n10127_o;
  wire [6:0] n10128_o;
  wire [4:0] n10129_o;
  wire [31:0] n10130_o;
  wire [4:0] n10131_o;
  wire [4:0] n10132_o;
  wire [3:0] n10133_o;
  wire [3:0] n10134_o;
  wire [3:0] n10135_o;
  wire n10136_o;
  wire n10137_o;
  wire [6:0] n10138_o;
  wire [6:0] n10139_o;
  wire n10140_o;
  wire n10141_o;
  wire [4:0] n10142_o;
  wire [4:0] n10143_o;
  wire n10144_o;
  wire n10145_o;
  wire [25:0] n10146_o;
  wire [57:0] n10147_o;
  wire [57:0] n10148_o;
  wire [3:0] n10149_o;
  wire [1:0] n10150_o;
  wire [8:0] n10151_o;
  wire [7:0] n10152_o;
  wire [5:0] n10153_o;
  wire [4:0] n10154_o;
  wire [31:0] n10155_o;
  wire [7:0] n10156_o;
  wire [8:0] n10157_o;
  wire [8:0] n10158_o;
  wire n10159_o;
  wire n10160_o;
  wire [7:0] n10161_o;
  wire [7:0] n10162_o;
  wire [5:0] n10163_o;
  wire [5:0] n10164_o;
  wire [25:0] n10165_o;
  wire [57:0] n10166_o;
  wire [57:0] n10167_o;
  wire [3:0] n10168_o;
  wire [1:0] n10169_o;
  wire [4:0] n10170_o;
  wire [31:0] n10171_o;
  wire n10172_o;
  wire n10173_o;
  wire [3:0] n10174_o;
  wire [3:0] n10175_o;
  wire [1:0] n10176_o;
  wire [1:0] n10177_o;
  wire [1:0] n10178_o;
  wire [1:0] n10179_o;
  wire [1:0] n10180_o;
  wire n10181_o;
  wire n10182_o;
  wire [7:0] n10183_o;
  wire [7:0] n10184_o;
  wire [4:0] n10185_o;
  wire [4:0] n10186_o;
  wire n10187_o;
  wire n10188_o;
  wire [25:0] n10189_o;
  wire [57:0] n10190_o;
  wire [57:0] n10191_o;
  wire [3:0] n10192_o;
  wire [1:0] n10193_o;
  wire [8:0] n10194_o;
  wire [5:0] n10195_o;
  wire [4:0] n10196_o;
  wire [31:0] n10197_o;
  wire n10198_o;
  wire n10199_o;
  wire [3:0] n10200_o;
  wire [3:0] n10201_o;
  wire [1:0] n10202_o;
  wire [1:0] n10203_o;
  wire [1:0] n10204_o;
  wire [1:0] n10205_o;
  wire [1:0] n10206_o;
  wire n10207_o;
  wire n10208_o;
  wire [7:0] n10209_o;
  wire [7:0] n10210_o;
  wire [4:0] n10211_o;
  wire [4:0] n10212_o;
  wire n10213_o;
  wire n10214_o;
  wire [25:0] n10215_o;
  wire [57:0] n10216_o;
  wire [57:0] n10217_o;
  wire [3:0] n10218_o;
  wire [1:0] n10219_o;
  wire [8:0] n10220_o;
  wire [5:0] n10221_o;
  wire [7:0] n10222_o;
  wire [3:0] n10223_o;
  wire [4:0] n10224_o;
  wire [31:0] n10225_o;
  wire n10226_o;
  wire n10227_o;
  wire [7:0] n10228_o;
  wire [7:0] n10229_o;
  wire [1:0] n10230_o;
  wire [1:0] n10231_o;
  wire n10232_o;
  wire n10233_o;
  wire [7:0] n10234_o;
  wire [7:0] n10235_o;
  wire [3:0] n10236_o;
  wire [4:0] n10237_o;
  wire [4:0] n10238_o;
  wire n10239_o;
  wire n10240_o;
  wire [25:0] n10241_o;
  wire [57:0] n10242_o;
  wire [57:0] n10243_o;
  wire [3:0] n10244_o;
  wire [1:0] n10245_o;
  wire [8:0] n10246_o;
  wire [2:0] n10247_o;
  wire [17:0] n10248_o;
  wire [3:0] n10249_o;
  wire [4:0] n10250_o;
  wire [31:0] n10251_o;
  wire [6:0] n10252_o;
  wire [5:0] n10253_o;
  wire [6:0] n10254_o;
  wire [6:0] n10255_o;
  wire [1:0] n10256_o;
  wire [1:0] n10257_o;
  wire [2:0] n10258_o;
  wire [2:0] n10259_o;
  wire [3:0] n10260_o;
  wire [3:0] n10261_o;
  wire [7:0] n10262_o;
  wire [17:0] n10263_o;
  wire [17:0] n10264_o;
  wire [25:0] n10265_o;
  wire [57:0] n10266_o;
  wire [57:0] n10267_o;
  wire [3:0] n10268_o;
  wire [1:0] n10269_o;
  wire [8:0] n10270_o;
  wire [24:0] n10271_o;
  wire [7:0] n10272_o;
  wire [3:0] n10273_o;
  wire [4:0] n10274_o;
  wire [31:0] n10275_o;
  wire n10276_o;
  wire n10277_o;
  wire [7:0] n10278_o;
  wire [7:0] n10279_o;
  wire [2:0] n10280_o;
  wire [2:0] n10281_o;
  wire [2:0] n10282_o;
  wire [3:0] n10283_o;
  wire [3:0] n10284_o;
  wire [17:0] n10285_o;
  wire [7:0] n10286_o;
  wire [17:0] n10287_o;
  wire [17:0] n10288_o;
  wire [25:0] n10289_o;
  wire [57:0] n10290_o;
  wire [57:0] n10291_o;
  wire [3:0] n10292_o;
  wire [1:0] n10293_o;
  wire [8:0] n10294_o;
  wire [24:0] n10295_o;
  wire [3:0] n10296_o;
  wire [3:0] n10297_o;
  wire [4:0] n10298_o;
  wire [31:0] n10299_o;
  wire [4:0] n10300_o;
  wire [3:0] n10301_o;
  wire [4:0] n10302_o;
  wire [4:0] n10303_o;
  wire [3:0] n10304_o;
  wire [3:0] n10305_o;
  wire [2:0] n10306_o;
  wire [2:0] n10307_o;
  wire [2:0] n10308_o;
  wire [3:0] n10309_o;
  wire [3:0] n10310_o;
  wire [16:0] n10311_o;
  wire [7:0] n10312_o;
  wire [16:0] n10313_o;
  wire [16:0] n10314_o;
  wire n10315_o;
  wire n10316_o;
  wire [25:0] n10317_o;
  wire [57:0] n10318_o;
  wire [57:0] n10319_o;
  wire [3:0] n10320_o;
  wire [1:0] n10321_o;
  wire [8:0] n10322_o;
  wire [24:0] n10323_o;
  wire [4:0] n10324_o;
  wire [31:0] n10325_o;
  wire n10326_o;
  wire n10327_o;
  wire [3:0] n10328_o;
  wire [3:0] n10329_o;
  wire [3:0] n10330_o;
  wire [3:0] n10331_o;
  wire [3:0] n10332_o;
  wire [2:0] n10333_o;
  wire [2:0] n10334_o;
  wire [20:0] n10335_o;
  wire [11:0] n10336_o;
  wire [20:0] n10337_o;
  wire [20:0] n10338_o;
  wire n10339_o;
  wire n10340_o;
  wire [25:0] n10341_o;
  wire [57:0] n10342_o;
  wire [57:0] n10343_o;
  wire [3:0] n10344_o;
  wire [1:0] n10345_o;
  wire [8:0] n10346_o;
  wire [24:0] n10347_o;
  wire [16:0] n10348_o;
  wire [4:0] n10349_o;
  wire [31:0] n10350_o;
  wire [7:0] n10351_o;
  wire [8:0] n10352_o;
  wire [8:0] n10353_o;
  wire [14:0] n10354_o;
  wire [24:0] n10355_o;
  wire [24:0] n10356_o;
  wire [25:0] n10357_o;
  wire [57:0] n10358_o;
  wire [57:0] n10359_o;
  wire [3:0] n10360_o;
  wire [1:0] n10361_o;
  wire [16:0] n10362_o;
  wire [16:0] n10363_o;
  wire [4:0] n10364_o;
  wire [31:0] n10365_o;
  wire n10366_o;
  wire n10367_o;
  wire [3:0] n10368_o;
  wire [3:0] n10369_o;
  wire [1:0] n10370_o;
  wire [1:0] n10371_o;
  wire [1:0] n10372_o;
  wire [1:0] n10373_o;
  wire [1:0] n10374_o;
  wire [23:0] n10375_o;
  wire [14:0] n10376_o;
  wire [23:0] n10377_o;
  wire [23:0] n10378_o;
  wire n10379_o;
  wire n10380_o;
  wire [25:0] n10381_o;
  wire [57:0] n10382_o;
  wire [57:0] n10383_o;
  wire [3:0] n10384_o;
  wire [1:0] n10385_o;
  wire [16:0] n10386_o;
  wire [16:0] n10387_o;
  wire [8:0] n10388_o;
  wire [24:0] n10389_o;
  wire [11:0] n10390_o;
  wire [4:0] n10391_o;
  wire [31:0] n10392_o;
  wire n10393_o;
  wire n10394_o;
  wire [7:0] n10395_o;
  wire [7:0] n10396_o;
  wire [7:0] n10397_o;
  wire n10398_o;
  wire n10399_o;
  wire n10400_o;
  wire [2:0] n10401_o;
  wire [2:0] n10402_o;
  wire [2:0] n10403_o;
  wire [20:0] n10404_o;
  wire [11:0] n10405_o;
  wire [20:0] n10406_o;
  wire [20:0] n10407_o;
  wire n10408_o;
  wire n10409_o;
  wire [25:0] n10410_o;
  wire [57:0] n10411_o;
  wire [57:0] n10412_o;
  wire [3:0] n10413_o;
  wire [1:0] n10414_o;
  wire [16:0] n10415_o;
  wire [16:0] n10416_o;
  wire [34:0] n10417_o;
  wire [57:0] n10418_o;
  wire [39:0] n10419_o;
  wire [4:0] n10420_o;
  wire [4:0] n10421_o;
  wire [4:0] n10422_o;
  wire [4:0] n10423_o;
  wire [31:0] n10424_o;
  wire [31:0] n10425_o;
  wire [15:0] n10426_o;
  wire [15:0] n10427_o;
  wire [28:0] n10428_o;
  wire [28:0] n10429_o;
  wire [28:0] n10430_o;
  wire [4:0] n10431_o;
  wire [4:0] n10432_o;
  wire n10433_o;
  wire n10434_o;
  wire [7:0] n10435_o;
  wire [7:0] n10436_o;
  wire [7:0] n10437_o;
  wire [31:0] n10438_o;
  wire [31:0] n10439_o;
  wire [31:0] n10440_o;
  wire [25:0] n10441_o;
  wire [25:0] n10442_o;
  wire [25:0] n10443_o;
  wire [3:0] n10444_o;
  wire [3:0] n10445_o;
  wire [1:0] n10446_o;
  wire [16:0] n10447_o;
  wire [16:0] n10448_o;
  wire [57:0] n10449_o;
  wire [34:0] n10450_o;
  wire [65:0] n10451_o;
  wire [9:0] n10452_o;
  wire [57:0] n10453_o;
  wire [57:0] n10454_o;
  wire n10455_o;
  wire n10456_o;
  wire [34:0] n10457_o;
  wire [34:0] n10458_o;
  wire [37:0] n10459_o;
  wire [37:0] n10460_o;
  wire [37:0] n10461_o;
  wire [25:0] n10462_o;
  wire [65:0] n10463_o;
  wire [65:0] n10464_o;
  wire [9:0] n10465_o;
  wire [9:0] n10466_o;
  wire [16:0] n10467_o;
  wire [16:0] n10468_o;
  wire [2:0] n10469_o;
  wire [349:0] n10470_o;
  wire [280:0] n10471_o;
  wire [131:0] n10472_o;
  wire n10473_o;
  wire [47:0] n10474_o;
  wire [47:0] n10475_o;
  wire [47:0] n10476_o;
  wire [280:0] n10477_o;
  wire [349:0] n10478_o;
  wire n10488_o;
  wire [349:0] n10491_o;
  wire [349:0] n10497_o;
  reg [349:0] n10498_q;
  wire [53:0] n10499_o;
  wire [82:0] n10500_o;
  assign decode_o_scu = n5226_o;
  assign decode_o_simd = n5227_o;
  assign gprf_o_dat_a = n5229_o;
  assign gprf_o_dat_b = n5230_o;
  assign gprf_o_dat_d = n5231_o;
  assign vecrf_o_dat_a = n5233_o;
  assign vecrf_o_dat_b = n5234_o;
  assign vecrf_o_dat_d = n5235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign n5224_o = {decode_i_simd, decode_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:16:5  */
  assign n5226_o = n10477_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign n5227_o = n10477_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:65:3  */
  assign n5229_o = n5259_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign n5230_o = n5259_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign n5231_o = n5259_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:41:14  */
  assign n5233_o = n5284_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign n5234_o = n5284_o[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:40:14  */
  assign n5235_o = n5284_o[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:65:10  */
  assign gprf = n10499_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:66:10  */
  assign vecrf = n10500_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:68:10  */
  assign wb_dat_d = n5378_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:69:10  */
  assign wb_vec_dat_d = n5386_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:70:10  */
  assign r = n10498_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:70:13  */
  assign rin = n10478_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:21  */
  assign n5236_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:28  */
  assign n5237_o = n5236_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:77:32  */
  assign n5238_o = n5237_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:21  */
  assign n5239_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:28  */
  assign n5240_o = n5239_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:78:32  */
  assign n5241_o = n5240_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:21  */
  assign n5242_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:28  */
  assign n5243_o = n5242_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:32  */
  assign n5244_o = n5243_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:79:41  */
  assign n5245_o = n5244_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:26  */
  assign n5246_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:30  */
  assign n5247_o = n5246_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:81:39  */
  assign n5248_o = n5247_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:26  */
  assign n5249_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:30  */
  assign n5250_o = n5249_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:82:39  */
  assign n5251_o = n5250_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:98:5  */
  gprf_register_32_5 regfile_reg_gprf0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gprf_i_adr_a(n5252_o),
    .gprf_i_adr_b(n5253_o),
    .gprf_i_adr_d(n5254_o),
    .gprf_i_dat_w(n5255_o),
    .gprf_i_adr_w(n5256_o),
    .gprf_i_wre(n5257_o),
    .gprf_i_ena(n5258_o),
    .gprf_o_dat_a(regfile_reg_gprf0_gprf_o_dat_a),
    .gprf_o_dat_b(regfile_reg_gprf0_gprf_o_dat_b),
    .gprf_o_dat_d(regfile_reg_gprf0_gprf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5252_o = gprf[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5253_o = gprf[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5254_o = gprf[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5255_o = gprf[46:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5256_o = gprf[51:47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5257_o = gprf[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5258_o = gprf[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  assign n5259_o = {regfile_reg_gprf0_gprf_o_dat_d, regfile_reg_gprf0_gprf_o_dat_b, regfile_reg_gprf0_gprf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:22  */
  assign n5261_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:29  */
  assign n5262_o = n5261_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:115:34  */
  assign n5263_o = n5262_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:22  */
  assign n5264_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:29  */
  assign n5265_o = n5264_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:116:34  */
  assign n5266_o = n5265_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:22  */
  assign n5267_o = rin[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:29  */
  assign n5268_o = n5267_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:34  */
  assign n5269_o = n5268_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:117:43  */
  assign n5270_o = n5269_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:27  */
  assign n5271_o = n5224_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:32  */
  assign n5272_o = n5271_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:119:41  */
  assign n5273_o = n5272_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:27  */
  assign n5274_o = n5224_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:32  */
  assign n5275_o = n5274_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:120:41  */
  assign n5276_o = n5275_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:137:5  */
  vecrf_register_32_2_4 vregfile_reg_vecrf0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .vecrf_i_adr_a(n5277_o),
    .vecrf_i_adr_b(n5278_o),
    .vecrf_i_adr_d(n5279_o),
    .vecrf_i_dat_w(n5280_o),
    .vecrf_i_adr_w(n5281_o),
    .vecrf_i_wre(n5282_o),
    .vecrf_i_ena(n5283_o),
    .vecrf_o_dat_a(vregfile_reg_vecrf0_vecrf_o_dat_a),
    .vecrf_o_dat_b(vregfile_reg_vecrf0_vecrf_o_dat_b),
    .vecrf_o_dat_d(vregfile_reg_vecrf0_vecrf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:163:5  */
  assign n5277_o = vecrf[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:162:5  */
  assign n5278_o = vecrf[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:158:5  */
  assign n5279_o = vecrf[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:157:5  */
  assign n5280_o = vecrf[75:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:156:5  */
  assign n5281_o = vecrf[79:76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:155:5  */
  assign n5282_o = vecrf[81:80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:154:5  */
  assign n5283_o = vecrf[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:152:5  */
  assign n5284_o = {vregfile_reg_vecrf0_vecrf_o_dat_d, vregfile_reg_vecrf0_vecrf_o_dat_b, vregfile_reg_vecrf0_vecrf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:197:46  */
  assign n5310_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:197:50  */
  assign n5311_o = n5310_o[16:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:198:46  */
  assign n5314_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:198:50  */
  assign n5315_o = n5314_o[48:17];
  assign n5319_o = r[332:330];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:17  */
  assign n5320_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:21  */
  assign n5321_o = n5320_o[57:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:34  */
  assign n5322_o = n5321_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:61  */
  assign n5324_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:65  */
  assign n5325_o = n5324_o[89:58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:86  */
  assign n5326_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:90  */
  assign n5327_o = n5326_o[57:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:210:103  */
  assign n5328_o = n5327_o[2:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:21  */
  assign n5329_o = n5224_o[91:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:50  */
  assign n5334_o = n5325_o[31:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:44  */
  assign n5336_o = {24'b000000000000000000000000, n5334_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:644:11  */
  assign n5338_o = n5329_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:50  */
  assign n5339_o = n5325_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:44  */
  assign n5341_o = {24'b000000000000000000000000, n5339_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:645:11  */
  assign n5343_o = n5329_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:50  */
  assign n5344_o = n5325_o[15:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:44  */
  assign n5346_o = {24'b000000000000000000000000, n5344_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:646:11  */
  assign n5348_o = n5329_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:50  */
  assign n5349_o = n5325_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:44  */
  assign n5351_o = {24'b000000000000000000000000, n5349_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:647:11  */
  assign n5353_o = n5329_o == 2'b11;
  assign n5355_o = {n5353_o, n5348_o, n5343_o, n5338_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:643:9  */
  always @*
    case (n5355_o)
      4'b1000: n5356_o = n5351_o;
      4'b0100: n5356_o = n5346_o;
      4'b0010: n5356_o = n5341_o;
      4'b0001: n5356_o = n5336_o;
      default: n5356_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:642:7  */
  assign n5358_o = n5328_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:50  */
  assign n5359_o = n5325_o[31:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:44  */
  assign n5361_o = {16'b0000000000000000, n5359_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:652:11  */
  assign n5363_o = n5329_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:50  */
  assign n5364_o = n5325_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:44  */
  assign n5366_o = {16'b0000000000000000, n5364_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:653:11  */
  assign n5368_o = n5329_o == 2'b10;
  assign n5370_o = {n5368_o, n5363_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:651:9  */
  always @*
    case (n5370_o)
      2'b10: n5371_o = n5366_o;
      2'b01: n5371_o = n5361_o;
      default: n5371_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:650:7  */
  assign n5373_o = n5328_o == 2'b01;
  assign n5374_o = {n5373_o, n5358_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:641:5  */
  always @*
    case (n5374_o)
      2'b10: n5375_o = n5371_o;
      2'b01: n5375_o = n5356_o;
      default: n5375_o = n5325_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:212:46  */
  assign n5376_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:212:50  */
  assign n5377_o = n5376_o[121:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:209:5  */
  assign n5378_o = n5322_o ? n5375_o : n5377_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:17  */
  assign n5379_o = n5224_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:22  */
  assign n5380_o = n5379_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:35  */
  assign n5381_o = n5380_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:216:46  */
  assign n5382_o = n5224_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:216:51  */
  assign n5383_o = n5382_o[72:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:218:46  */
  assign n5384_o = n5224_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:218:51  */
  assign n5385_o = n5384_o[136:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:215:5  */
  assign n5386_o = n5381_o ? n5383_o : n5385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:226:51  */
  assign n5389_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:226:55  */
  assign n5390_o = n5389_o[54:49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:229:51  */
  assign n5394_o = n5224_o[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:229:56  */
  assign n5395_o = n5394_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:38  */
  assign n5397_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:42  */
  assign n5398_o = n5397_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5404_o = n5398_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5407_o = n5398_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5409_o = n5398_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5411_o = n5398_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5413_o = n5398_o[15:0];
  assign n5414_o = {n5413_o, n5411_o, n5409_o, n5407_o, n5404_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:48  */
  assign n5415_o = n5414_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:243:55  */
  assign n5416_o = n5415_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:38  */
  assign n5418_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:42  */
  assign n5419_o = n5418_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5425_o = n5419_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5428_o = n5419_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5430_o = n5419_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5432_o = n5419_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5434_o = n5419_o[15:0];
  assign n5435_o = {n5434_o, n5432_o, n5430_o, n5428_o, n5425_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:48  */
  assign n5436_o = n5435_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:244:55  */
  assign n5437_o = n5436_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:35  */
  assign n5461_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:39  */
  assign n5462_o = n5461_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5468_o = n5462_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5471_o = n5462_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5473_o = n5462_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5475_o = n5462_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5477_o = n5462_o[15:0];
  assign n5478_o = {n5477_o, n5475_o, n5473_o, n5471_o, n5468_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:45  */
  assign n5479_o = n5478_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5495_o = n5479_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5496_o = 1'b1 & n5495_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5499_o = n5496_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:248:34  */
  assign n5501_o = n5224_o[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5517_o = n5501_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5518_o = 1'b1 & n5517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5521_o = n5518_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:63  */
  assign n5522_o = n5499_o & n5521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:249:34  */
  assign n5524_o = n5224_o[26:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5540_o = n5524_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5541_o = 1'b1 & n5540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5544_o = n5541_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:248:70  */
  assign n5545_o = n5522_o & n5544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:39  */
  assign n5547_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:43  */
  assign n5548_o = n5547_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5554_o = n5548_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5557_o = n5548_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5559_o = n5548_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5561_o = n5548_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5563_o = n5548_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5565_o = n5548_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5567_o = n5548_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5569_o = n5548_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5572_o = n5548_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5573_o = n5548_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5575_o = n5548_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5577_o = n5548_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5578_o = n5548_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5579_o = {n5577_o, n5578_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5580_o = n5548_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5581_o = {n5579_o, n5580_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5584_o = n5548_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5585_o = n5548_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5587_o = n5548_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5589_o = n5548_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5591_o = n5548_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5592_o = n5548_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5593_o = {n5591_o, n5592_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5595_o = n5548_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5597_o = n5548_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5599_o = n5548_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5601_o = n5548_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5602_o = n5548_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5603_o = {n5601_o, n5602_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5605_o = n5548_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5606_o = n5548_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5607_o = {n5605_o, n5606_o};
  assign n5609_o = n5555_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5610_o = n5548_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5611_o = n5548_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5612_o = {n5610_o, n5611_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5613_o = n5548_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5614_o = {n5612_o, n5613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5616_o = n5548_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5618_o = n5548_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5620_o = n5548_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5622_o = n5548_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5623_o = n5548_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5624_o = {n5622_o, n5623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5626_o = n5548_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5627_o = n5548_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5628_o = {n5626_o, n5627_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5630_o = n5548_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5631_o = n5548_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5632_o = {n5630_o, n5631_o};
  assign n5633_o = {n5632_o, n5628_o, n5624_o, n5620_o, n5618_o, n5616_o, n5614_o, n5607_o, n5609_o, n5603_o, n5599_o, n5597_o, n5595_o, n5593_o, n5589_o, n5587_o, n5585_o, n5581_o, n5584_o, n5575_o, n5573_o, n5569_o, n5572_o, n5567_o, n5565_o, n5563_o, n5561_o, n5559_o, n5557_o, n5554_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:49  */
  assign n5634_o = n5633_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:250:56  */
  assign n5635_o = n5634_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:38  */
  assign n5638_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:42  */
  assign n5639_o = n5638_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n5645_o = n5639_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n5648_o = n5639_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n5650_o = n5639_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n5652_o = n5639_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n5654_o = n5639_o[15:0];
  assign n5655_o = {n5654_o, n5652_o, n5650_o, n5648_o, n5645_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:48  */
  assign n5656_o = n5655_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5672_o = n5656_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5673_o = 1'b1 & n5672_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5676_o = n5673_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:252:37  */
  assign n5678_o = n5224_o[42:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n5694_o = n5678_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n5695_o = 1'b1 & n5694_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n5698_o = n5695_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:66  */
  assign n5699_o = n5676_o & n5698_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:39  */
  assign n5701_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:43  */
  assign n5702_o = n5701_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5708_o = n5702_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5711_o = n5702_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5713_o = n5702_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5715_o = n5702_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5717_o = n5702_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5719_o = n5702_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5721_o = n5702_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5723_o = n5702_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5726_o = n5702_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5727_o = n5702_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5729_o = n5702_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5731_o = n5702_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5732_o = n5702_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5733_o = {n5731_o, n5732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5734_o = n5702_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5735_o = {n5733_o, n5734_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5738_o = n5702_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5739_o = n5702_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5741_o = n5702_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5743_o = n5702_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5745_o = n5702_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5746_o = n5702_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5747_o = {n5745_o, n5746_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5749_o = n5702_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5751_o = n5702_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5753_o = n5702_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5755_o = n5702_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5756_o = n5702_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5757_o = {n5755_o, n5756_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5759_o = n5702_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5760_o = n5702_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5761_o = {n5759_o, n5760_o};
  assign n5763_o = n5709_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5764_o = n5702_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5765_o = n5702_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5766_o = {n5764_o, n5765_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5767_o = n5702_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5768_o = {n5766_o, n5767_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5770_o = n5702_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5772_o = n5702_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5774_o = n5702_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5776_o = n5702_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5777_o = n5702_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5778_o = {n5776_o, n5777_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5780_o = n5702_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5781_o = n5702_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5782_o = {n5780_o, n5781_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5784_o = n5702_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5785_o = n5702_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5786_o = {n5784_o, n5785_o};
  assign n5787_o = {n5786_o, n5782_o, n5778_o, n5774_o, n5772_o, n5770_o, n5768_o, n5761_o, n5763_o, n5757_o, n5753_o, n5751_o, n5749_o, n5747_o, n5743_o, n5741_o, n5739_o, n5735_o, n5738_o, n5729_o, n5727_o, n5723_o, n5726_o, n5721_o, n5719_o, n5717_o, n5715_o, n5713_o, n5711_o, n5708_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:49  */
  assign n5788_o = n5787_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:253:56  */
  assign n5789_o = n5788_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:251:5  */
  assign n5790_o = n5699_o ? n5789_o : n5416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:247:5  */
  assign n5791_o = n5545_o ? n5635_o : n5790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:39  */
  assign n5793_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:43  */
  assign n5794_o = n5793_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5800_o = n5794_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5803_o = n5794_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5805_o = n5794_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5807_o = n5794_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5809_o = n5794_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5811_o = n5794_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5813_o = n5794_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5815_o = n5794_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5818_o = n5794_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5819_o = n5794_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5821_o = n5794_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5823_o = n5794_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5824_o = n5794_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5825_o = {n5823_o, n5824_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5826_o = n5794_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5827_o = {n5825_o, n5826_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5830_o = n5794_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5831_o = n5794_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5833_o = n5794_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5835_o = n5794_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5837_o = n5794_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5838_o = n5794_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5839_o = {n5837_o, n5838_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5841_o = n5794_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5843_o = n5794_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5845_o = n5794_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5847_o = n5794_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5848_o = n5794_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5849_o = {n5847_o, n5848_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5851_o = n5794_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5852_o = n5794_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5853_o = {n5851_o, n5852_o};
  assign n5855_o = n5801_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5856_o = n5794_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5857_o = n5794_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5858_o = {n5856_o, n5857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5859_o = n5794_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5860_o = {n5858_o, n5859_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5862_o = n5794_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5864_o = n5794_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5866_o = n5794_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5868_o = n5794_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5869_o = n5794_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5870_o = {n5868_o, n5869_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5872_o = n5794_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5873_o = n5794_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5874_o = {n5872_o, n5873_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5876_o = n5794_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5877_o = n5794_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5878_o = {n5876_o, n5877_o};
  assign n5879_o = {n5878_o, n5874_o, n5870_o, n5866_o, n5864_o, n5862_o, n5860_o, n5853_o, n5855_o, n5849_o, n5845_o, n5843_o, n5841_o, n5839_o, n5835_o, n5833_o, n5831_o, n5827_o, n5830_o, n5821_o, n5819_o, n5815_o, n5818_o, n5813_o, n5811_o, n5809_o, n5807_o, n5805_o, n5803_o, n5800_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:49  */
  assign n5880_o = n5879_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:256:56  */
  assign n5881_o = n5880_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:39  */
  assign n5883_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:43  */
  assign n5884_o = n5883_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5890_o = n5884_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5893_o = n5884_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5895_o = n5884_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5897_o = n5884_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5899_o = n5884_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5901_o = n5884_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5903_o = n5884_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5905_o = n5884_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5908_o = n5884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5909_o = n5884_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n5911_o = n5884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n5913_o = n5884_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n5914_o = n5884_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n5915_o = {n5913_o, n5914_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n5916_o = n5884_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n5917_o = {n5915_o, n5916_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n5920_o = n5884_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n5921_o = n5884_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n5923_o = n5884_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n5925_o = n5884_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n5927_o = n5884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n5928_o = n5884_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n5929_o = {n5927_o, n5928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n5931_o = n5884_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n5933_o = n5884_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n5935_o = n5884_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n5937_o = n5884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n5938_o = n5884_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n5939_o = {n5937_o, n5938_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n5941_o = n5884_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n5942_o = n5884_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n5943_o = {n5941_o, n5942_o};
  assign n5945_o = n5891_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n5946_o = n5884_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n5947_o = n5884_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n5948_o = {n5946_o, n5947_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n5949_o = n5884_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n5950_o = {n5948_o, n5949_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n5952_o = n5884_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n5954_o = n5884_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n5956_o = n5884_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n5958_o = n5884_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n5959_o = n5884_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n5960_o = {n5958_o, n5959_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n5962_o = n5884_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n5963_o = n5884_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n5964_o = {n5962_o, n5963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n5966_o = n5884_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n5967_o = n5884_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n5968_o = {n5966_o, n5967_o};
  assign n5969_o = {n5968_o, n5964_o, n5960_o, n5956_o, n5954_o, n5952_o, n5950_o, n5943_o, n5945_o, n5939_o, n5935_o, n5933_o, n5931_o, n5929_o, n5925_o, n5923_o, n5921_o, n5917_o, n5920_o, n5911_o, n5909_o, n5905_o, n5908_o, n5903_o, n5901_o, n5899_o, n5897_o, n5895_o, n5893_o, n5890_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:49  */
  assign n5970_o = n5969_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:257:56  */
  assign n5971_o = n5970_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:39  */
  assign n5973_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:43  */
  assign n5974_o = n5973_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n5980_o = n5974_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n5983_o = n5974_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n5985_o = n5974_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n5987_o = n5974_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n5989_o = n5974_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n5991_o = n5974_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n5993_o = n5974_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n5995_o = n5974_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n5998_o = n5974_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n5999_o = n5974_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6001_o = n5974_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6003_o = n5974_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6004_o = n5974_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6005_o = {n6003_o, n6004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6006_o = n5974_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6007_o = {n6005_o, n6006_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6010_o = n5974_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6011_o = n5974_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6013_o = n5974_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6015_o = n5974_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6017_o = n5974_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6018_o = n5974_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6019_o = {n6017_o, n6018_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6021_o = n5974_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6023_o = n5974_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6025_o = n5974_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6027_o = n5974_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6028_o = n5974_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6029_o = {n6027_o, n6028_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6031_o = n5974_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6032_o = n5974_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6033_o = {n6031_o, n6032_o};
  assign n6035_o = n5981_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6036_o = n5974_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6037_o = n5974_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6038_o = {n6036_o, n6037_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6039_o = n5974_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6040_o = {n6038_o, n6039_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6042_o = n5974_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6044_o = n5974_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6046_o = n5974_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6048_o = n5974_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6049_o = n5974_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6050_o = {n6048_o, n6049_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6052_o = n5974_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6053_o = n5974_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6054_o = {n6052_o, n6053_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6056_o = n5974_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6057_o = n5974_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6058_o = {n6056_o, n6057_o};
  assign n6059_o = {n6058_o, n6054_o, n6050_o, n6046_o, n6044_o, n6042_o, n6040_o, n6033_o, n6035_o, n6029_o, n6025_o, n6023_o, n6021_o, n6019_o, n6015_o, n6013_o, n6011_o, n6007_o, n6010_o, n6001_o, n5999_o, n5995_o, n5998_o, n5993_o, n5991_o, n5989_o, n5987_o, n5985_o, n5983_o, n5980_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:49  */
  assign n6060_o = n6059_o[90:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:258:56  */
  assign n6061_o = n6060_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:22  */
  assign n6062_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:26  */
  assign n6063_o = n6062_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:9  */
  assign n6064_o = ~n6063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:41  */
  assign n6065_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:48  */
  assign n6066_o = n6065_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:52  */
  assign n6067_o = n6066_o[87:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:61  */
  assign n6068_o = n6067_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:35  */
  assign n6069_o = n6064_o & n6068_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:92  */
  assign n6071_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:99  */
  assign n6072_o = n6071_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:103  */
  assign n6073_o = n6072_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:112  */
  assign n6074_o = n6073_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6088_o = n5791_o == n6074_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6089_o = 1'b1 & n6088_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6092_o = n6089_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:139  */
  assign n6094_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:146  */
  assign n6095_o = n6094_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:150  */
  assign n6096_o = n6095_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:159  */
  assign n6097_o = n6096_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6111_o = n5437_o == n6097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6112_o = 1'b1 & n6111_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6115_o = n6112_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:119  */
  assign n6116_o = n6092_o | n6115_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:70  */
  assign n6117_o = n6069_o & n6116_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:25  */
  assign n6119_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:29  */
  assign n6120_o = n6119_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:12  */
  assign n6121_o = ~n6120_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:44  */
  assign n6122_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:51  */
  assign n6123_o = n6122_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:56  */
  assign n6124_o = n6123_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:65  */
  assign n6125_o = n6124_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:38  */
  assign n6126_o = n6121_o & n6125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:46  */
  assign n6128_o = n5881_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:75  */
  assign n6129_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:82  */
  assign n6130_o = n6129_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:87  */
  assign n6131_o = n6130_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:96  */
  assign n6132_o = n6131_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6146_o = n6128_o == n6132_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6147_o = 1'b1 & n6146_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6150_o = n6147_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:25  */
  assign n6152_o = 1'b1 & n6150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:46  */
  assign n6154_o = n5971_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:75  */
  assign n6155_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:82  */
  assign n6156_o = n6155_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:87  */
  assign n6157_o = n6156_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:96  */
  assign n6158_o = n6157_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6172_o = n6154_o == n6158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6173_o = 1'b1 & n6172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6176_o = n6173_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:276:25  */
  assign n6178_o = 1'b1 & n6176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:275:104  */
  assign n6179_o = n6152_o | n6178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:74  */
  assign n6180_o = n6126_o & n6179_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:25  */
  assign n6182_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:29  */
  assign n6183_o = n6182_o[122];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:12  */
  assign n6184_o = ~n6183_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:44  */
  assign n6185_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:51  */
  assign n6186_o = n6185_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:56  */
  assign n6187_o = n6186_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:65  */
  assign n6188_o = n6187_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:38  */
  assign n6189_o = n6184_o & n6188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:74  */
  assign n6191_o = n6189_o & 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:112  */
  assign n6193_o = n6061_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:141  */
  assign n6194_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:148  */
  assign n6195_o = n6194_o[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:153  */
  assign n6196_o = n6195_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:162  */
  assign n6197_o = n6196_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n6211_o = n6193_o == n6197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n6212_o = 1'b1 & n6211_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n6215_o = n6212_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:91  */
  assign n6216_o = n6191_o & n6215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:13  */
  assign n6218_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:20  */
  assign n6219_o = n6218_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:24  */
  assign n6220_o = n6219_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:289:34  */
  assign n6221_o = r[296:281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:290:34  */
  assign n6222_o = r[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:13  */
  assign n6224_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:20  */
  assign n6225_o = n6224_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:24  */
  assign n6226_o = n6225_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:293:34  */
  assign n6227_o = r[296:281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:294:34  */
  assign n6228_o = r[328:297];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:297:41  */
  assign n6230_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:297:45  */
  assign n6231_o = n6230_o[16:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:298:41  */
  assign n6232_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:298:45  */
  assign n6233_o = n6232_o[48:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n6235_o = n6226_o ? 1'b0 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n6236_o = n6226_o ? n6228_o : n6233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:292:5  */
  assign n6237_o = n6226_o ? n6227_o : n6231_o;
  assign n6238_o = r[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6239_o = n6220_o ? n6238_o : n6235_o;
  assign n6240_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6241_o = n6220_o ? 1'b0 : n6240_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6242_o = n6220_o ? n6222_o : n6236_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:288:5  */
  assign n6243_o = n6220_o ? n6221_o : n6237_o;
  assign n6244_o = {n6241_o, n6239_o};
  assign n6245_o = n6244_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6246_o = n6216_o ? 1'b1 : n6245_o;
  assign n6247_o = n6244_o[1];
  assign n6248_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6249_o = n6216_o ? n6248_o : n6247_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6251_o = n6216_o ? 32'b00000000000000000000000000000000 : n6242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:284:5  */
  assign n6253_o = n6216_o ? 16'b0000000000000000 : n6243_o;
  assign n6254_o = {n6249_o, n6246_o};
  assign n6255_o = n6254_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6256_o = n6180_o ? 1'b1 : n6255_o;
  assign n6257_o = n6254_o[1];
  assign n6258_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6259_o = n6180_o ? n6258_o : n6257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6261_o = n6180_o ? 32'b00000000000000000000000000000000 : n6251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:274:5  */
  assign n6263_o = n6180_o ? 16'b0000000000000000 : n6253_o;
  assign n6264_o = {n6259_o, n6256_o};
  assign n6265_o = n6264_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6266_o = n6117_o ? 1'b1 : n6265_o;
  assign n6267_o = n6264_o[1];
  assign n6268_o = r[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6269_o = n6117_o ? n6268_o : n6267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6274_o = n6117_o ? 32'b00000000000000000000000000000000 : n6261_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:270:5  */
  assign n6276_o = n6117_o ? 16'b0000000000000000 : n6263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6284_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6287_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6289_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6291_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6293_o = n6274_o[15:0];
  assign n6294_o = {n6293_o, n6291_o, n6289_o, n6287_o, n6284_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:306:62  */
  assign n6295_o = n6294_o[10:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:306:69  */
  assign n6296_o = n6295_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6305_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6308_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6310_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6312_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6314_o = n6274_o[15:0];
  assign n6315_o = {n6314_o, n6312_o, n6310_o, n6308_o, n6305_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:307:62  */
  assign n6316_o = n6315_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:307:69  */
  assign n6317_o = n6316_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6325_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6328_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6330_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6332_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6334_o = n6274_o[15:0];
  assign n6335_o = {n6334_o, n6332_o, n6330_o, n6328_o, n6325_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:308:62  */
  assign n6336_o = n6335_o[20:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:308:69  */
  assign n6337_o = n6336_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:310:10  */
  assign n6339_o = r[349];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:42  */
  assign n6340_o = r[348:333];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6347_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6350_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6352_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6354_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6356_o = n6274_o[15:0];
  assign n6357_o = {n6356_o, n6354_o, n6352_o, n6350_o, n6347_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:76  */
  assign n6358_o = n6357_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:311:52  */
  assign n6359_o = {n6340_o, n6358_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6366_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6369_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6371_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6373_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6375_o = n6274_o[15:0];
  assign n6376_o = {n6375_o, n6373_o, n6371_o, n6369_o, n6366_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:313:94  */
  assign n6377_o = n6376_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:313:58  */
  assign n6378_o = {{16{n6377_o[15]}}, n6377_o}; // sext
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:310:5  */
  assign n6379_o = n6339_o ? n6359_o : n6378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n6390_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n6393_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n6395_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n6397_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n6399_o = n6274_o[15:0];
  assign n6400_o = {n6399_o, n6397_o, n6395_o, n6393_o, n6390_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:320:62  */
  assign n6401_o = n6400_o[5:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6408_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6411_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6413_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6415_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6417_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6419_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6421_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6423_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6426_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6427_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6429_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6431_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6432_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6433_o = {n6431_o, n6432_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6434_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6435_o = {n6433_o, n6434_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6438_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6439_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6441_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6443_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6445_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6446_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6447_o = {n6445_o, n6446_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6449_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6451_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6453_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6455_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6456_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6457_o = {n6455_o, n6456_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6459_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6460_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6461_o = {n6459_o, n6460_o};
  assign n6463_o = n6409_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6464_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6465_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6466_o = {n6464_o, n6465_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6467_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6468_o = {n6466_o, n6467_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6470_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6472_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6474_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6476_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6477_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6478_o = {n6476_o, n6477_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6480_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6481_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6482_o = {n6480_o, n6481_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6484_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6485_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6486_o = {n6484_o, n6485_o};
  assign n6487_o = {n6486_o, n6482_o, n6478_o, n6474_o, n6472_o, n6470_o, n6468_o, n6461_o, n6463_o, n6457_o, n6453_o, n6451_o, n6449_o, n6447_o, n6443_o, n6441_o, n6439_o, n6435_o, n6438_o, n6429_o, n6427_o, n6423_o, n6426_o, n6421_o, n6419_o, n6417_o, n6415_o, n6413_o, n6411_o, n6408_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:325:76  */
  assign n6488_o = n6487_o[90:87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6497_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6500_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6502_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6504_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6506_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6508_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6510_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6512_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6515_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6516_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6518_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6520_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6521_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6522_o = {n6520_o, n6521_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6523_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6524_o = {n6522_o, n6523_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6527_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6528_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6530_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6532_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6534_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6535_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6536_o = {n6534_o, n6535_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6538_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6540_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6542_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6544_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6545_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6546_o = {n6544_o, n6545_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6548_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6549_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6550_o = {n6548_o, n6549_o};
  assign n6552_o = n6498_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6553_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6554_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6555_o = {n6553_o, n6554_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6556_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6557_o = {n6555_o, n6556_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6559_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6561_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6563_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6565_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6566_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6567_o = {n6565_o, n6566_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6569_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6570_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6571_o = {n6569_o, n6570_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6573_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6574_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6575_o = {n6573_o, n6574_o};
  assign n6576_o = {n6575_o, n6571_o, n6567_o, n6563_o, n6561_o, n6559_o, n6557_o, n6550_o, n6552_o, n6546_o, n6542_o, n6540_o, n6538_o, n6536_o, n6532_o, n6530_o, n6528_o, n6524_o, n6527_o, n6518_o, n6516_o, n6512_o, n6515_o, n6510_o, n6508_o, n6506_o, n6504_o, n6502_o, n6500_o, n6497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:326:76  */
  assign n6577_o = n6576_o[95:92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6585_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6588_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6590_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6592_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6594_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6596_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6598_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6600_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6603_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6604_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6606_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6608_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6609_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6610_o = {n6608_o, n6609_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6611_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6612_o = {n6610_o, n6611_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6615_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6616_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6618_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6620_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6622_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6623_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6624_o = {n6622_o, n6623_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6626_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6628_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6630_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6632_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6633_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6634_o = {n6632_o, n6633_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6636_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6637_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6638_o = {n6636_o, n6637_o};
  assign n6640_o = n6586_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6641_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6642_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6643_o = {n6641_o, n6642_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6644_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6645_o = {n6643_o, n6644_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6647_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6649_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6651_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6653_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6654_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6655_o = {n6653_o, n6654_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6657_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6658_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6659_o = {n6657_o, n6658_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6661_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6662_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6663_o = {n6661_o, n6662_o};
  assign n6664_o = {n6663_o, n6659_o, n6655_o, n6651_o, n6649_o, n6647_o, n6645_o, n6638_o, n6640_o, n6634_o, n6630_o, n6628_o, n6626_o, n6624_o, n6620_o, n6618_o, n6616_o, n6612_o, n6615_o, n6606_o, n6604_o, n6600_o, n6603_o, n6598_o, n6596_o, n6594_o, n6592_o, n6590_o, n6588_o, n6585_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:327:76  */
  assign n6665_o = n6664_o[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6673_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6676_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6678_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6680_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6682_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6684_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6686_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6688_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6691_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6692_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6694_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6696_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6697_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6698_o = {n6696_o, n6697_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6699_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6700_o = {n6698_o, n6699_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6703_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6704_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6706_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6708_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6710_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6711_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6712_o = {n6710_o, n6711_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6714_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6716_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6718_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6720_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6721_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6722_o = {n6720_o, n6721_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6724_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6725_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6726_o = {n6724_o, n6725_o};
  assign n6728_o = n6674_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6729_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6730_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6731_o = {n6729_o, n6730_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6732_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6733_o = {n6731_o, n6732_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6735_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6737_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6739_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6741_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6742_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6743_o = {n6741_o, n6742_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6745_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6746_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6747_o = {n6745_o, n6746_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6749_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6750_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6751_o = {n6749_o, n6750_o};
  assign n6752_o = {n6751_o, n6747_o, n6743_o, n6739_o, n6737_o, n6735_o, n6733_o, n6726_o, n6728_o, n6722_o, n6718_o, n6716_o, n6714_o, n6712_o, n6708_o, n6706_o, n6704_o, n6700_o, n6703_o, n6694_o, n6692_o, n6688_o, n6691_o, n6686_o, n6684_o, n6682_o, n6680_o, n6678_o, n6676_o, n6673_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:329:76  */
  assign n6753_o = n6752_o[91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6760_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6763_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6765_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6767_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6769_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6771_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6773_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6775_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6778_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6779_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6781_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6783_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6784_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6785_o = {n6783_o, n6784_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6786_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6787_o = {n6785_o, n6786_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6790_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6791_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6793_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6795_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6797_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6798_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6799_o = {n6797_o, n6798_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6801_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6803_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6805_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6807_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6808_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6809_o = {n6807_o, n6808_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6811_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6812_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6813_o = {n6811_o, n6812_o};
  assign n6815_o = n6761_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6816_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6817_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6818_o = {n6816_o, n6817_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6819_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6820_o = {n6818_o, n6819_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6822_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6824_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6826_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6828_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6829_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6830_o = {n6828_o, n6829_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6832_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6833_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6834_o = {n6832_o, n6833_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6836_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6837_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6838_o = {n6836_o, n6837_o};
  assign n6839_o = {n6838_o, n6834_o, n6830_o, n6826_o, n6824_o, n6822_o, n6820_o, n6813_o, n6815_o, n6809_o, n6805_o, n6803_o, n6801_o, n6799_o, n6795_o, n6793_o, n6791_o, n6787_o, n6790_o, n6781_o, n6779_o, n6775_o, n6778_o, n6773_o, n6771_o, n6769_o, n6767_o, n6765_o, n6763_o, n6760_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:330:76  */
  assign n6840_o = n6839_o[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6847_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6850_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6852_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6854_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6856_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6858_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6860_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6862_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6865_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6866_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6868_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6870_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6871_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6872_o = {n6870_o, n6871_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6873_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6874_o = {n6872_o, n6873_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6877_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6878_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6880_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6882_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6884_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6885_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6886_o = {n6884_o, n6885_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6888_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6890_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6892_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6894_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6895_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6896_o = {n6894_o, n6895_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6898_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6899_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6900_o = {n6898_o, n6899_o};
  assign n6902_o = n6848_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6903_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6904_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6905_o = {n6903_o, n6904_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6906_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6907_o = {n6905_o, n6906_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n6909_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n6911_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n6913_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n6915_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n6916_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n6917_o = {n6915_o, n6916_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n6919_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n6920_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n6921_o = {n6919_o, n6920_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n6923_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n6924_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n6925_o = {n6923_o, n6924_o};
  assign n6926_o = {n6925_o, n6921_o, n6917_o, n6913_o, n6911_o, n6909_o, n6907_o, n6900_o, n6902_o, n6896_o, n6892_o, n6890_o, n6888_o, n6886_o, n6882_o, n6880_o, n6878_o, n6874_o, n6877_o, n6868_o, n6866_o, n6862_o, n6865_o, n6860_o, n6858_o, n6856_o, n6854_o, n6852_o, n6850_o, n6847_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:331:76  */
  assign n6927_o = n6926_o[86];
  assign n6930_o = r[171:140];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n6939_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n6942_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n6944_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n6946_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n6948_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n6950_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n6952_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n6954_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n6957_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n6958_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n6960_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n6962_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n6963_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n6964_o = {n6962_o, n6963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n6965_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n6966_o = {n6964_o, n6965_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n6969_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n6970_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n6972_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n6974_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n6976_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n6977_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n6978_o = {n6976_o, n6977_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n6980_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n6982_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n6984_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n6986_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n6987_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n6988_o = {n6986_o, n6987_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n6990_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n6991_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n6992_o = {n6990_o, n6991_o};
  assign n6994_o = n6940_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n6995_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n6996_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n6997_o = {n6995_o, n6996_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n6998_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n6999_o = {n6997_o, n6998_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n7001_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n7003_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n7005_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n7007_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n7008_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n7009_o = {n7007_o, n7008_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n7011_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n7012_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n7013_o = {n7011_o, n7012_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n7015_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n7016_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n7017_o = {n7015_o, n7016_o};
  assign n7018_o = {n7017_o, n7013_o, n7009_o, n7005_o, n7003_o, n7001_o, n6999_o, n6992_o, n6994_o, n6988_o, n6984_o, n6982_o, n6980_o, n6978_o, n6974_o, n6972_o, n6970_o, n6966_o, n6969_o, n6960_o, n6958_o, n6954_o, n6957_o, n6952_o, n6950_o, n6948_o, n6946_o, n6944_o, n6942_o, n6939_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:337:64  */
  assign n7019_o = n7018_o[85:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:10  */
  assign n7020_o = r[329];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:16  */
  assign n7021_o = ~n7020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:20  */
  assign n7023_o = n5224_o[122:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:24  */
  assign n7024_o = n7023_o[122];
  assign n7025_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:44  */
  assign n7026_o = n7025_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:51  */
  assign n7027_o = n7026_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:55  */
  assign n7028_o = n7027_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:39  */
  assign n7029_o = n7024_o | n7028_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:25  */
  assign n7040_o = n6401_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7059_o = n7040_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7062_o = n7059_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7064_o = 1'b1 ? n7062_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:233:12  */
  assign n7065_o = ~n7064_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:382:16  */
  assign n7067_o = n6401_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:382:7  */
  assign n7070_o = n7067_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:389:16  */
  assign n7071_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:389:7  */
  assign n7074_o = n7071_o ? 2'b10 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7091_o = n6401_o == 6'b000101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7092_o = 1'b1 & n7091_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7095_o = n7092_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:52  */
  assign n7096_o = n6274_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:37  */
  assign n7097_o = n7095_o & n7096_o;
  assign n7099_o = n6380_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:395:7  */
  assign n7100_o = n7097_o ? 1'b1 : n7099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:400:18  */
  assign n7101_o = n6401_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:401:9  */
  assign n7104_o = n7101_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:402:9  */
  assign n7107_o = n7101_o == 2'b01;
  assign n7109_o = {n7107_o, n7104_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:400:7  */
  always @*
    case (n7109_o)
      2'b10: n7110_o = 2'b01;
      2'b01: n7110_o = 2'b00;
      default: n7110_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:407:16  */
  assign n7111_o = n6401_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:407:7  */
  assign n7114_o = n7111_o ? 1'b1 : 1'b0;
  assign n7116_o = n6380_o[23:12];
  assign n7117_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7116_o, n7114_o, n7110_o, n7100_o, n7074_o, n7070_o, 4'b0000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:58  */
  assign n7118_o = n7117_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:65  */
  assign n7119_o = n7118_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:69  */
  assign n7120_o = n7119_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:414:78  */
  assign n7121_o = n7120_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7135_o = n7121_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7138_o = n7135_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7140_o = 1'b1 ? n7138_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:26  */
  assign n7142_o = n6401_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7158_o = n7142_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7159_o = 1'b1 & n7158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7162_o = n7159_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:65  */
  assign n7164_o = n6401_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7180_o = n7164_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7181_o = 1'b1 & n7180_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7184_o = n7181_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:48  */
  assign n7185_o = n7162_o | n7184_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:421:18  */
  assign n7186_o = n6401_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:422:9  */
  assign n7189_o = n7186_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:423:9  */
  assign n7192_o = n7186_o == 2'b10;
  assign n7194_o = {n7192_o, n7189_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:421:7  */
  always @*
    case (n7194_o)
      2'b10: n7195_o = 4'b0011;
      2'b01: n7195_o = 4'b0001;
      default: n7195_o = 4'b0010;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:16  */
  assign n7196_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:44  */
  assign n7198_o = n6401_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7214_o = n7198_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7215_o = 1'b1 & n7214_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7218_o = n7215_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:26  */
  assign n7219_o = n7196_o & n7218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:429:19  */
  assign n7221_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:19  */
  assign n7223_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:23  */
  assign n7224_o = ~n7223_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:47  */
  assign n7226_o = n6401_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7242_o = n7226_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7243_o = 1'b1 & n7242_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7246_o = n7243_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:29  */
  assign n7247_o = n7224_o & n7246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:431:7  */
  assign n7250_o = n7247_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:429:7  */
  assign n7251_o = n7221_o ? 2'b10 : n7250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:427:7  */
  assign n7252_o = n7219_o ? 2'b11 : n7251_o;
  assign n7254_o = n6380_o[5:4];
  assign n7255_o = n6380_o[23:8];
  assign n7256_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7255_o, n7252_o, n7254_o, n7195_o, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:56  */
  assign n7257_o = n7256_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:63  */
  assign n7258_o = n7257_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:67  */
  assign n7259_o = n7258_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:438:76  */
  assign n7260_o = n7259_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7274_o = n7260_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7277_o = n7274_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7279_o = 1'b1 ? n7277_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7296_o = n6401_o == 6'b101100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7297_o = 1'b1 & n7296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7300_o = n7297_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:118:31  */
  assign n7307_o = n6274_o[31:26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:119:31  */
  assign n7310_o = n6274_o[25:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:120:31  */
  assign n7312_o = n6274_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:121:31  */
  assign n7314_o = n6274_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:122:31  */
  assign n7316_o = n6274_o[15:0];
  assign n7317_o = {n7316_o, n7314_o, n7312_o, n7310_o, n7307_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:444:47  */
  assign n7318_o = n7317_o[36:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7336_o = n6401_o == 6'b100100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7337_o = 1'b1 & n7336_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7340_o = n7337_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:29  */
  assign n7342_o = n6274_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7358_o = n7342_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7359_o = 1'b1 & n7358_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7362_o = n7359_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:454:23  */
  assign n7363_o = n6274_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:454:9  */
  assign n7366_o = n7363_o ? 4'b0110 : 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:463:25  */
  assign n7369_o = n6274_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:464:11  */
  assign n7372_o = n7369_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:465:11  */
  assign n7375_o = n7369_o == 2'b01;
  assign n7377_o = {n7375_o, n7372_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:463:9  */
  always @*
    case (n7377_o)
      2'b10: n7378_o = 2'b10;
      2'b01: n7378_o = 2'b00;
      default: n7378_o = 2'b11;
    endcase
  assign n7379_o = {1'b0, n7378_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:7  */
  assign n7380_o = n7362_o ? n7366_o : 4'b0100;
  assign n7381_o = n6380_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:453:7  */
  assign n7382_o = n7362_o ? n7381_o : n7379_o;
  assign n7384_o = n6380_o[8:4];
  assign n7385_o = n6380_o[23:12];
  assign n7386_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7385_o, n7382_o, n7384_o, n7380_o, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:56  */
  assign n7387_o = n7386_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:63  */
  assign n7388_o = n7387_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:67  */
  assign n7389_o = n7388_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:471:76  */
  assign n7390_o = n7389_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7404_o = n7390_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7407_o = n7404_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7409_o = 1'b1 ? n7407_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7426_o = n6401_o == 6'b100110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7427_o = 1'b1 & n7426_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7430_o = n7427_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7447_o = n6401_o == 6'b101110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7448_o = 1'b1 & n7447_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7451_o = n7448_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:38  */
  assign n7452_o = n7430_o | n7451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:479:16  */
  assign n7454_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:479:7  */
  assign n7457_o = n7454_o ? 2'b10 : 2'b00;
  assign n7458_o = n6380_o[5:0];
  assign n7459_o = n6380_o[11:8];
  assign n7460_o = n6380_o[23:15];
  assign n7461_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7460_o, 3'b001, n7459_o, n7457_o, n7458_o, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:486:28  */
  assign n7462_o = n7461_o[2];
  assign n7464_o = n6380_o[5:0];
  assign n7465_o = n6380_o[11:8];
  assign n7466_o = n6380_o[23:15];
  assign n7467_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7466_o, 3'b001, n7465_o, n7457_o, n7464_o, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:58  */
  assign n7468_o = n7467_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:65  */
  assign n7469_o = n7468_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:69  */
  assign n7470_o = n7469_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:488:78  */
  assign n7471_o = n7470_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7485_o = n7471_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7488_o = n7485_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7490_o = 1'b1 ? n7488_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:486:7  */
  assign n7491_o = n7462_o ? n7490_o : 1'b0;
  assign n7492_o = n6380_o[5:0];
  assign n7493_o = n6380_o[11:8];
  assign n7494_o = n6380_o[23:15];
  assign n7495_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, n7491_o, n6296_o, 4'b0000, n7494_o, 3'b001, n7493_o, n7457_o, n7492_o, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:491:28  */
  assign n7496_o = n7495_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:491:7  */
  assign n7499_o = n7496_o ? 2'b11 : 2'b10;
  assign n7500_o = n6380_o[3:0];
  assign n7501_o = n6380_o[11:8];
  assign n7502_o = n6380_o[23:15];
  assign n7503_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, n7491_o, n6296_o, 4'b0000, n7502_o, 3'b001, n7501_o, n7457_o, n7499_o, n7500_o, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:502:55  */
  assign n7504_o = n7503_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7521_o = n6401_o == 6'b100111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7522_o = 1'b1 & n7521_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7525_o = n7522_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7542_o = n6401_o == 6'b101111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7543_o = 1'b1 & n7542_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7546_o = n7543_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:38  */
  assign n7547_o = n7525_o | n7546_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:511:16  */
  assign n7550_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:511:7  */
  assign n7553_o = n7550_o ? 2'b10 : 2'b00;
  assign n7554_o = n6380_o[23:8];
  assign n7555_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7554_o, n7553_o, 2'b10, 4'b0000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:517:39  */
  assign n7556_o = n7555_o[90:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:518:9  */
  assign n7559_o = n7556_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:519:9  */
  assign n7562_o = n7556_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:520:9  */
  assign n7565_o = n7556_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:521:9  */
  assign n7568_o = n7556_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:522:9  */
  assign n7571_o = n7556_o == 3'b100;
  assign n7573_o = {n7571_o, n7568_o, n7565_o, n7562_o, n7559_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:517:7  */
  always @*
    case (n7573_o)
      5'b10000: n7574_o = 3'b110;
      5'b01000: n7574_o = 3'b101;
      5'b00100: n7574_o = 3'b100;
      5'b00010: n7574_o = 3'b011;
      5'b00001: n7574_o = 3'b010;
      default: n7574_o = 3'b111;
    endcase
  assign n7575_o = n6380_o[11:8];
  assign n7576_o = n6380_o[23:15];
  assign n7577_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7576_o, n7574_o, n7575_o, n7553_o, 2'b10, 4'b0000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:531:64  */
  assign n7578_o = n7577_o[92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7595_o = n6401_o == 6'b101101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7596_o = 1'b1 & n7595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7599_o = n7596_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:25  */
  assign n7604_o = n6401_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7620_o = n7604_o == 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7621_o = 1'b1 & n7620_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7624_o = n7621_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:555:16  */
  assign n7627_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:555:7  */
  assign n7630_o = n7627_o ? 2'b10 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:16  */
  assign n7632_o = n6401_o[2];
  assign n7639_o = n6380_o[8];
  assign n7640_o = n6380_o[23:11];
  assign n7641_o = n6382_o[3:2];
  assign n7642_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, n7641_o, 1'b1, 1'b0, n7640_o, 2'b00, n7639_o, n7630_o, 2'b00, 4'b0000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:58  */
  assign n7643_o = n7642_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:65  */
  assign n7644_o = n7643_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:69  */
  assign n7645_o = n7644_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:572:78  */
  assign n7646_o = n7645_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7660_o = n7646_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7663_o = n7660_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7665_o = 1'b1 ? n7663_o : 1'b0;
  assign n7666_o = {1'b1, 1'b0};
  assign n7667_o = {1'b0, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:7  */
  assign n7668_o = n7632_o ? n7667_o : n7666_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:563:7  */
  assign n7669_o = n7632_o ? 1'b0 : n7665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:575:18  */
  assign n7670_o = n6401_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:576:9  */
  assign n7673_o = n7670_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:577:9  */
  assign n7676_o = n7670_o == 2'b01;
  assign n7678_o = {n7676_o, n7673_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:575:7  */
  always @*
    case (n7678_o)
      2'b10: n7679_o = 2'b01;
      2'b01: n7679_o = 2'b10;
      default: n7679_o = 2'b00;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7696_o = n6401_o == 6'b010000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7697_o = 1'b1 & n7696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7700_o = n7697_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7717_o = n6401_o == 6'b011000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7718_o = 1'b1 & n7717_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7721_o = n7718_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:62  */
  assign n7722_o = n7700_o | n7721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:31  */
  assign n7724_o = 1'b1 & n7722_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:587:16  */
  assign n7726_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:587:7  */
  assign n7729_o = n7726_o ? 2'b10 : 2'b00;
  assign n7731_o = n6380_o[5:4];
  assign n7732_o = n6380_o[23:8];
  assign n7733_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7732_o, n7729_o, n7731_o, 4'b0111, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:57  */
  assign n7734_o = n7733_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:64  */
  assign n7735_o = n7734_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:68  */
  assign n7736_o = n7735_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:593:77  */
  assign n7737_o = n7736_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7751_o = n7737_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7754_o = n7751_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7756_o = 1'b1 ? n7754_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7773_o = n6401_o == 6'b010001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7774_o = 1'b1 & n7773_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7777_o = n7774_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7794_o = n6401_o == 6'b011001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7795_o = 1'b1 & n7794_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7798_o = n7795_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:62  */
  assign n7799_o = n7777_o | n7798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:31  */
  assign n7801_o = 1'b1 & n7799_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:601:16  */
  assign n7803_o = n6401_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:601:7  */
  assign n7806_o = n7803_o ? 2'b10 : 2'b00;
  assign n7808_o = n6380_o[5:4];
  assign n7809_o = n6380_o[23:8];
  assign n7810_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7809_o, n7806_o, n7808_o, 4'b1000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:57  */
  assign n7811_o = n7810_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:64  */
  assign n7812_o = n7811_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:68  */
  assign n7813_o = n7812_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:607:77  */
  assign n7814_o = n7813_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7828_o = n7814_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7831_o = n7828_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7833_o = 1'b1 ? n7831_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7850_o = n6401_o == 6'b100101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7851_o = 1'b1 & n7850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7854_o = n7851_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7871_o = n6401_o == 6'b011011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7872_o = 1'b1 & n7871_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7875_o = n7872_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:28  */
  assign n7877_o = 1'b1 & n7875_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:621:60  */
  assign n7879_o = n6274_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:621:45  */
  assign n7880_o = ~n7879_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:622:56  */
  assign n7881_o = n6274_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:623:56  */
  assign n7882_o = n6274_o[2:0];
  assign n7883_o = n6380_o[15:4];
  assign n7884_o = n6380_o[23:21];
  assign n7885_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7884_o, n7881_o, n7880_o, n7882_o, n7883_o, 4'b1010, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:12  */
  assign n7886_o = n7885_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:19  */
  assign n7887_o = n7886_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:23  */
  assign n7888_o = n7887_o[83:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:31  */
  assign n7889_o = n7888_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:35  */
  assign n7890_o = n7889_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:44  */
  assign n7891_o = ~n7890_o;
  assign n7893_o = n6380_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:625:7  */
  assign n7894_o = n7891_o ? 1'b0 : n7893_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:21  */
  assign n7895_o = n6274_o[15];
  assign n7899_o = n6380_o[10:4];
  assign n7900_o = n6380_o[15:12];
  assign n7901_o = n6380_o[21];
  assign n7902_o = n6380_o[23];
  assign n7903_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, n7902_o, 1'b1, n7901_o, n7881_o, n7880_o, n7882_o, n7900_o, n7894_o, n7899_o, 4'b1010, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:59  */
  assign n7904_o = n7903_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:66  */
  assign n7905_o = n7904_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:70  */
  assign n7906_o = n7905_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:633:79  */
  assign n7907_o = n7906_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n7921_o = n7907_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n7924_o = n7921_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n7926_o = 1'b1 ? n7924_o : 1'b0;
  assign n7927_o = n6380_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n7928_o = n7895_o ? 1'b1 : n7927_o;
  assign n7929_o = n6380_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n7930_o = n7895_o ? n7929_o : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:629:7  */
  assign n7931_o = n7895_o ? 1'b0 : n7926_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:12  */
  assign n7932_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:19  */
  assign n7933_o = n7932_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:23  */
  assign n7934_o = n7933_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:29  */
  assign n7935_o = ~n7934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:636:7  */
  assign n7937_o = n7935_o ? 1'b1 : n6269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n7954_o = n6401_o == 6'b010111;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n7955_o = 1'b1 & n7954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n7958_o = n7955_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n7965_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n7968_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n7970_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n7972_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n7974_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n7976_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n7978_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n7980_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n7983_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n7984_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n7986_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n7988_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n7989_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n7990_o = {n7988_o, n7989_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n7991_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n7992_o = {n7990_o, n7991_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n7995_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n7996_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n7998_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n8000_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n8002_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n8003_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n8004_o = {n8002_o, n8003_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n8006_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n8008_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n8010_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n8012_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n8013_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n8014_o = {n8012_o, n8013_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n8016_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n8017_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n8018_o = {n8016_o, n8017_o};
  assign n8020_o = n7966_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n8021_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n8022_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n8023_o = {n8021_o, n8022_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n8024_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n8025_o = {n8023_o, n8024_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n8027_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n8029_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n8031_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n8033_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n8034_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n8035_o = {n8033_o, n8034_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n8037_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n8038_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n8039_o = {n8037_o, n8038_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n8041_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n8042_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n8043_o = {n8041_o, n8042_o};
  assign n8044_o = {n8043_o, n8039_o, n8035_o, n8031_o, n8029_o, n8027_o, n8025_o, n8018_o, n8020_o, n8014_o, n8010_o, n8008_o, n8006_o, n8004_o, n8000_o, n7998_o, n7996_o, n7992_o, n7995_o, n7986_o, n7984_o, n7980_o, n7983_o, n7978_o, n7976_o, n7974_o, n7972_o, n7970_o, n7968_o, n7965_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:33  */
  assign n8045_o = n8044_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:23  */
  assign n8046_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:28  */
  assign n8047_o = ~n8046_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:25  */
  assign n8049_o = n7019_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:27  */
  assign n8050_o = ~n8049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:649:77  */
  assign n8051_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:649:75  */
  assign n8052_o = {n6927_o, n8051_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:650:77  */
  assign n8053_o = ~n6753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:650:75  */
  assign n8054_o = {n6753_o, n8053_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:651:77  */
  assign n8055_o = ~n6840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:651:75  */
  assign n8056_o = {n6840_o, n8055_o};
  assign n8057_o = n6928_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n8058_o = n8050_o ? n8054_o : n8057_o;
  assign n8059_o = n6928_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n8060_o = n8050_o ? n8056_o : n8059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:648:11  */
  assign n8061_o = n8050_o ? n8052_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:33  */
  assign n8063_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:40  */
  assign n8064_o = n8063_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8080_o = n8064_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8081_o = 1'b1 & n8080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8084_o = n8081_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:29  */
  assign n8085_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:36  */
  assign n8086_o = n8085_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:659:15  */
  assign n8089_o = n8086_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:660:15  */
  assign n8092_o = n8086_o == 2'b01;
  assign n8094_o = {n8092_o, n8089_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:658:13  */
  always @*
    case (n8094_o)
      2'b10: n8095_o = 2'b01;
      2'b01: n8095_o = 2'b00;
      default: n8095_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:27  */
  assign n8096_o = n7019_o[83];
  assign n8099_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:13  */
  assign n8100_o = n8096_o ? 3'b001 : n8099_o;
  assign n8101_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:664:13  */
  assign n8102_o = n8096_o ? 1'b1 : n8101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:37  */
  assign n8104_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:44  */
  assign n8105_o = n8104_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8121_o = n8105_o == 4'b0001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8122_o = 1'b1 & n8121_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8125_o = n8122_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:70  */
  assign n8126_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:77  */
  assign n8127_o = n8126_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:55  */
  assign n8128_o = n8125_o & n8127_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:27  */
  assign n8129_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:29  */
  assign n8130_o = ~n8129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:675:37  */
  assign n8132_o = n7019_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:675:15  */
  assign n8134_o = n8132_o ? 4'b0001 : 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:678:37  */
  assign n8135_o = n7019_o[5];
  assign n8137_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n8138_o = n8155_o ? 3'b001 : n8137_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:31  */
  assign n8139_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:38  */
  assign n8140_o = n8139_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:683:17  */
  assign n8143_o = n8140_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:684:17  */
  assign n8146_o = n8140_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:685:17  */
  assign n8149_o = n8140_o == 2'b10;
  assign n8151_o = {n8149_o, n8146_o, n8143_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:682:15  */
  always @*
    case (n8151_o)
      3'b100: n8152_o = 4'b0111;
      3'b010: n8152_o = 4'b1000;
      3'b001: n8152_o = 4'b0011;
      default: n8152_o = 4'b0110;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n8153_o = n8130_o ? n8134_o : n8152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:673:13  */
  assign n8155_o = n8130_o & n8135_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:37  */
  assign n8157_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:44  */
  assign n8158_o = n8157_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8174_o = n8158_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8175_o = 1'b1 & n8174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8178_o = n8175_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:77  */
  assign n8180_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:84  */
  assign n8181_o = n8180_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8197_o = n8181_o == 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8198_o = 1'b1 & n8197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8201_o = n8198_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:55  */
  assign n8202_o = n8178_o | n8201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:698:27  */
  assign n8206_o = n7019_o[83];
  assign n8209_o = {1'b0, 1'b0};
  assign n8210_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:698:13  */
  assign n8211_o = n8206_o ? n8209_o : n8210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:29  */
  assign n8212_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:36  */
  assign n8213_o = n8212_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:704:15  */
  assign n8216_o = n8213_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:705:15  */
  assign n8219_o = n8213_o == 2'b01;
  assign n8221_o = {n8219_o, n8216_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:703:13  */
  always @*
    case (n8221_o)
      2'b10: n8222_o = 2'b01;
      2'b01: n8222_o = 2'b00;
      default: n8222_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:35  */
  assign n8223_o = n7019_o[1];
  assign n8226_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:13  */
  assign n8227_o = n8223_o ? 3'b001 : n8226_o;
  assign n8228_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:709:13  */
  assign n8229_o = n8223_o ? 1'b1 : n8228_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:36  */
  assign n8231_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:43  */
  assign n8232_o = n8231_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8248_o = n8232_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8249_o = 1'b1 & n8248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8252_o = n8249_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:720:71  */
  assign n8255_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:720:78  */
  assign n8256_o = n8255_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:724:27  */
  assign n8259_o = n7019_o[83];
  assign n8262_o = {1'b0, 1'b0};
  assign n8263_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:724:13  */
  assign n8264_o = n8259_o ? n8262_o : n8263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:29  */
  assign n8265_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:36  */
  assign n8266_o = n8265_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:730:15  */
  assign n8269_o = n8266_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:731:15  */
  assign n8272_o = n8266_o == 2'b01;
  assign n8274_o = {n8272_o, n8269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:729:13  */
  always @*
    case (n8274_o)
      2'b10: n8275_o = 2'b01;
      2'b01: n8275_o = 2'b00;
      default: n8275_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:36  */
  assign n8277_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:43  */
  assign n8278_o = n8277_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8294_o = n8278_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8295_o = 1'b1 & n8294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8298_o = n8295_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:27  */
  assign n8300_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:34  */
  assign n8301_o = n8300_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:36  */
  assign n8302_o = ~n8301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:745:29  */
  assign n8305_o = n7019_o[83];
  assign n8307_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8308_o = n8387_o ? 1'b1 : n8307_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:749:29  */
  assign n8309_o = n7019_o[83];
  assign n8311_o = n6928_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:749:15  */
  assign n8312_o = n8309_o ? 1'b0 : n8311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:13  */
  assign n8313_o = n8302_o ? 1'b1 : n8312_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:741:13  */
  assign n8315_o = n8302_o & n8305_o;
  assign n8316_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8317_o = n8389_o ? 1'b1 : n8316_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:29  */
  assign n8318_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:36  */
  assign n8319_o = n8318_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:755:15  */
  assign n8322_o = n8319_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:756:15  */
  assign n8325_o = n8319_o == 2'b01;
  assign n8327_o = {n8325_o, n8322_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:754:13  */
  always @*
    case (n8327_o)
      2'b10: n8328_o = 2'b01;
      2'b01: n8328_o = 2'b00;
      default: n8328_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:18  */
  assign n8329_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:25  */
  assign n8330_o = n8329_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:29  */
  assign n8331_o = n8330_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:760:35  */
  assign n8332_o = ~n8331_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8334_o = n8374_o ? 1'b1 : n6269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:36  */
  assign n8336_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:43  */
  assign n8337_o = n8336_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8353_o = n8337_o == 4'b1011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8354_o = 1'b1 & n8353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8357_o = n8354_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:27  */
  assign n8360_o = n7019_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:34  */
  assign n8361_o = n8360_o[6:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:36  */
  assign n8363_o = n8361_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:771:13  */
  assign n8366_o = n8363_o ? 2'b00 : 2'b01;
  assign n8367_o = n6928_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n8368_o = n8357_o ? 3'b001 : n8367_o;
  assign n8369_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n8370_o = n8357_o ? 3'b100 : n8369_o;
  assign n8371_o = n6928_o[15:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:764:11  */
  assign n8372_o = n8357_o ? n8366_o : n8371_o;
  assign n8373_o = {n8313_o, n8328_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8374_o = n8298_o & n8332_o;
  assign n8375_o = n6928_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8376_o = n8298_o ? 4'b0101 : n8375_o;
  assign n8377_o = n6928_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8378_o = n8298_o ? n8377_o : n8368_o;
  assign n8379_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8380_o = n8298_o ? n8379_o : n8370_o;
  assign n8381_o = n8373_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8382_o = n8298_o ? n8381_o : n8372_o;
  assign n8383_o = n8373_o[2];
  assign n8384_o = n6928_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8385_o = n8298_o ? n8383_o : n8384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8387_o = n8298_o & n8315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:735:11  */
  assign n8389_o = n8298_o & n8302_o;
  assign n8390_o = {n8378_o, n8376_o};
  assign n8391_o = {n8385_o, n8382_o};
  assign n8392_o = {2'b10, n8264_o, n8275_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8393_o = n8252_o ? n6269_o : n8334_o;
  assign n8394_o = n8390_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8395_o = n8252_o ? 4'b0100 : n8394_o;
  assign n8396_o = n8390_o[6:4];
  assign n8397_o = n6928_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8398_o = n8252_o ? n8397_o : n8396_o;
  assign n8399_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8400_o = n8252_o ? n8399_o : n8380_o;
  assign n8401_o = n8392_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8402_o = n8252_o ? n8401_o : n8391_o;
  assign n8403_o = n8392_o[5:3];
  assign n8404_o = n6928_o[19:17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8405_o = n8252_o ? n8403_o : n8404_o;
  assign n8406_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8407_o = n8252_o ? n8406_o : n8308_o;
  assign n8408_o = n6928_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8409_o = n8252_o ? n8256_o : n8408_o;
  assign n8410_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:714:11  */
  assign n8411_o = n8252_o ? n8410_o : n8317_o;
  assign n8412_o = {n8398_o, n8395_o};
  assign n8413_o = {n8407_o, n8405_o, n8402_o};
  assign n8414_o = {n8411_o, n8409_o};
  assign n8415_o = {n8211_o, n8222_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8416_o = n8202_o ? n6269_o : n8393_o;
  assign n8417_o = n6928_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8418_o = n8202_o ? n8417_o : n8412_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8419_o = n8202_o ? n8227_o : n8400_o;
  assign n8420_o = n8413_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8421_o = n8202_o ? n8415_o : n8420_o;
  assign n8422_o = n8413_o[5:4];
  assign n8423_o = n6928_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8424_o = n8202_o ? n8423_o : n8422_o;
  assign n8425_o = n8413_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8426_o = n8202_o ? n8229_o : n8425_o;
  assign n8427_o = n8414_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8428_o = n8202_o ? 1'b1 : n8427_o;
  assign n8429_o = n8414_o[1];
  assign n8430_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:690:11  */
  assign n8431_o = n8202_o ? n8430_o : n8429_o;
  assign n8432_o = {n8426_o, n8424_o, n8421_o};
  assign n8433_o = {n8431_o, n8428_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8434_o = n8128_o ? n6269_o : n8416_o;
  assign n8435_o = n8418_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8436_o = n8128_o ? n8153_o : n8435_o;
  assign n8437_o = n8418_o[6:4];
  assign n8438_o = n6928_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8439_o = n8128_o ? n8438_o : n8437_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8440_o = n8128_o ? n8138_o : n8419_o;
  assign n8441_o = n6928_o[20:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8442_o = n8128_o ? n8441_o : n8432_o;
  assign n8443_o = n6928_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:669:11  */
  assign n8444_o = n8128_o ? n8443_o : n8433_o;
  assign n8445_o = {n8439_o, n8436_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8446_o = n8084_o ? n6269_o : n8434_o;
  assign n8447_o = n6928_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8448_o = n8084_o ? n8447_o : n8445_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8449_o = n8084_o ? n8100_o : n8440_o;
  assign n8450_o = n8442_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8451_o = n8084_o ? n8095_o : n8450_o;
  assign n8452_o = n8442_o[5:2];
  assign n8453_o = n6928_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8454_o = n8084_o ? n8453_o : n8452_o;
  assign n8455_o = n8442_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8456_o = n8084_o ? n8102_o : n8455_o;
  assign n8457_o = n6928_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:654:11  */
  assign n8458_o = n8084_o ? n8457_o : n8444_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:26  */
  assign n8459_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:52  */
  assign n8460_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:56  */
  assign n8461_o = ~n8460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:37  */
  assign n8462_o = n8459_o & n8461_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:77  */
  assign n8463_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:81  */
  assign n8464_o = ~n8463_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:62  */
  assign n8465_o = n8462_o & n8464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:42  */
  assign n8467_o = n7019_o[10:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8483_o = n8467_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8484_o = 1'b1 & n8483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8487_o = n8484_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:93  */
  assign n8489_o = n7019_o[10:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8505_o = n8489_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8506_o = 1'b1 & n8505_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8509_o = n8506_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:63  */
  assign n8510_o = n8487_o | n8509_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:35  */
  assign n8511_o = n7019_o[8];
  assign n8514_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:13  */
  assign n8515_o = n8511_o ? 3'b001 : n8514_o;
  assign n8516_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:798:13  */
  assign n8517_o = n8511_o ? 1'b1 : n8516_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:35  */
  assign n8518_o = n7019_o[7];
  assign n8521_o = n6928_o[6:0];
  assign n8522_o = n6928_o[19:12];
  assign n8523_o = n6928_o[28:24];
  assign n8524_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, n8523_o, 3'b011, n8517_o, n8522_o, n8515_o, 2'b11, n8521_o, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:79  */
  assign n8525_o = n8524_o[136];
  assign n8526_o = n6928_o[6:0];
  assign n8527_o = n6928_o[19:12];
  assign n8528_o = n6928_o[28:24];
  assign n8529_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, n8528_o, 3'b011, n8517_o, n8527_o, n8515_o, 2'b11, n8526_o, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:108  */
  assign n8530_o = n8529_o[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:85  */
  assign n8531_o = ~n8530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:806:83  */
  assign n8532_o = {n8525_o, n8531_o};
  assign n8534_o = n6928_o[8:0];
  assign n8535_o = n6928_o[19:12];
  assign n8536_o = n6928_o[28:24];
  assign n8537_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, n8536_o, 3'b100, n8517_o, n8535_o, n8515_o, n8534_o, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:79  */
  assign n8538_o = n8537_o[132];
  assign n8539_o = n6928_o[8:0];
  assign n8540_o = n6928_o[19:12];
  assign n8541_o = n6928_o[28:24];
  assign n8542_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, n8541_o, 3'b100, n8517_o, n8540_o, n8515_o, n8539_o, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:108  */
  assign n8543_o = n8542_o[132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:85  */
  assign n8544_o = ~n8543_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:809:83  */
  assign n8545_o = {n8538_o, n8544_o};
  assign n8546_o = n6928_o[6:0];
  assign n8547_o = n6928_o[19:12];
  assign n8548_o = n6928_o[28:24];
  assign n8549_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, n8548_o, 3'b100, n8517_o, n8547_o, n8515_o, n8545_o, n8546_o, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:79  */
  assign n8550_o = n8549_o[136];
  assign n8551_o = n6928_o[6:0];
  assign n8552_o = n6928_o[19:12];
  assign n8553_o = n6928_o[28:24];
  assign n8554_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, n8553_o, 3'b100, n8517_o, n8552_o, n8515_o, n8545_o, n8551_o, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n6296_o, 4'b0000, 24'b000000000000100000000000, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:108  */
  assign n8555_o = n8554_o[136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:85  */
  assign n8556_o = ~n8555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:810:83  */
  assign n8557_o = {n8550_o, n8556_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n8558_o = n8518_o ? 2'b11 : n8545_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n8559_o = n8518_o ? n8532_o : n8557_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:803:13  */
  assign n8560_o = n8518_o ? 3'b011 : 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:816:27  */
  assign n8563_o = n7019_o[83];
  assign n8566_o = {1'b0, 1'b0};
  assign n8567_o = {1'b1, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:816:13  */
  assign n8568_o = n8563_o ? n8566_o : n8567_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:29  */
  assign n8569_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:36  */
  assign n8570_o = n8569_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:822:15  */
  assign n8573_o = n8570_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:823:15  */
  assign n8576_o = n8570_o == 2'b01;
  assign n8578_o = {n8576_o, n8573_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:821:13  */
  always @*
    case (n8578_o)
      2'b10: n8579_o = 2'b01;
      2'b01: n8579_o = 2'b00;
      default: n8579_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:37  */
  assign n8582_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:44  */
  assign n8583_o = n8582_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8599_o = n8583_o == 4'b0100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8600_o = 1'b1 & n8599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8603_o = n8600_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:78  */
  assign n8605_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:85  */
  assign n8606_o = n8605_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8622_o = n8606_o == 4'b0110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8623_o = 1'b1 & n8622_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8626_o = n8623_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:55  */
  assign n8627_o = n8603_o | n8626_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:833:35  */
  assign n8628_o = n7019_o[8];
  assign n8631_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8632_o = n8807_o ? 3'b001 : n8631_o;
  assign n8633_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:833:13  */
  assign n8634_o = n8628_o ? 1'b1 : n8633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:29  */
  assign n8635_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:36  */
  assign n8636_o = n8635_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:839:15  */
  assign n8639_o = n8636_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:838:13  */
  always @*
    case (n8639_o)
      1'b1: n8641_o = 2'b01;
      default: n8641_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:844:77  */
  assign n8643_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:844:75  */
  assign n8644_o = {n6927_o, n8643_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:37  */
  assign n8646_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:44  */
  assign n8647_o = n8646_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8663_o = n8647_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8664_o = 1'b1 & n8663_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8667_o = n8664_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:78  */
  assign n8669_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:85  */
  assign n8670_o = n8669_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8686_o = n8670_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8687_o = 1'b1 & n8686_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8690_o = n8687_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:55  */
  assign n8691_o = n8667_o | n8690_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:854:77  */
  assign n8695_o = ~n6753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:854:75  */
  assign n8696_o = {n6753_o, n8695_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:855:77  */
  assign n8697_o = ~n6840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:855:75  */
  assign n8698_o = {n6840_o, n8697_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:27  */
  assign n8699_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:29  */
  assign n8700_o = ~n8699_o;
  assign n8702_o = n6928_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:857:13  */
  assign n8703_o = n8700_o ? 1'b1 : n8702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:861:35  */
  assign n8704_o = n7019_o[8];
  assign n8706_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:861:13  */
  assign n8707_o = n8704_o ? 1'b1 : n8706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:29  */
  assign n8708_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:36  */
  assign n8709_o = n8708_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:866:15  */
  assign n8712_o = n8709_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:867:15  */
  assign n8715_o = n8709_o == 2'b01;
  assign n8717_o = {n8715_o, n8712_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:865:13  */
  always @*
    case (n8717_o)
      2'b10: n8718_o = 2'b01;
      2'b01: n8718_o = 2'b00;
      default: n8718_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:18  */
  assign n8719_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:25  */
  assign n8720_o = n8719_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:29  */
  assign n8721_o = n8720_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:35  */
  assign n8722_o = ~n8721_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:871:13  */
  assign n8724_o = n8722_o ? 1'b1 : n6269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:36  */
  assign n8726_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:43  */
  assign n8727_o = n8726_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n8743_o = n8727_o == 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n8744_o = 1'b1 & n8743_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n8747_o = n8744_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:882:77  */
  assign n8750_o = ~n6753_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:882:75  */
  assign n8751_o = {n6753_o, n8750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:883:77  */
  assign n8752_o = ~n6840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:883:75  */
  assign n8753_o = {n6840_o, n8752_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:27  */
  assign n8754_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:29  */
  assign n8755_o = ~n8754_o;
  assign n8757_o = n6928_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:885:13  */
  assign n8758_o = n8755_o ? 1'b1 : n8757_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:29  */
  assign n8759_o = n7019_o[12:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:36  */
  assign n8760_o = n8759_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:890:15  */
  assign n8763_o = n8760_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:891:15  */
  assign n8766_o = n8760_o == 2'b01;
  assign n8768_o = {n8766_o, n8763_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:889:13  */
  always @*
    case (n8768_o)
      2'b10: n8769_o = 2'b01;
      2'b01: n8769_o = 2'b00;
      default: n8769_o = 2'b10;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:18  */
  assign n8770_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:25  */
  assign n8771_o = n8770_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:29  */
  assign n8772_o = n8771_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:895:35  */
  assign n8773_o = ~n8772_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8775_o = n8777_o ? 1'b1 : n6269_o;
  assign n8776_o = {n8758_o, n8769_o, n8753_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8777_o = n8747_o & n8773_o;
  assign n8778_o = n6928_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8779_o = n8747_o ? 4'b0101 : n8778_o;
  assign n8780_o = n6928_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8781_o = n8747_o ? n8751_o : n8780_o;
  assign n8782_o = n6928_o[16:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8783_o = n8747_o ? n8776_o : n8782_o;
  assign n8784_o = n6928_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:875:11  */
  assign n8785_o = n8747_o ? 3'b100 : n8784_o;
  assign n8786_o = {n8703_o, n8718_o, n8698_o};
  assign n8787_o = {3'b100, n8707_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8788_o = n8691_o ? n8724_o : n8775_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8789_o = n8691_o ? 4'b0101 : n8779_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8790_o = n8691_o ? n8696_o : n8781_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8791_o = n8691_o ? n8786_o : n8783_o;
  assign n8792_o = n8787_o[0];
  assign n8793_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8794_o = n8691_o ? n8792_o : n8793_o;
  assign n8795_o = n8787_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8796_o = n8691_o ? n8795_o : n8785_o;
  assign n8797_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:846:11  */
  assign n8798_o = n8691_o ? 1'b1 : n8797_o;
  assign n8799_o = {n8796_o, n8794_o};
  assign n8800_o = {3'b001, n8634_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8801_o = n8627_o ? n6269_o : n8788_o;
  assign n8802_o = n6928_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8803_o = n8627_o ? n8802_o : n8789_o;
  assign n8804_o = n6928_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8805_o = n8627_o ? n8804_o : n8790_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8807_o = n8627_o & n8628_o;
  assign n8808_o = n8791_o[1:0];
  assign n8809_o = n6928_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8810_o = n8627_o ? n8809_o : n8808_o;
  assign n8811_o = n8791_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8812_o = n8627_o ? n8641_o : n8811_o;
  assign n8813_o = n8791_o[4];
  assign n8814_o = n6928_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8815_o = n8627_o ? n8814_o : n8813_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8816_o = n8627_o ? n8800_o : n8799_o;
  assign n8817_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8818_o = n8627_o ? n8817_o : n8798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:829:11  */
  assign n8819_o = n8627_o ? n8644_o : 2'b00;
  assign n8820_o = {n8815_o, n8812_o, n8810_o, n8632_o, n8805_o};
  assign n8821_o = {n8568_o, n8579_o, n8559_o, n8515_o, n8558_o};
  assign n8822_o = {n8560_o, n8517_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8823_o = n8510_o ? n6269_o : n8801_o;
  assign n8824_o = n6928_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8825_o = n8510_o ? n8824_o : n8803_o;
  assign n8826_o = n8821_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8827_o = n8510_o ? n8826_o : n8820_o;
  assign n8828_o = n8821_o[10];
  assign n8829_o = n6928_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8830_o = n8510_o ? n8828_o : n8829_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8831_o = n8510_o ? n8822_o : n8816_o;
  assign n8832_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8833_o = n8510_o ? n8832_o : n8818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:794:11  */
  assign n8834_o = n8510_o ? 2'b11 : n8819_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:26  */
  assign n8835_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:52  */
  assign n8836_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:37  */
  assign n8837_o = n8835_o & n8836_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:77  */
  assign n8838_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:81  */
  assign n8839_o = ~n8838_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:62  */
  assign n8840_o = n8837_o & n8839_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:26  */
  assign n8841_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:52  */
  assign n8842_o = n6274_o[21:19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:67  */
  assign n8844_o = n8842_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:37  */
  assign n8845_o = n8841_o & n8844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:90  */
  assign n8846_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:94  */
  assign n8847_o = ~n8846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:75  */
  assign n8848_o = n8845_o & n8847_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:115  */
  assign n8849_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:100  */
  assign n8850_o = n8848_o & n8849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:82  */
  assign n8852_o = n7019_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:89  */
  assign n8853_o = n8852_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:107  */
  assign n8854_o = n7019_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:114  */
  assign n8855_o = n8854_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:129  */
  assign n8856_o = n7019_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:910:136  */
  assign n8857_o = n8856_o[12:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:749:15  */
  assign n8863_o = n8853_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:750:44  */
  assign n8865_o = {24'b000000000000000000000000, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:750:7  */
  assign n8867_o = n8863_o == 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:44  */
  assign n8869_o = {16'b0000000000000000, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:51  */
  assign n8871_o = {n8869_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:751:7  */
  assign n8873_o = n8863_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:752:44  */
  assign n8875_o = {8'b00000000, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:752:51  */
  assign n8877_o = {n8875_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:752:7  */
  assign n8879_o = n8863_o == 3'b010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:39  */
  assign n8881_o = {n8857_o, 24'b000000000000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:753:7  */
  assign n8883_o = n8863_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:40  */
  assign n8885_o = {8'b00000000, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:47  */
  assign n8887_o = {n8885_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:55  */
  assign n8888_o = {n8887_o, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:754:7  */
  assign n8890_o = n8863_o == 3'b100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:39  */
  assign n8892_o = {n8857_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:47  */
  assign n8893_o = {n8892_o, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:54  */
  assign n8895_o = {n8893_o, 8'b00000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:755:7  */
  assign n8897_o = n8863_o == 3'b101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:30  */
  assign n8898_o = n8853_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:34  */
  assign n8899_o = ~n8898_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:42  */
  assign n8901_o = {16'b0000000000000000, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:757:49  */
  assign n8903_o = {n8901_o, 8'b00010001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:40  */
  assign n8905_o = {8'b00010001, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:759:47  */
  assign n8907_o = {n8905_o, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:22  */
  assign n8908_o = n8899_o ? n8903_o : n8907_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:756:7  */
  assign n8910_o = n8863_o == 3'b110;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:30  */
  assign n8911_o = n8853_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:34  */
  assign n8912_o = ~n8911_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:47  */
  assign n8913_o = ~n8855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:40  */
  assign n8914_o = n8912_o & n8913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:39  */
  assign n8915_o = {n8857_o, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:46  */
  assign n8916_o = {n8915_o, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:762:53  */
  assign n8917_o = {n8916_o, n8857_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:33  */
  assign n8918_o = n8853_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:37  */
  assign n8919_o = ~n8918_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:43  */
  assign n8920_o = n8919_o & n8855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:38  */
  assign n8921_o = n8857_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:48  */
  assign n8922_o = n8857_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:42  */
  assign n8923_o = {n8921_o, n8922_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:58  */
  assign n8924_o = n8857_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:52  */
  assign n8925_o = {n8923_o, n8924_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:68  */
  assign n8926_o = n8857_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:62  */
  assign n8927_o = {n8925_o, n8926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:38  */
  assign n8928_o = n8857_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:764:72  */
  assign n8929_o = {n8927_o, n8928_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:48  */
  assign n8930_o = n8857_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:42  */
  assign n8931_o = {n8929_o, n8930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:58  */
  assign n8932_o = n8857_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:52  */
  assign n8933_o = {n8931_o, n8932_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:68  */
  assign n8934_o = n8857_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:62  */
  assign n8935_o = {n8933_o, n8934_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:38  */
  assign n8936_o = n8857_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:765:72  */
  assign n8937_o = {n8935_o, n8936_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:48  */
  assign n8938_o = n8857_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:42  */
  assign n8939_o = {n8937_o, n8938_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:58  */
  assign n8940_o = n8857_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:52  */
  assign n8941_o = {n8939_o, n8940_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:68  */
  assign n8942_o = n8857_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:62  */
  assign n8943_o = {n8941_o, n8942_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:38  */
  assign n8944_o = n8857_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:766:72  */
  assign n8945_o = {n8943_o, n8944_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:48  */
  assign n8946_o = n8857_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:42  */
  assign n8947_o = {n8945_o, n8946_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:58  */
  assign n8948_o = n8857_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:52  */
  assign n8949_o = {n8947_o, n8948_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:68  */
  assign n8950_o = n8857_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:62  */
  assign n8951_o = {n8949_o, n8950_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:38  */
  assign n8952_o = n8857_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:767:72  */
  assign n8953_o = {n8951_o, n8952_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:48  */
  assign n8954_o = n8857_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:42  */
  assign n8955_o = {n8953_o, n8954_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:58  */
  assign n8956_o = n8857_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:52  */
  assign n8957_o = {n8955_o, n8956_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:68  */
  assign n8958_o = n8857_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:62  */
  assign n8959_o = {n8957_o, n8958_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:38  */
  assign n8960_o = n8857_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:768:72  */
  assign n8961_o = {n8959_o, n8960_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:48  */
  assign n8962_o = n8857_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:42  */
  assign n8963_o = {n8961_o, n8962_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:58  */
  assign n8964_o = n8857_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:52  */
  assign n8965_o = {n8963_o, n8964_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:68  */
  assign n8966_o = n8857_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:62  */
  assign n8967_o = {n8965_o, n8966_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:38  */
  assign n8968_o = n8857_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:769:72  */
  assign n8969_o = {n8967_o, n8968_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:48  */
  assign n8970_o = n8857_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:42  */
  assign n8971_o = {n8969_o, n8970_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:58  */
  assign n8972_o = n8857_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:52  */
  assign n8973_o = {n8971_o, n8972_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:68  */
  assign n8974_o = n8857_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:62  */
  assign n8975_o = {n8973_o, n8974_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:38  */
  assign n8976_o = n8857_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:770:72  */
  assign n8977_o = {n8975_o, n8976_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:48  */
  assign n8978_o = n8857_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:42  */
  assign n8979_o = {n8977_o, n8978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:58  */
  assign n8980_o = n8857_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:52  */
  assign n8981_o = {n8979_o, n8980_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:68  */
  assign n8982_o = n8857_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:771:62  */
  assign n8983_o = {n8981_o, n8982_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:763:22  */
  assign n8985_o = n8920_o ? n8983_o : 32'b00000000000000000000000000000000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:22  */
  assign n8986_o = n8914_o ? n8917_o : n8985_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:761:7  */
  assign n8988_o = n8863_o == 3'b111;
  assign n8989_o = {n8988_o, n8910_o, n8897_o, n8890_o, n8883_o, n8879_o, n8873_o, n8867_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:749:5  */
  always @*
    case (n8989_o)
      8'b10000000: n8991_o = n8986_o;
      8'b01000000: n8991_o = n8908_o;
      8'b00100000: n8991_o = n8895_o;
      8'b00010000: n8991_o = n8888_o;
      8'b00001000: n8991_o = n8881_o;
      8'b00000100: n8991_o = n8877_o;
      8'b00000010: n8991_o = n8871_o;
      8'b00000001: n8991_o = n8865_o;
      default: n8991_o = 32'b00000000000000000000000000000000;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:25  */
  assign n8994_o = n7019_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:27  */
  assign n8995_o = ~n8994_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:914:77  */
  assign n8996_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:914:75  */
  assign n8997_o = {n6927_o, n8996_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:913:11  */
  assign n8998_o = n8995_o ? n8997_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:38  */
  assign n8999_o = n7019_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:42  */
  assign n9000_o = ~n8999_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:75  */
  assign n9001_o = n7019_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:48  */
  assign n9002_o = n9000_o & n9001_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:38  */
  assign n9003_o = n7019_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:75  */
  assign n9004_o = n7019_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:79  */
  assign n9005_o = ~n9004_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:48  */
  assign n9006_o = n9003_o & n9005_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:113  */
  assign n9007_o = n7019_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:918:86  */
  assign n9008_o = n9006_o & n9007_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:86  */
  assign n9009_o = n9002_o | n9008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:27  */
  assign n9011_o = n7019_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:34  */
  assign n9012_o = n9011_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:37  */
  assign n9013_o = ~n9012_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:13  */
  assign n9018_o = n9013_o ? 4'b0001 : 4'b0010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:923:13  */
  assign n9019_o = n9013_o ? 3'b010 : 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:41  */
  assign n9020_o = n7019_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:44  */
  assign n9021_o = ~n9020_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:76  */
  assign n9022_o = n7019_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:80  */
  assign n9023_o = ~n9022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:49  */
  assign n9024_o = n9021_o & n9023_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:41  */
  assign n9025_o = n7019_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:76  */
  assign n9026_o = n7019_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:80  */
  assign n9027_o = ~n9026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:49  */
  assign n9028_o = n9025_o & n9027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:114  */
  assign n9029_o = n7019_o[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:118  */
  assign n9030_o = ~n9029_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:87  */
  assign n9031_o = n9028_o & n9030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:87  */
  assign n9032_o = n9024_o | n9031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:41  */
  assign n9033_o = n7019_o[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:76  */
  assign n9034_o = n7019_o[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:933:49  */
  assign n9035_o = n9033_o & n9034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:932:125  */
  assign n9036_o = n9032_o | n9035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:27  */
  assign n9039_o = n7019_o[37:25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:34  */
  assign n9040_o = n9039_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:37  */
  assign n9041_o = ~n9040_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:939:13  */
  assign n9044_o = n9041_o ? 3'b010 : 3'b011;
  assign n9045_o = {3'b011, 4'b0001};
  assign n9046_o = n6928_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:11  */
  assign n9047_o = n9036_o ? n9045_o : n9046_o;
  assign n9048_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:931:11  */
  assign n9049_o = n9036_o ? n9044_o : n9048_o;
  assign n9050_o = {3'b100, n9018_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:11  */
  assign n9051_o = n9009_o ? n9050_o : n9047_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:917:11  */
  assign n9052_o = n9009_o ? n9019_o : n9049_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:26  */
  assign n9053_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:52  */
  assign n9054_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:37  */
  assign n9055_o = n9053_o & n9054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:25  */
  assign n9057_o = n7019_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:27  */
  assign n9058_o = ~n9057_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:953:77  */
  assign n9059_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:953:75  */
  assign n9060_o = {n6927_o, n9059_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:954:77  */
  assign n9061_o = ~n6840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:954:75  */
  assign n9062_o = {n6840_o, n9061_o};
  assign n9063_o = n6928_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:11  */
  assign n9064_o = n9058_o ? n9062_o : n9063_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:952:11  */
  assign n9065_o = n9058_o ? n9060_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:36  */
  assign n9066_o = n7019_o[24:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:49  */
  assign n9068_o = n9066_o == 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:959:94  */
  assign n9071_o = n7019_o[21:19];
  assign n9080_o = {29'b00000000000000000000000000000, n9071_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:39  */
  assign n9081_o = n7019_o[24:23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:52  */
  assign n9083_o = n9081_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:962:94  */
  assign n9086_o = n7019_o[22:19];
  assign n9095_o = {28'b0000000000000000000000000000, n9086_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:965:94  */
  assign n9098_o = n7019_o[23:19];
  assign n9107_o = {27'b000000000000000000000000000, n9098_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:11  */
  assign n9108_o = n9083_o ? n9095_o : n9107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:960:11  */
  assign n9109_o = n9083_o ? 2'b01 : 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:11  */
  assign n9110_o = n9068_o ? n9080_o : n9108_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:957:11  */
  assign n9111_o = n9068_o ? 2'b00 : n9109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:34  */
  assign n9114_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:41  */
  assign n9115_o = n9114_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9131_o = n9115_o == 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9132_o = 1'b1 & n9131_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9135_o = n9132_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:74  */
  assign n9137_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:81  */
  assign n9138_o = n9137_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9154_o = n9138_o == 4'b1000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9155_o = 1'b1 & n9154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9158_o = n9155_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:52  */
  assign n9159_o = n9135_o | n9158_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:114  */
  assign n9161_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:121  */
  assign n9162_o = n9161_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9178_o = n9162_o == 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9179_o = 1'b1 & n9178_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9182_o = n9179_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:92  */
  assign n9183_o = n9159_o | n9182_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:977:35  */
  assign n9186_o = n7019_o[16];
  assign n9188_o = n6928_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:977:13  */
  assign n9189_o = n9186_o ? 3'b010 : n9188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:27  */
  assign n9190_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:57  */
  assign n9191_o = n7019_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:35  */
  assign n9192_o = n9190_o | n9191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:986:29  */
  assign n9196_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:986:15  */
  assign n9198_o = n9196_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:29  */
  assign n9199_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:60  */
  assign n9200_o = n7019_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:37  */
  assign n9201_o = n9199_o & n9200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:989:15  */
  assign n9203_o = n9201_o ? 1'b0 : 1'b1;
  assign n9204_o = {n9198_o, n9203_o};
  assign n9205_o = n6928_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:13  */
  assign n9206_o = n9192_o ? n9204_o : n9205_o;
  assign n9207_o = n6928_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:981:13  */
  assign n9208_o = n9192_o ? 1'b1 : n9207_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:36  */
  assign n9210_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:43  */
  assign n9211_o = n9210_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9227_o = n9211_o == 4'b0101;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9228_o = 1'b1 & n9227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9231_o = n9228_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:44  */
  assign n9235_o = n7019_o[16:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9251_o = n9235_o == 3'b011;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9252_o = 1'b1 & n9251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9255_o = n9252_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1012:27  */
  assign n9261_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1012:13  */
  assign n9263_o = n9261_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:27  */
  assign n9264_o = n7019_o[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:58  */
  assign n9265_o = n7019_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:35  */
  assign n9266_o = n9264_o & n9265_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1015:13  */
  assign n9268_o = n9266_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:37  */
  assign n9270_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:44  */
  assign n9271_o = n9270_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9287_o = n9271_o == 4'b1010;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9288_o = 1'b1 & n9287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9291_o = n9288_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:74  */
  assign n9292_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:81  */
  assign n9293_o = n9292_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:59  */
  assign n9294_o = ~n9293_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:55  */
  assign n9295_o = n9291_o & n9294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:102  */
  assign n9296_o = n7019_o[24:13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:109  */
  assign n9297_o = n9296_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:87  */
  assign n9298_o = ~n9297_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:83  */
  assign n9299_o = n9295_o & n9298_o;
  assign n9306_o = {2'b00, 1'b0, 1'b0};
  assign n9307_o = n6928_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9308_o = n9299_o ? 4'b0100 : n9307_o;
  assign n9309_o = n6928_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9310_o = n9299_o ? n9306_o : n9309_o;
  assign n9311_o = n6928_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9312_o = n9299_o ? 3'b100 : n9311_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1019:11  */
  assign n9313_o = n9299_o ? 2'b11 : n9065_o;
  assign n9314_o = {2'b00, n9263_o, n9268_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9315_o = n9255_o ? 4'b0100 : n9308_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9316_o = n9255_o ? n9314_o : n9310_o;
  assign n9317_o = n6928_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9318_o = n9255_o ? n9317_o : n9312_o;
  assign n9319_o = n6928_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9320_o = n9255_o ? 1'b1 : n9319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1001:11  */
  assign n9321_o = n9255_o ? n9065_o : n9313_o;
  assign n9322_o = {n9320_o, n9318_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9323_o = n9231_o ? 4'b0100 : n9315_o;
  assign n9324_o = n9316_o[1:0];
  assign n9325_o = n6928_o[17:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9326_o = n9231_o ? n9325_o : n9324_o;
  assign n9327_o = n9316_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9328_o = n9231_o ? 2'b00 : n9327_o;
  assign n9329_o = n6928_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9330_o = n9231_o ? n9329_o : n9322_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:994:11  */
  assign n9331_o = n9231_o ? n9065_o : n9321_o;
  assign n9332_o = {n9328_o, n9326_o};
  assign n9333_o = {2'b01, n9206_o};
  assign n9334_o = {n9208_o, n9189_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9335_o = n9183_o ? 4'b0100 : n9323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9336_o = n9183_o ? n9333_o : n9332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9337_o = n9183_o ? n9334_o : n9330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:970:11  */
  assign n9338_o = n9183_o ? n9065_o : n9331_o;
  assign n9352_o = {3'b010, n9335_o, n9110_o};
  assign n9353_o = {n9336_o, n9111_o, n9064_o};
  assign n9354_o = n6928_o[6:0];
  assign n9355_o = {n9354_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9356_o = n9055_o ? n9352_o : n9355_o;
  assign n9357_o = n6928_o[19:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9358_o = n9055_o ? n9353_o : n9357_o;
  assign n9359_o = n6928_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9360_o = n9055_o ? n9337_o : n9359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:946:9  */
  assign n9361_o = n9055_o ? n9338_o : 2'b00;
  assign n9362_o = {n9051_o, n8991_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9363_o = n8850_o ? n9362_o : n9356_o;
  assign n9364_o = n6928_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9365_o = n8850_o ? n9052_o : n9364_o;
  assign n9366_o = n6928_o[19:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9367_o = n8850_o ? n9366_o : n9358_o;
  assign n9368_o = n6928_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9369_o = n8850_o ? n9368_o : n9360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:906:9  */
  assign n9370_o = n8850_o ? n8998_o : n9361_o;
  assign n9371_o = {n9367_o, n9365_o};
  assign n9372_o = n6928_o[6:0];
  assign n9373_o = {n9372_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9374_o = n8840_o ? n9373_o : n9363_o;
  assign n9375_o = n6928_o[19:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9376_o = n8840_o ? n9375_o : n9371_o;
  assign n9377_o = n6928_o[24:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9378_o = n8840_o ? n9377_o : n9369_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:900:9  */
  assign n9379_o = n8840_o ? 2'b00 : n9370_o;
  assign n9380_o = {n8830_o, n8827_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9381_o = n8465_o ? n8823_o : n6269_o;
  assign n9382_o = n9374_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9383_o = n8465_o ? n6930_o : n9382_o;
  assign n9384_o = n9374_o[35:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9385_o = n8465_o ? n8825_o : n9384_o;
  assign n9386_o = n9374_o[38:36];
  assign n9387_o = n6928_o[6:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9388_o = n8465_o ? n9387_o : n9386_o;
  assign n9389_o = n9380_o[1:0];
  assign n9390_o = n6928_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9391_o = n8465_o ? n9389_o : n9390_o;
  assign n9392_o = n9376_o[8:0];
  assign n9393_o = n9380_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9394_o = n8465_o ? n9393_o : n9392_o;
  assign n9395_o = n9376_o[10:9];
  assign n9396_o = n6928_o[19:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9397_o = n8465_o ? n9396_o : n9395_o;
  assign n9398_o = n8831_o[0];
  assign n9399_o = n6928_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9400_o = n8465_o ? n9398_o : n9399_o;
  assign n9401_o = n9378_o[2:0];
  assign n9402_o = n8831_o[3:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9403_o = n8465_o ? n9402_o : n9401_o;
  assign n9404_o = n9378_o[3];
  assign n9405_o = n6928_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9406_o = n8465_o ? n9405_o : n9404_o;
  assign n9407_o = n6928_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9408_o = n8465_o ? n8833_o : n9407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:790:9  */
  assign n9409_o = n8465_o ? n8834_o : n9379_o;
  assign n9410_o = {n9408_o, n9406_o, n9403_o, n9400_o, n9397_o, n9394_o, n9391_o, n9388_o, n9385_o, n9383_o};
  assign n9411_o = {n8456_o, n8454_o, n8451_o, n8060_o, n8449_o, n8058_o, n8448_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9412_o = n8047_o ? n8446_o : n9381_o;
  assign n9413_o = n9410_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9414_o = n8047_o ? n6930_o : n9413_o;
  assign n9415_o = n9410_o[52:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9416_o = n8047_o ? n9411_o : n9415_o;
  assign n9417_o = n9410_o[55:53];
  assign n9418_o = n6928_o[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9419_o = n8047_o ? n9418_o : n9417_o;
  assign n9420_o = n9410_o[57:56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9421_o = n8047_o ? n8458_o : n9420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:642:9  */
  assign n9422_o = n8047_o ? n8061_o : n9409_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:24  */
  assign n9423_o = n6274_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:39  */
  assign n9425_o = n9423_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:83  */
  assign n9427_o = n7019_o[49:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:89  */
  assign n9428_o = n9427_o[11:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1045:94  */
  assign n9430_o = {n9428_o, 2'b00};
  assign n9439_o = {25'b0000000000000000000000000, n9430_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9447_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9450_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9452_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9454_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9456_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9458_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9460_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9462_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9465_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9466_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9468_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9470_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9471_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9472_o = {n9470_o, n9471_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9473_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9474_o = {n9472_o, n9473_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9477_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9478_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9480_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9482_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9484_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9485_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9486_o = {n9484_o, n9485_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9488_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9490_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9492_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9494_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9495_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9496_o = {n9494_o, n9495_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9498_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9499_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9500_o = {n9498_o, n9499_o};
  assign n9502_o = n9448_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9503_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9504_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9505_o = {n9503_o, n9504_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9506_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9507_o = {n9505_o, n9506_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9509_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9511_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9513_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9515_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9516_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9517_o = {n9515_o, n9516_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9519_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9520_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9521_o = {n9519_o, n9520_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9523_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9524_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9525_o = {n9523_o, n9524_o};
  assign n9526_o = {n9525_o, n9521_o, n9517_o, n9513_o, n9511_o, n9509_o, n9507_o, n9500_o, n9502_o, n9496_o, n9492_o, n9490_o, n9488_o, n9486_o, n9482_o, n9480_o, n9478_o, n9474_o, n9477_o, n9468_o, n9466_o, n9462_o, n9465_o, n9460_o, n9458_o, n9456_o, n9454_o, n9452_o, n9450_o, n9447_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1047:83  */
  assign n9527_o = n9526_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1047:90  */
  assign n9528_o = n9527_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1050:78  */
  assign n9531_o = n7019_o[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:30  */
  assign n9532_o = n7019_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:34  */
  assign n9533_o = ~n9532_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1052:9  */
  assign n9535_o = n9533_o ? 2'b11 : 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:23  */
  assign n9536_o = n7019_o[49:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:29  */
  assign n9537_o = n9536_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9544_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9547_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9549_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9551_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9553_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9555_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9557_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9559_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9562_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9563_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9565_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9567_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9568_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9569_o = {n9567_o, n9568_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9570_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9571_o = {n9569_o, n9570_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9574_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9575_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9577_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9579_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9581_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9582_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9583_o = {n9581_o, n9582_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9585_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9587_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9589_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9591_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9592_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9593_o = {n9591_o, n9592_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9595_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9596_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9597_o = {n9595_o, n9596_o};
  assign n9599_o = n9545_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9600_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9601_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9602_o = {n9600_o, n9601_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9603_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9604_o = {n9602_o, n9603_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9606_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9608_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9610_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9612_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9613_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9614_o = {n9612_o, n9613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9616_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9617_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9618_o = {n9616_o, n9617_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9620_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9621_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9622_o = {n9620_o, n9621_o};
  assign n9623_o = {n9622_o, n9618_o, n9614_o, n9610_o, n9608_o, n9606_o, n9604_o, n9597_o, n9599_o, n9593_o, n9589_o, n9587_o, n9585_o, n9583_o, n9579_o, n9577_o, n9575_o, n9571_o, n9574_o, n9565_o, n9563_o, n9559_o, n9562_o, n9557_o, n9555_o, n9553_o, n9551_o, n9549_o, n9547_o, n9544_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1057:83  */
  assign n9624_o = n9623_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1057:90  */
  assign n9625_o = n9624_o[4:0];
  assign n9627_o = n6380_o[22:8];
  assign n9628_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n9625_o, 4'b0000, n9531_o, n9627_o, n9535_o, 2'b00, 4'b0000, n6269_o, n6266_o, n6276_o, n9439_o, n6337_o, n9528_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:74  */
  assign n9629_o = n9628_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:81  */
  assign n9630_o = n9629_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:85  */
  assign n9631_o = n9630_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1058:94  */
  assign n9632_o = n9631_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9646_o = n9632_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9649_o = n9646_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9651_o = 1'b1 ? n9649_o : 1'b0;
  assign n9652_o = {n9651_o, n9625_o};
  assign n9653_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1056:9  */
  assign n9654_o = n9537_o ? n9652_o : n9653_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:30  */
  assign n9655_o = n7019_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:25  */
  assign n9659_o = n7019_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:27  */
  assign n9660_o = ~n9659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1068:77  */
  assign n9661_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1068:75  */
  assign n9662_o = {n6927_o, n9661_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1069:77  */
  assign n9663_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1069:75  */
  assign n9664_o = {n6927_o, n9663_o};
  assign n9665_o = n6931_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:11  */
  assign n9666_o = n9660_o ? n9664_o : n9665_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1067:11  */
  assign n9667_o = n9660_o ? n9662_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:25  */
  assign n9670_o = n7019_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:27  */
  assign n9671_o = ~n9670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1077:77  */
  assign n9672_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1077:75  */
  assign n9673_o = {n6927_o, n9672_o};
  assign n9674_o = n6931_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1076:11  */
  assign n9675_o = n9671_o ? n9673_o : n9674_o;
  assign n9676_o = {n9675_o, 1'b0, 1'b1};
  assign n9677_o = {n9666_o, 1'b1, 1'b0};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:9  */
  assign n9678_o = n9655_o ? n9677_o : n9676_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1061:9  */
  assign n9679_o = n9655_o ? n9667_o : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:24  */
  assign n9680_o = n6274_o[25:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:39  */
  assign n9682_o = n9680_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:31  */
  assign n9684_o = n7019_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:38  */
  assign n9685_o = n9684_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9701_o = n9685_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9702_o = 1'b1 & n9701_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9705_o = n9702_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1089:83  */
  assign n9707_o = n7019_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1089:90  */
  assign n9708_o = n9707_o[10:6];
  assign n9717_o = {27'b000000000000000000000000000, n9708_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9726_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9729_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9731_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9733_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9735_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9737_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9739_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9741_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9744_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9745_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9747_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9749_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9750_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9751_o = {n9749_o, n9750_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9752_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9753_o = {n9751_o, n9752_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9756_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9757_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9759_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9761_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9763_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9764_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9765_o = {n9763_o, n9764_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9767_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9769_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9771_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9773_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9774_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9775_o = {n9773_o, n9774_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9777_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9778_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9779_o = {n9777_o, n9778_o};
  assign n9781_o = n9727_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9782_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9783_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9784_o = {n9782_o, n9783_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9785_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9786_o = {n9784_o, n9785_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9788_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9790_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9792_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9794_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9795_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9796_o = {n9794_o, n9795_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9798_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9799_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9800_o = {n9798_o, n9799_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9802_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9803_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9804_o = {n9802_o, n9803_o};
  assign n9805_o = {n9804_o, n9800_o, n9796_o, n9792_o, n9790_o, n9788_o, n9786_o, n9779_o, n9781_o, n9775_o, n9771_o, n9769_o, n9767_o, n9765_o, n9761_o, n9759_o, n9757_o, n9753_o, n9756_o, n9747_o, n9745_o, n9741_o, n9744_o, n9739_o, n9737_o, n9735_o, n9733_o, n9731_o, n9729_o, n9726_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1092:83  */
  assign n9806_o = n9805_o[100:91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1092:90  */
  assign n9807_o = n9806_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:37  */
  assign n9808_o = n7019_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1097:27  */
  assign n9810_o = n7019_o[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1097:29  */
  assign n9811_o = ~n9810_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1098:77  */
  assign n9812_o = ~n6927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1098:75  */
  assign n9813_o = {n6927_o, n9812_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1099:77  */
  assign n9814_o = ~n6840_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1099:75  */
  assign n9815_o = {n6840_o, n9814_o};
  assign n9816_o = n6928_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n9817_o = n10063_o ? n9815_o : n9816_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9818_o = n9822_o ? n9813_o : 2'b11;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9819_o = n9808_o ? 4'b1010 : 4'b1001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9821_o = n9808_o & n9811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1094:11  */
  assign n9822_o = n9808_o & n9811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:34  */
  assign n9824_o = n7019_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:41  */
  assign n9825_o = n9824_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9841_o = n9825_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9842_o = 1'b1 & n9841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9845_o = n9842_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:132:41  */
  assign n9853_o = n6274_o[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:133:41  */
  assign n9856_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:134:41  */
  assign n9858_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:135:41  */
  assign n9860_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:137:41  */
  assign n9862_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:138:41  */
  assign n9864_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:140:41  */
  assign n9866_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:141:41  */
  assign n9868_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:142:41  */
  assign n9871_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:143:41  */
  assign n9872_o = n6274_o[21:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:145:41  */
  assign n9874_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:41  */
  assign n9876_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:52  */
  assign n9877_o = n6274_o[18:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:46  */
  assign n9878_o = {n9876_o, n9877_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:73  */
  assign n9879_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:146:67  */
  assign n9880_o = {n9878_o, n9879_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:147:41  */
  assign n9883_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:149:41  */
  assign n9884_o = n6274_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:150:41  */
  assign n9886_o = n6274_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:151:41  */
  assign n9888_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:41  */
  assign n9890_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:52  */
  assign n9891_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:152:46  */
  assign n9892_o = {n9890_o, n9891_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:154:41  */
  assign n9894_o = n6274_o[9:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:155:41  */
  assign n9896_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:156:41  */
  assign n9898_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:41  */
  assign n9900_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:52  */
  assign n9901_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:157:46  */
  assign n9902_o = {n9900_o, n9901_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:41  */
  assign n9904_o = n6274_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:52  */
  assign n9905_o = n6274_o[6:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:159:46  */
  assign n9906_o = {n9904_o, n9905_o};
  assign n9908_o = n9854_o[69:62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:41  */
  assign n9909_o = n6274_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:52  */
  assign n9910_o = n6274_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:46  */
  assign n9911_o = {n9909_o, n9910_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:63  */
  assign n9912_o = n6274_o[11:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:160:57  */
  assign n9913_o = {n9911_o, n9912_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:161:41  */
  assign n9915_o = n6274_o[21:20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:163:41  */
  assign n9917_o = n6274_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:164:41  */
  assign n9919_o = n6274_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:41  */
  assign n9921_o = n6274_o[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:52  */
  assign n9922_o = n6274_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:166:46  */
  assign n9923_o = {n9921_o, n9922_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:41  */
  assign n9925_o = n6274_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:52  */
  assign n9926_o = n6274_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:167:46  */
  assign n9927_o = {n9925_o, n9926_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:41  */
  assign n9929_o = n6274_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:52  */
  assign n9930_o = n6274_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/inst_pkg.vhd:168:46  */
  assign n9931_o = {n9929_o, n9930_o};
  assign n9932_o = {n9931_o, n9927_o, n9923_o, n9919_o, n9917_o, n9915_o, n9913_o, n9906_o, n9908_o, n9902_o, n9898_o, n9896_o, n9894_o, n9892_o, n9888_o, n9886_o, n9884_o, n9880_o, n9883_o, n9874_o, n9872_o, n9868_o, n9871_o, n9866_o, n9864_o, n9862_o, n9860_o, n9858_o, n9856_o, n9853_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1108:83  */
  assign n9933_o = n9932_o[90:86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1108:90  */
  assign n9934_o = n9933_o[4:0];
  assign n9936_o = n6380_o[23:4];
  assign n9937_o = {1'b0, 16'b0000000000000000, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, 2'b00, n6488_o, 4'b1100, 29'b00000000000001011000110000000, n6930_o, n6665_o, n6577_o, n5390_o, n5378_o, 1'b0, n9934_o, 4'b0000, n9936_o, 4'b1001, n6269_o, n6266_o, n6276_o, n6379_o, n6337_o, n6317_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:74  */
  assign n9938_o = n9937_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:81  */
  assign n9939_o = n9938_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:85  */
  assign n9940_o = n9939_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1109:94  */
  assign n9941_o = n9940_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:12  */
  assign n9955_o = n9941_o == 5'b00000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:219:7  */
  assign n9958_o = n9955_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:218:5  */
  assign n9960_o = 1'b1 ? n9958_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1110:83  */
  assign n9962_o = n7019_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1110:90  */
  assign n9963_o = n9962_o[10:6];
  assign n9972_o = {27'b000000000000000000000000000, n9963_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:34  */
  assign n9974_o = n7019_o[68:50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:41  */
  assign n9975_o = n9974_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:27  */
  assign n9991_o = n9975_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:20  */
  assign n9992_o = 1'b1 & n9991_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:253:5  */
  assign n9995_o = n9992_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:83  */
  assign n9997_o = n7019_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:92  */
  assign n9998_o = n9997_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:112  */
  assign n9999_o = n7019_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:121  */
  assign n10000_o = n9999_o[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:99  */
  assign n10001_o = {n9998_o, n10000_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1117:83  */
  assign n10002_o = n7019_o[82:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1117:92  */
  assign n10003_o = n10002_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1116:126  */
  assign n10004_o = {n10001_o, n10003_o};
  assign n10013_o = {18'b000000000000000000, n10004_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:16  */
  assign n10016_o = r[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:23  */
  assign n10017_o = n10016_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:27  */
  assign n10018_o = n10017_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1121:33  */
  assign n10019_o = ~n10018_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10021_o = n10023_o ? 1'b1 : n6269_o;
  assign n10022_o = {4'b1011, n10013_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10023_o = n9995_o & n10019_o;
  assign n10024_o = n6928_o[3:0];
  assign n10025_o = {n10024_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10026_o = n9995_o ? n10022_o : n10025_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1112:9  */
  assign n10027_o = n9995_o ? 2'b11 : 2'b00;
  assign n10028_o = {n9960_o, n9934_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10029_o = n9845_o ? n9972_o : n6379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10030_o = n9845_o ? n6269_o : n10021_o;
  assign n10031_o = n6380_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10032_o = n9845_o ? 4'b1001 : n10031_o;
  assign n10033_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10034_o = n9845_o ? n10028_o : n10033_o;
  assign n10035_o = n6928_o[3:0];
  assign n10036_o = {n10035_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10037_o = n9845_o ? n10036_o : n10026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1103:9  */
  assign n10038_o = n9845_o ? 2'b00 : n10027_o;
  assign n10039_o = {n10032_o, n10030_o};
  assign n10040_o = {n9819_o, n9717_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10041_o = n10052_o ? n9807_o : n6317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10042_o = n9705_o ? n6379_o : n10029_o;
  assign n10043_o = n6380_o[3:0];
  assign n10044_o = {n10043_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10045_o = n9705_o ? n10044_o : n10039_o;
  assign n10046_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10047_o = n9705_o ? n10046_o : n10034_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10048_o = n9705_o ? n10040_o : n10037_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10050_o = n9705_o & n9821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1085:9  */
  assign n10051_o = n9705_o ? n9818_o : n10038_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10052_o = n9682_o & n9705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10053_o = n9682_o ? n10042_o : n6379_o;
  assign n10054_o = n6380_o[3:0];
  assign n10055_o = {n10054_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10056_o = n9682_o ? n10045_o : n10055_o;
  assign n10057_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10058_o = n9682_o ? n10047_o : n10057_o;
  assign n10059_o = n6928_o[3:0];
  assign n10060_o = {n10059_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10061_o = n9682_o ? n10048_o : n10060_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10063_o = n9682_o & n10050_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1081:7  */
  assign n10064_o = n9682_o ? n10051_o : 2'b00;
  assign n10065_o = {n9535_o, 2'b00, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10066_o = n9425_o ? n9528_o : n10041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10067_o = n9425_o ? n9439_o : n10053_o;
  assign n10068_o = n10056_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10069_o = n9425_o ? n6269_o : n10068_o;
  assign n10070_o = n10056_o[4:1];
  assign n10071_o = n10065_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10072_o = n9425_o ? n10071_o : n10070_o;
  assign n10073_o = n10065_o[7:4];
  assign n10074_o = n6380_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10075_o = n9425_o ? n10073_o : n10074_o;
  assign n10076_o = n6380_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10077_o = n9425_o ? n9531_o : n10076_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10078_o = n9425_o ? n9654_o : n10058_o;
  assign n10079_o = n6928_o[3:0];
  assign n10080_o = {n10079_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10081_o = n9425_o ? n10080_o : n10061_o;
  assign n10082_o = n6928_o[13:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10083_o = n9425_o ? n10082_o : n9817_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10084_o = n9425_o ? n9678_o : 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1041:7  */
  assign n10085_o = n9425_o ? n9679_o : n10064_o;
  assign n10086_o = {n10075_o, n10072_o, n10069_o};
  assign n10087_o = {n9421_o, n9419_o, n9416_o, n9414_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10088_o = n8045_o ? n6317_o : n10066_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10089_o = n8045_o ? n6379_o : n10067_o;
  assign n10090_o = n10086_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10091_o = n8045_o ? n9412_o : n10090_o;
  assign n10092_o = n10086_o[8:1];
  assign n10093_o = n6380_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10094_o = n8045_o ? n10093_o : n10092_o;
  assign n10095_o = n6380_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10096_o = n8045_o ? n10095_o : n10077_o;
  assign n10097_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10098_o = n8045_o ? n10097_o : n10078_o;
  assign n10099_o = n10087_o[35:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10100_o = n8045_o ? n10099_o : n10081_o;
  assign n10101_o = n10087_o[43:36];
  assign n10102_o = n6928_o[11:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10103_o = n8045_o ? n10101_o : n10102_o;
  assign n10104_o = n10087_o[45:44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10105_o = n8045_o ? n10104_o : n10083_o;
  assign n10106_o = n10087_o[57:46];
  assign n10107_o = n6928_o[25:14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10108_o = n8045_o ? n10106_o : n10107_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10109_o = n8045_o ? 4'b1100 : n10084_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:641:7  */
  assign n10110_o = n8045_o ? n9422_o : n10085_o;
  assign n10111_o = {n10094_o, n10091_o};
  assign n10112_o = {n10108_o, n10105_o, n10103_o, n10100_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10113_o = n7958_o ? n10088_o : n6317_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10114_o = n7958_o ? n10089_o : n6379_o;
  assign n10115_o = n6380_o[7:0];
  assign n10116_o = {n10115_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10117_o = n7958_o ? n10111_o : n10116_o;
  assign n10118_o = n6380_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10119_o = n7958_o ? n10096_o : n10118_o;
  assign n10120_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10121_o = n7958_o ? n10098_o : n10120_o;
  assign n10122_o = n6928_o[25:0];
  assign n10123_o = {n10122_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10124_o = n7958_o ? n10112_o : n10123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10125_o = n7958_o ? n10109_o : 4'b1100;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:640:5  */
  assign n10126_o = n7958_o ? n10110_o : 2'b00;
  assign n10127_o = {4'b1010, n7937_o};
  assign n10128_o = {n7930_o, n7928_o, n7881_o, n7880_o, n7882_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10129_o = n7877_o ? n6317_o : n10113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10130_o = n7877_o ? n6379_o : n10114_o;
  assign n10131_o = n10117_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10132_o = n7877_o ? n10127_o : n10131_o;
  assign n10133_o = n10117_o[8:5];
  assign n10134_o = n6380_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10135_o = n7877_o ? n10134_o : n10133_o;
  assign n10136_o = n6380_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10137_o = n7877_o ? n7894_o : n10136_o;
  assign n10138_o = n6380_o[22:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10139_o = n7877_o ? n10128_o : n10138_o;
  assign n10140_o = n6380_o[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10141_o = n7877_o ? n10140_o : n10119_o;
  assign n10142_o = n10121_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10143_o = n7877_o ? n6296_o : n10142_o;
  assign n10144_o = n10121_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10145_o = n7877_o ? n7931_o : n10144_o;
  assign n10146_o = n6928_o[25:0];
  assign n10147_o = {n10146_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10148_o = n7877_o ? n10147_o : n10124_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10149_o = n7877_o ? 4'b1100 : n10125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:616:5  */
  assign n10150_o = n7877_o ? 2'b00 : n10126_o;
  assign n10151_o = {n10135_o, n10132_o};
  assign n10152_o = {n10141_o, n10139_o};
  assign n10153_o = {n10145_o, n10143_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10154_o = n7854_o ? n6317_o : n10129_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10155_o = n7854_o ? n6379_o : n10130_o;
  assign n10156_o = n6380_o[7:0];
  assign n10157_o = {n10156_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10158_o = n7854_o ? n10157_o : n10151_o;
  assign n10159_o = n6380_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10160_o = n7854_o ? n10159_o : n10137_o;
  assign n10161_o = n6380_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10162_o = n7854_o ? n10161_o : n10152_o;
  assign n10163_o = {1'b0, n6296_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10164_o = n7854_o ? n10163_o : n10153_o;
  assign n10165_o = n6928_o[25:0];
  assign n10166_o = {n10165_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10167_o = n7854_o ? n10166_o : n10148_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10168_o = n7854_o ? 4'b1100 : n10149_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:609:5  */
  assign n10169_o = n7854_o ? 2'b00 : n10150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10170_o = n7801_o ? n6317_o : n10154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10171_o = n7801_o ? n6379_o : n10155_o;
  assign n10172_o = n10158_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10173_o = n7801_o ? n6269_o : n10172_o;
  assign n10174_o = n10158_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10175_o = n7801_o ? 4'b1000 : n10174_o;
  assign n10176_o = n10158_o[6:5];
  assign n10177_o = n6380_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10178_o = n7801_o ? n10177_o : n10176_o;
  assign n10179_o = n10158_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10180_o = n7801_o ? n7806_o : n10179_o;
  assign n10181_o = n6380_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10182_o = n7801_o ? n10181_o : n10160_o;
  assign n10183_o = n6380_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10184_o = n7801_o ? n10183_o : n10162_o;
  assign n10185_o = n10164_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10186_o = n7801_o ? n6296_o : n10185_o;
  assign n10187_o = n10164_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10188_o = n7801_o ? n7833_o : n10187_o;
  assign n10189_o = n6928_o[25:0];
  assign n10190_o = {n10189_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10191_o = n7801_o ? n10190_o : n10167_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10192_o = n7801_o ? 4'b1100 : n10168_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:595:5  */
  assign n10193_o = n7801_o ? 2'b00 : n10169_o;
  assign n10194_o = {n10180_o, n10178_o, n10175_o, n10173_o};
  assign n10195_o = {n10188_o, n10186_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10196_o = n7724_o ? n6317_o : n10170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10197_o = n7724_o ? n6379_o : n10171_o;
  assign n10198_o = n10194_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10199_o = n7724_o ? n6269_o : n10198_o;
  assign n10200_o = n10194_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10201_o = n7724_o ? 4'b0111 : n10200_o;
  assign n10202_o = n10194_o[6:5];
  assign n10203_o = n6380_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10204_o = n7724_o ? n10203_o : n10202_o;
  assign n10205_o = n10194_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10206_o = n7724_o ? n7729_o : n10205_o;
  assign n10207_o = n6380_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10208_o = n7724_o ? n10207_o : n10182_o;
  assign n10209_o = n6380_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10210_o = n7724_o ? n10209_o : n10184_o;
  assign n10211_o = n10195_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10212_o = n7724_o ? n6296_o : n10211_o;
  assign n10213_o = n10195_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10214_o = n7724_o ? n7756_o : n10213_o;
  assign n10215_o = n6928_o[25:0];
  assign n10216_o = {n10215_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10217_o = n7724_o ? n10216_o : n10191_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10218_o = n7724_o ? 4'b1100 : n10192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:581:5  */
  assign n10219_o = n7724_o ? 2'b00 : n10193_o;
  assign n10220_o = {n10206_o, n10204_o, n10201_o, n10199_o};
  assign n10221_o = {n10214_o, n10212_o};
  assign n10222_o = {n7630_o, 2'b00, 4'b0000};
  assign n10223_o = {n7679_o, n7668_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10224_o = n7624_o ? n6317_o : n10196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10225_o = n7624_o ? n6379_o : n10197_o;
  assign n10226_o = n10220_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10227_o = n7624_o ? n6269_o : n10226_o;
  assign n10228_o = n10220_o[8:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10229_o = n7624_o ? n10222_o : n10228_o;
  assign n10230_o = n6380_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10231_o = n7624_o ? 2'b00 : n10230_o;
  assign n10232_o = n6380_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10233_o = n7624_o ? n10232_o : n10208_o;
  assign n10234_o = n6380_o[23:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10235_o = n7624_o ? n10234_o : n10210_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10236_o = n7624_o ? n10223_o : 4'b0000;
  assign n10237_o = n10221_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10238_o = n7624_o ? n6296_o : n10237_o;
  assign n10239_o = n10221_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10240_o = n7624_o ? n7669_o : n10239_o;
  assign n10241_o = n6928_o[25:0];
  assign n10242_o = {n10241_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10243_o = n7624_o ? n10242_o : n10217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10244_o = n7624_o ? 4'b1100 : n10218_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:548:5  */
  assign n10245_o = n7624_o ? 2'b00 : n10219_o;
  assign n10246_o = {n10229_o, n10227_o};
  assign n10247_o = {n10233_o, n10231_o};
  assign n10248_o = {n10240_o, n10238_o, n10236_o, n10235_o};
  assign n10249_o = {1'b1, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10250_o = n7599_o ? n6317_o : n10224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10251_o = n7599_o ? n6379_o : n10225_o;
  assign n10252_o = n10246_o[6:0];
  assign n10253_o = n6380_o[5:0];
  assign n10254_o = {n10253_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10255_o = n7599_o ? n10254_o : n10252_o;
  assign n10256_o = n10246_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10257_o = n7599_o ? 2'b10 : n10256_o;
  assign n10258_o = n6380_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10259_o = n7599_o ? n10258_o : n10247_o;
  assign n10260_o = n6380_o[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10261_o = n7599_o ? n10249_o : n10260_o;
  assign n10262_o = n6380_o[23:16];
  assign n10263_o = {1'b0, n6296_o, 4'b0000, n10262_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10264_o = n7599_o ? n10263_o : n10248_o;
  assign n10265_o = n6928_o[25:0];
  assign n10266_o = {n10265_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10267_o = n7599_o ? n10266_o : n10243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10268_o = n7599_o ? 4'b1100 : n10244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:533:5  */
  assign n10269_o = n7599_o ? 2'b00 : n10245_o;
  assign n10270_o = {n10257_o, n10255_o};
  assign n10271_o = {n10264_o, n10261_o, n10259_o};
  assign n10272_o = {n7553_o, 2'b10, 4'b0000};
  assign n10273_o = {n7578_o, n7574_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10274_o = n7547_o ? n6317_o : n10250_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10275_o = n7547_o ? n6379_o : n10251_o;
  assign n10276_o = n10270_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10277_o = n7547_o ? n6269_o : n10276_o;
  assign n10278_o = n10270_o[8:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10279_o = n7547_o ? n10272_o : n10278_o;
  assign n10280_o = n10271_o[2:0];
  assign n10281_o = n6380_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10282_o = n7547_o ? n10281_o : n10280_o;
  assign n10283_o = n10271_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10284_o = n7547_o ? n10273_o : n10283_o;
  assign n10285_o = n10271_o[24:7];
  assign n10286_o = n6380_o[23:16];
  assign n10287_o = {1'b0, n6296_o, 4'b0000, n10286_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10288_o = n7547_o ? n10287_o : n10285_o;
  assign n10289_o = n6928_o[25:0];
  assign n10290_o = {n10289_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10291_o = n7547_o ? n10290_o : n10267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10292_o = n7547_o ? 4'b1100 : n10268_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:504:5  */
  assign n10293_o = n7547_o ? 2'b00 : n10269_o;
  assign n10294_o = {n10279_o, n10277_o};
  assign n10295_o = {n10288_o, n10284_o, n10282_o};
  assign n10296_o = {n7457_o, n7499_o};
  assign n10297_o = {n7504_o, 3'b001};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10298_o = n7452_o ? n6317_o : n10274_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10299_o = n7452_o ? n6379_o : n10275_o;
  assign n10300_o = n10294_o[4:0];
  assign n10301_o = n6380_o[3:0];
  assign n10302_o = {n10301_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10303_o = n7452_o ? n10302_o : n10300_o;
  assign n10304_o = n10294_o[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10305_o = n7452_o ? n10296_o : n10304_o;
  assign n10306_o = n10295_o[2:0];
  assign n10307_o = n6380_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10308_o = n7452_o ? n10307_o : n10306_o;
  assign n10309_o = n10295_o[6:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10310_o = n7452_o ? n10297_o : n10309_o;
  assign n10311_o = n10295_o[23:7];
  assign n10312_o = n6380_o[23:16];
  assign n10313_o = {n6296_o, 4'b0000, n10312_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10314_o = n7452_o ? n10313_o : n10311_o;
  assign n10315_o = n10295_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10316_o = n7452_o ? n7491_o : n10315_o;
  assign n10317_o = n6928_o[25:0];
  assign n10318_o = {n10317_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10319_o = n7452_o ? n10318_o : n10291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10320_o = n7452_o ? 4'b1100 : n10292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:473:5  */
  assign n10321_o = n7452_o ? 2'b00 : n10293_o;
  assign n10322_o = {n10305_o, n10303_o};
  assign n10323_o = {n10316_o, n10314_o, n10310_o, n10308_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10324_o = n7340_o ? n6317_o : n10298_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10325_o = n7340_o ? n6379_o : n10299_o;
  assign n10326_o = n10322_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10327_o = n7340_o ? n6269_o : n10326_o;
  assign n10328_o = n10322_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10329_o = n7340_o ? n7380_o : n10328_o;
  assign n10330_o = n10322_o[8:5];
  assign n10331_o = n6380_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10332_o = n7340_o ? n10331_o : n10330_o;
  assign n10333_o = n10323_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10334_o = n7340_o ? n7382_o : n10333_o;
  assign n10335_o = n10323_o[23:3];
  assign n10336_o = n6380_o[23:12];
  assign n10337_o = {n6296_o, 4'b0000, n10336_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10338_o = n7340_o ? n10337_o : n10335_o;
  assign n10339_o = n10323_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10340_o = n7340_o ? n7409_o : n10339_o;
  assign n10341_o = n6928_o[25:0];
  assign n10342_o = {n10341_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10343_o = n7340_o ? n10342_o : n10319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10344_o = n7340_o ? 4'b1100 : n10320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:447:5  */
  assign n10345_o = n7340_o ? 2'b00 : n10321_o;
  assign n10346_o = {n10332_o, n10329_o, n10327_o};
  assign n10347_o = {n10340_o, n10338_o, n10334_o};
  assign n10348_o = {1'b1, n7318_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10349_o = n7300_o ? n6317_o : n10324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10350_o = n7300_o ? n6379_o : n10325_o;
  assign n10351_o = n6380_o[7:0];
  assign n10352_o = {n10351_o, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10353_o = n7300_o ? n10352_o : n10346_o;
  assign n10354_o = n6380_o[23:9];
  assign n10355_o = {1'b0, n6296_o, 4'b0000, n10354_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10356_o = n7300_o ? n10355_o : n10347_o;
  assign n10357_o = n6928_o[25:0];
  assign n10358_o = {n10357_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10359_o = n7300_o ? n10358_o : n10343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10360_o = n7300_o ? 4'b1100 : n10344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10361_o = n7300_o ? 2'b00 : n10345_o;
  assign n10362_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:440:5  */
  assign n10363_o = n7300_o ? n10348_o : n10362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10364_o = n7185_o ? n6317_o : n10349_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10365_o = n7185_o ? n6379_o : n10350_o;
  assign n10366_o = n10353_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10367_o = n7185_o ? n6269_o : n10366_o;
  assign n10368_o = n10353_o[4:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10369_o = n7185_o ? n7195_o : n10368_o;
  assign n10370_o = n10353_o[6:5];
  assign n10371_o = n6380_o[5:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10372_o = n7185_o ? n10371_o : n10370_o;
  assign n10373_o = n10353_o[8:7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10374_o = n7185_o ? n7252_o : n10373_o;
  assign n10375_o = n10356_o[23:0];
  assign n10376_o = n6380_o[23:9];
  assign n10377_o = {n6296_o, 4'b0000, n10376_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10378_o = n7185_o ? n10377_o : n10375_o;
  assign n10379_o = n10356_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10380_o = n7185_o ? n7279_o : n10379_o;
  assign n10381_o = n6928_o[25:0];
  assign n10382_o = {n10381_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10383_o = n7185_o ? n10382_o : n10359_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10384_o = n7185_o ? 4'b1100 : n10360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10385_o = n7185_o ? 2'b00 : n10361_o;
  assign n10386_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:416:5  */
  assign n10387_o = n7185_o ? n10386_o : n10363_o;
  assign n10388_o = {n10374_o, n10372_o, n10369_o, n10367_o};
  assign n10389_o = {n10380_o, n10378_o};
  assign n10390_o = {n7114_o, n7110_o, n7100_o, n7074_o, n7070_o, 4'b0000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10391_o = n7065_o ? n6317_o : n10364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10392_o = n7065_o ? n6379_o : n10365_o;
  assign n10393_o = n10388_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10394_o = n7065_o ? n6269_o : n10393_o;
  assign n10395_o = n10388_o[8:1];
  assign n10396_o = n10390_o[7:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10397_o = n7065_o ? n10396_o : n10395_o;
  assign n10398_o = n10390_o[8];
  assign n10399_o = n6380_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10400_o = n7065_o ? n10398_o : n10399_o;
  assign n10401_o = n10389_o[2:0];
  assign n10402_o = n10390_o[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10403_o = n7065_o ? n10402_o : n10401_o;
  assign n10404_o = n10389_o[23:3];
  assign n10405_o = n6380_o[23:12];
  assign n10406_o = {n6296_o, 4'b0000, n10405_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10407_o = n7065_o ? n10406_o : n10404_o;
  assign n10408_o = n10389_o[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10409_o = n7065_o ? n7140_o : n10408_o;
  assign n10410_o = n6928_o[25:0];
  assign n10411_o = {n10410_o, n6930_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10412_o = n7065_o ? n10411_o : n10383_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10413_o = n7065_o ? 4'b1100 : n10384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10414_o = n7065_o ? 2'b00 : n10385_o;
  assign n10415_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:375:5  */
  assign n10416_o = n7065_o ? n10415_o : n10387_o;
  assign n10417_o = {n10409_o, n10407_o, n10403_o, n10400_o, n10397_o, n10394_o};
  assign n10418_o = {16'b0000000000000000, 32'b00000000000000000000000000000000, 5'b00000, 5'b00000};
  assign n10419_o = {32'b00000000000000000000000000000000, 4'b0000, 4'b0000};
  assign n10420_o = n10418_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10421_o = n7029_o ? n10420_o : n10391_o;
  assign n10422_o = n10418_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10423_o = n7029_o ? n10422_o : n6337_o;
  assign n10424_o = n10418_o[41:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10425_o = n7029_o ? n10424_o : n10392_o;
  assign n10426_o = n10418_o[57:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10427_o = n7029_o ? n10426_o : n6276_o;
  assign n10428_o = n10417_o[28:0];
  assign n10429_o = {4'b0000, 24'b000000000000100000000000, n6269_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10430_o = n7029_o ? n10429_o : n10428_o;
  assign n10431_o = n10417_o[33:29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10432_o = n7029_o ? 5'b00000 : n10431_o;
  assign n10433_o = n10417_o[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10434_o = n7029_o ? 1'b0 : n10433_o;
  assign n10435_o = n10419_o[7:0];
  assign n10436_o = {n6665_o, n6577_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10437_o = n7029_o ? n10435_o : n10436_o;
  assign n10438_o = n10412_o[31:0];
  assign n10439_o = n10419_o[39:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10440_o = n7029_o ? n10439_o : n10438_o;
  assign n10441_o = n10412_o[57:32];
  assign n10442_o = n6928_o[25:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10443_o = n7029_o ? n10442_o : n10441_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10444_o = n7029_o ? 4'b1100 : n10413_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10445_o = n7029_o ? 4'b0000 : n6488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10446_o = n7029_o ? 2'b00 : n10414_o;
  assign n10447_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:358:5  */
  assign n10448_o = n7029_o ? n10447_o : n10416_o;
  assign n10449_o = {n10427_o, n10425_o, n10423_o, n10421_o};
  assign n10450_o = {n10434_o, n10432_o, n10430_o};
  assign n10451_o = {n10443_o, n10440_o, n10437_o};
  assign n10452_o = {n10446_o, n10445_o, n10444_o};
  assign n10453_o = n7022_o[57:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10454_o = n7021_o ? n10453_o : n10449_o;
  assign n10455_o = n7022_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10456_o = n7021_o ? n10455_o : n6266_o;
  assign n10457_o = n7022_o[93:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10458_o = n7021_o ? n10457_o : n10450_o;
  assign n10459_o = n7022_o[131:94];
  assign n10460_o = {n5390_o, n5378_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10461_o = n7021_o ? n10459_o : n10460_o;
  assign n10462_o = n6928_o[25:0];
  assign n10463_o = {n10462_o, n6930_o, n6665_o, n6577_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10464_o = n7021_o ? n10463_o : n10451_o;
  assign n10465_o = {2'b00, n6488_o, 4'b1100};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10466_o = n7021_o ? n10465_o : n10452_o;
  assign n10467_o = {1'b0, 16'b0000000000000000};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:339:5  */
  assign n10468_o = n7021_o ? n10467_o : n10448_o;
  assign n10469_o = n6928_o[28:26];
  assign n10470_o = {n10468_o, n5319_o, 1'b1, n5315_o, n5311_o, n5395_o, n5386_o, n10466_o, n10469_o, n10464_o, n10461_o, n10458_o, n10456_o, n10454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:10  */
  assign n10471_o = n10470_o[280:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:17  */
  assign n10472_o = n10471_o[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:21  */
  assign n10473_o = n10472_o[59];
  assign n10474_o = {n6274_o, n6276_o};
  assign n10475_o = {n5315_o, n5311_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1135:5  */
  assign n10476_o = n10473_o ? n10474_o : n10475_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1146:19  */
  assign n10477_o = r[280:0];
  assign n10478_o = {n10468_o, n5319_o, 1'b1, n10476_o, n5395_o, n5386_o, n10466_o, n10469_o, n10464_o, n10461_o, n10458_o, n10456_o, n10454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1156:18  */
  assign n10488_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1160:9  */
  assign n10491_o = init_i ? 350'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  assign n10497_o = en_i ? n10491_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1158:5  */
  always @(posedge clk_i or posedge n10488_o)
    if (n10488_o)
      n10498_q <= 350'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000010110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n10498_q <= n10497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/decode.vhd:1156:5  */
  assign n10499_o = {en_i, n5251_o, n5248_o, wb_dat_d, n5245_o, n5241_o, n5238_o};
  assign n10500_o = {en_i, n5276_o, n5273_o, wb_vec_dat_d, n5270_o, n5266_o, n5263_o};
endmodule

module fetch
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  fetch_i_hazard,
   input  fetch_i_stall,
   input  fetch_i_branch,
   input  [15:0] fetch_i_branch_target,
   output [15:0] fetch_o_pc,
   output [15:0] imem_o_adr,
   output imem_o_ena);
  wire [18:0] n5184_o;
  wire [15:0] n5186_o;
  wire [15:0] n5188_o;
  wire n5189_o;
  wire [15:0] r;
  wire [15:0] rin;
  wire n5193_o;
  wire n5194_o;
  wire n5195_o;
  wire [15:0] n5196_o;
  wire n5197_o;
  wire [15:0] n5198_o;
  wire [13:0] n5199_o;
  wire [13:0] n5201_o;
  wire [15:0] n5203_o;
  wire [15:0] n5204_o;
  wire [15:0] n5205_o;
  wire [15:0] n5206_o;
  wire n5212_o;
  wire [15:0] n5215_o;
  wire [15:0] n5221_o;
  reg [15:0] n5222_q;
  wire [16:0] n5223_o;
  assign fetch_o_pc = n5186_o;
  assign imem_o_adr = n5188_o;
  assign imem_o_ena = n5189_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign n5184_o = {fetch_i_branch_target, fetch_i_branch, fetch_i_stall, fetch_i_hazard};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign n5186_o = n5206_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign n5188_o = n5223_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign n5189_o = n5223_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:30:10  */
  assign r = n5222_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:30:13  */
  assign rin = n5205_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:16  */
  assign n5193_o = n5184_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:40  */
  assign n5194_o = n5184_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:29  */
  assign n5195_o = n5193_o | n5194_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:46:19  */
  assign n5196_o = r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:47:19  */
  assign n5197_o = n5184_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:48:34  */
  assign n5198_o = n5184_o[18:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:22  */
  assign n5199_o = r[15:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:43  */
  assign n5201_o = n5199_o + 14'b00000000000001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:50:48  */
  assign n5203_o = {n5201_o, 2'b00};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:47:5  */
  assign n5204_o = n5197_o ? n5198_o : n5203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:45:5  */
  assign n5205_o = n5195_o ? n5196_o : n5204_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:56:41  */
  assign n5206_o = r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:67:18  */
  assign n5212_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:71:9  */
  assign n5215_o = init_i ? 16'b1111111111111111 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:69:5  */
  assign n5221_o = en_i ? n5215_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:69:5  */
  always @(posedge clk_i or posedge n5212_o)
    if (n5212_o)
      n5222_q <= 16'b1111111111111111;
    else
      n5222_q <= n5221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/fetch.vhd:67:5  */
  assign n5223_o = {en_i, n5205_o};
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_8192_0_0_3_3_40_0_0_3_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n5051;
  wire [31:0] tx_unit_n5052;
  wire [4:0] tx_unit_n5053;
  wire tx_unit_n5054;
  wire tx_unit_n5055;
  wire tx_unit_n5056;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n5069;
  wire tx_fifo_mux_n5070;
  wire tx_fifo_mux_n5071;
  wire tx_fifo_mux_n5072;
  wire tx_fifo_mux_n5073;
  wire [31:0] tx_fifo_mux_n5074;
  wire [4:0] tx_fifo_mux_n5075;
  wire tx_fifo_mux_n5076;
  wire tx_fifo_mux_n5077;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n5098;
  wire [31:0] rx_unit_n5099;
  wire [4:0] rx_unit_n5100;
  wire rx_unit_n5101;
  wire rx_unit_n5102;
  wire [31:0] rx_unit_n5103;
  wire [4:0] rx_unit_n5104;
  wire rx_unit_n5105;
  wire rx_unit_n5106;
  wire rx_unit_n5107;
  wire [31:0] rx_unit_n5108;
  wire [4:0] rx_unit_n5109;
  wire [15:0] rx_unit_n5110;
  wire rx_unit_n5111;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n5140;
  wire rx_fifo_mux_n5141;
  wire rx_fifo_mux_n5142;
  wire rx_fifo_mux_n5143;
  wire rx_fifo_mux_n5144;
  wire [31:0] rx_fifo_mux_n5145;
  wire [4:0] rx_fifo_mux_n5146;
  wire rx_fifo_mux_n5147;
  wire rx_fifo_mux_n5148;
  wire rx_fifo_mux_n5149;
  wire [31:0] rx_fifo_mux_n5150;
  wire [4:0] rx_fifo_mux_n5151;
  wire rx_fifo_mux_n5152;
  wire rx_fifo_mux_n5153;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n5071;
  assign agent_one_p_out = tx_fifo_mux_n5072;
  assign bus_av_out = tx_unit_n5051;
  assign bus_data_out = tx_unit_n5052;
  assign bus_comm_out = tx_unit_n5053;
  assign bus_lock_out = tx_unit_n5054;
  assign bus_full_out = rx_unit_n5111;
  assign agent_av_out = rx_fifo_mux_n5149;
  assign agent_data_out = rx_fifo_mux_n5150;
  assign agent_comm_out = rx_fifo_mux_n5151;
  assign agent_empty_out = rx_fifo_mux_n5152;
  assign agent_one_d_out = rx_fifo_mux_n5153;
  assign agent_msg_av_out = rx_fifo_mux_n5144;
  assign agent_msg_data_out = rx_fifo_mux_n5145;
  assign agent_msg_comm_out = rx_fifo_mux_n5146;
  assign agent_msg_empty_out = rx_fifo_mux_n5147;
  assign agent_msg_one_d_out = rx_fifo_mux_n5148;
  assign agent_msg_full_out = tx_fifo_mux_n5070;
  assign agent_msg_one_p_out = tx_fifo_mux_n5069;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n5073; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n5074; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n5075; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n5056; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n5076; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n5077; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n5098; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n5099; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n5100; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n5101; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n5141; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n5140; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n5102; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n5103; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n5104; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n5105; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n5143; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n5142; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n5055; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n5109; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n5108; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n5110; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n5107; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n5106; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n5051 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n5052 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n5053 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n5054 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n5055 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n5056 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_3_8192_6_32_16_5_6_5_3_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n5069 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n5070 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n5071 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n5072 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n5073 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n5074 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n5075 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n5076 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n5077 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n5098 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n5099 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n5100 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n5101 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n5102 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n5103 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n5104 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n5105 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n5106 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n5107 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n5108 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n5109 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n5110 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n5111 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_3_0_0_8192_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n5140 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n5141 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n5142 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n5143 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n5144 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n5145 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n5146 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n5147 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n5148 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n5149 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n5150 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n5151 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n5152 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n5153 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_4096_0_0_3_2_40_0_0_2_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n4896;
  wire [31:0] tx_unit_n4897;
  wire [4:0] tx_unit_n4898;
  wire tx_unit_n4899;
  wire tx_unit_n4900;
  wire tx_unit_n4901;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n4914;
  wire tx_fifo_mux_n4915;
  wire tx_fifo_mux_n4916;
  wire tx_fifo_mux_n4917;
  wire tx_fifo_mux_n4918;
  wire [31:0] tx_fifo_mux_n4919;
  wire [4:0] tx_fifo_mux_n4920;
  wire tx_fifo_mux_n4921;
  wire tx_fifo_mux_n4922;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n4943;
  wire [31:0] rx_unit_n4944;
  wire [4:0] rx_unit_n4945;
  wire rx_unit_n4946;
  wire rx_unit_n4947;
  wire [31:0] rx_unit_n4948;
  wire [4:0] rx_unit_n4949;
  wire rx_unit_n4950;
  wire rx_unit_n4951;
  wire rx_unit_n4952;
  wire [31:0] rx_unit_n4953;
  wire [4:0] rx_unit_n4954;
  wire [15:0] rx_unit_n4955;
  wire rx_unit_n4956;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n4985;
  wire rx_fifo_mux_n4986;
  wire rx_fifo_mux_n4987;
  wire rx_fifo_mux_n4988;
  wire rx_fifo_mux_n4989;
  wire [31:0] rx_fifo_mux_n4990;
  wire [4:0] rx_fifo_mux_n4991;
  wire rx_fifo_mux_n4992;
  wire rx_fifo_mux_n4993;
  wire rx_fifo_mux_n4994;
  wire [31:0] rx_fifo_mux_n4995;
  wire [4:0] rx_fifo_mux_n4996;
  wire rx_fifo_mux_n4997;
  wire rx_fifo_mux_n4998;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n4916;
  assign agent_one_p_out = tx_fifo_mux_n4917;
  assign bus_av_out = tx_unit_n4896;
  assign bus_data_out = tx_unit_n4897;
  assign bus_comm_out = tx_unit_n4898;
  assign bus_lock_out = tx_unit_n4899;
  assign bus_full_out = rx_unit_n4956;
  assign agent_av_out = rx_fifo_mux_n4994;
  assign agent_data_out = rx_fifo_mux_n4995;
  assign agent_comm_out = rx_fifo_mux_n4996;
  assign agent_empty_out = rx_fifo_mux_n4997;
  assign agent_one_d_out = rx_fifo_mux_n4998;
  assign agent_msg_av_out = rx_fifo_mux_n4989;
  assign agent_msg_data_out = rx_fifo_mux_n4990;
  assign agent_msg_comm_out = rx_fifo_mux_n4991;
  assign agent_msg_empty_out = rx_fifo_mux_n4992;
  assign agent_msg_one_d_out = rx_fifo_mux_n4993;
  assign agent_msg_full_out = tx_fifo_mux_n4915;
  assign agent_msg_one_p_out = tx_fifo_mux_n4914;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n4918; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n4919; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n4920; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n4901; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n4921; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n4922; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n4943; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n4944; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n4945; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n4946; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n4986; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n4985; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n4947; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n4948; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n4949; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n4950; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n4988; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n4987; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n4900; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n4954; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n4953; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n4955; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n4952; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n4951; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n4896 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n4897 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n4898 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n4899 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n4900 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n4901 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_2_4096_6_32_16_5_6_5_2_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n4914 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n4915 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n4916 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n4917 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n4918 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n4919 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n4920 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n4921 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n4922 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n4943 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n4944 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n4945 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n4946 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n4947 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n4948 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n4949 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n4950 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n4951 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n4952 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n4953 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n4954 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n4955 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n4956 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_2_0_0_4096_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n4985 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n4986 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n4987 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n4988 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n4989 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n4990 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n4991 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n4992 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n4993 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n4994 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n4995 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n4996 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n4997 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n4998 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_0_0_0_3_1_40_0_0_1_6_0_0_1_1_0_0_0_0
  (input  bus_clk,
   input  agent_clk,
   input  bus_sync_clk,
   input  agent_sync_clk,
   input  rst_n,
   input  bus_av_in,
   input  [31:0] bus_data_in,
   input  [4:0] bus_comm_in,
   input  bus_full_in,
   input  bus_lock_in,
   input  agent_av_in,
   input  [31:0] agent_data_in,
   input  [4:0] agent_comm_in,
   input  agent_we_in,
   input  agent_msg_av_in,
   input  [31:0] agent_msg_data_in,
   input  [4:0] agent_msg_comm_in,
   input  agent_msg_we_in,
   input  agent_msg_re_in,
   input  agent_re_in,
   output agent_full_out,
   output agent_one_p_out,
   output bus_av_out,
   output [31:0] bus_data_out,
   output [4:0] bus_comm_out,
   output bus_lock_out,
   output bus_full_out,
   output agent_av_out,
   output [31:0] agent_data_out,
   output [4:0] agent_comm_out,
   output agent_empty_out,
   output agent_one_d_out,
   output agent_msg_av_out,
   output [31:0] agent_msg_data_out,
   output [4:0] agent_msg_comm_out,
   output agent_msg_empty_out,
   output agent_msg_one_d_out,
   output agent_msg_full_out,
   output agent_msg_one_p_out);
  wire av_fifo_tx;
  wire [31:0] data_fifo_tx;
  wire [4:0] comm_fifo_tx;
  wire re_tx_fifo;
  wire empty_fifo_tx;
  wire one_d_fifo_tx;
  wire av_0_rx_fifo;
  wire [31:0] data_0_rx_fifo;
  wire [4:0] comm_0_rx_fifo;
  wire we_0_rx_fifo;
  wire full_0_fifo_rx;
  wire one_0_p_fifo_rx;
  wire av_1_rx_fifo;
  wire [31:0] data_1_rx_fifo;
  wire [4:0] comm_1_rx_fifo;
  wire we_1_rx_fifo;
  wire full_1_fifo_rx;
  wire one_1_p_fifo_rx;
  wire cfg_rd_rdy_tx_rx;
  wire [4:0] cfg_addr_rx_tx;
  wire [31:0] cfg_data_rx_tx;
  wire [15:0] cfg_ret_addr_rx_tx;
  wire cfg_re_rx_tx;
  wire cfg_we_rx_tx;
  wire tx_unit_n4741;
  wire [31:0] tx_unit_n4742;
  wire [4:0] tx_unit_n4743;
  wire tx_unit_n4744;
  wire tx_unit_n4745;
  wire tx_unit_n4746;
  wire tx_unit_av_out;
  wire [31:0] tx_unit_data_out;
  wire [4:0] tx_unit_comm_out;
  wire tx_unit_lock_out;
  wire tx_unit_cfg_rd_rdy_out;
  wire tx_unit_re_out;
  wire tx_fifo_mux_n4759;
  wire tx_fifo_mux_n4760;
  wire tx_fifo_mux_n4761;
  wire tx_fifo_mux_n4762;
  wire tx_fifo_mux_n4763;
  wire [31:0] tx_fifo_mux_n4764;
  wire [4:0] tx_fifo_mux_n4765;
  wire tx_fifo_mux_n4766;
  wire tx_fifo_mux_n4767;
  wire tx_fifo_mux_full_0_out;
  wire tx_fifo_mux_one_p_0_out;
  wire tx_fifo_mux_full_1_out;
  wire tx_fifo_mux_one_p_1_out;
  wire tx_fifo_mux_av_out;
  wire [31:0] tx_fifo_mux_data_out;
  wire [4:0] tx_fifo_mux_comm_out;
  wire tx_fifo_mux_empty_out;
  wire tx_fifo_mux_one_d_out;
  wire tx_fifo_mux_debug_out;
  wire rx_unit_n4788;
  wire [31:0] rx_unit_n4789;
  wire [4:0] rx_unit_n4790;
  wire rx_unit_n4791;
  wire rx_unit_n4792;
  wire [31:0] rx_unit_n4793;
  wire [4:0] rx_unit_n4794;
  wire rx_unit_n4795;
  wire rx_unit_n4796;
  wire rx_unit_n4797;
  wire [31:0] rx_unit_n4798;
  wire [4:0] rx_unit_n4799;
  wire [15:0] rx_unit_n4800;
  wire rx_unit_n4801;
  wire rx_unit_av_0_out;
  wire [31:0] rx_unit_data_0_out;
  wire [4:0] rx_unit_comm_0_out;
  wire rx_unit_we_0_out;
  wire rx_unit_av_1_out;
  wire [31:0] rx_unit_data_1_out;
  wire [4:0] rx_unit_comm_1_out;
  wire rx_unit_we_1_out;
  wire rx_unit_cfg_we_out;
  wire rx_unit_cfg_re_out;
  wire [31:0] rx_unit_cfg_data_out;
  wire [4:0] rx_unit_cfg_addr_out;
  wire [15:0] rx_unit_cfg_ret_addr_out;
  wire rx_unit_full_out;
  wire rx_fifo_mux_n4830;
  wire rx_fifo_mux_n4831;
  wire rx_fifo_mux_n4832;
  wire rx_fifo_mux_n4833;
  wire rx_fifo_mux_n4834;
  wire [31:0] rx_fifo_mux_n4835;
  wire [4:0] rx_fifo_mux_n4836;
  wire rx_fifo_mux_n4837;
  wire rx_fifo_mux_n4838;
  wire rx_fifo_mux_n4839;
  wire [31:0] rx_fifo_mux_n4840;
  wire [4:0] rx_fifo_mux_n4841;
  wire rx_fifo_mux_n4842;
  wire rx_fifo_mux_n4843;
  wire rx_fifo_mux_one_p_0_out;
  wire rx_fifo_mux_full_0_out;
  wire rx_fifo_mux_one_p_1_out;
  wire rx_fifo_mux_full_1_out;
  wire rx_fifo_mux_av_0_out;
  wire [31:0] rx_fifo_mux_data_0_out;
  wire [4:0] rx_fifo_mux_comm_0_out;
  wire rx_fifo_mux_empty_0_out;
  wire rx_fifo_mux_one_d_0_out;
  wire rx_fifo_mux_av_1_out;
  wire [31:0] rx_fifo_mux_data_1_out;
  wire [4:0] rx_fifo_mux_comm_1_out;
  wire rx_fifo_mux_empty_1_out;
  wire rx_fifo_mux_debug_out;
  wire rx_fifo_mux_one_d_1_out;
  assign agent_full_out = tx_fifo_mux_n4761;
  assign agent_one_p_out = tx_fifo_mux_n4762;
  assign bus_av_out = tx_unit_n4741;
  assign bus_data_out = tx_unit_n4742;
  assign bus_comm_out = tx_unit_n4743;
  assign bus_lock_out = tx_unit_n4744;
  assign bus_full_out = rx_unit_n4801;
  assign agent_av_out = rx_fifo_mux_n4839;
  assign agent_data_out = rx_fifo_mux_n4840;
  assign agent_comm_out = rx_fifo_mux_n4841;
  assign agent_empty_out = rx_fifo_mux_n4842;
  assign agent_one_d_out = rx_fifo_mux_n4843;
  assign agent_msg_av_out = rx_fifo_mux_n4834;
  assign agent_msg_data_out = rx_fifo_mux_n4835;
  assign agent_msg_comm_out = rx_fifo_mux_n4836;
  assign agent_msg_empty_out = rx_fifo_mux_n4837;
  assign agent_msg_one_d_out = rx_fifo_mux_n4838;
  assign agent_msg_full_out = tx_fifo_mux_n4760;
  assign agent_msg_one_p_out = tx_fifo_mux_n4759;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:457:10  */
  assign av_fifo_tx = tx_fifo_mux_n4763; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:458:10  */
  assign data_fifo_tx = tx_fifo_mux_n4764; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:459:10  */
  assign comm_fifo_tx = tx_fifo_mux_n4765; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:460:10  */
  assign re_tx_fifo = tx_unit_n4746; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:461:10  */
  assign empty_fifo_tx = tx_fifo_mux_n4766; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:462:10  */
  assign one_d_fifo_tx = tx_fifo_mux_n4767; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:465:10  */
  assign av_0_rx_fifo = rx_unit_n4788; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:466:10  */
  assign data_0_rx_fifo = rx_unit_n4789; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:467:10  */
  assign comm_0_rx_fifo = rx_unit_n4790; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:468:10  */
  assign we_0_rx_fifo = rx_unit_n4791; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:469:10  */
  assign full_0_fifo_rx = rx_fifo_mux_n4831; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:470:10  */
  assign one_0_p_fifo_rx = rx_fifo_mux_n4830; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:472:10  */
  assign av_1_rx_fifo = rx_unit_n4792; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:473:10  */
  assign data_1_rx_fifo = rx_unit_n4793; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:474:10  */
  assign comm_1_rx_fifo = rx_unit_n4794; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:475:10  */
  assign we_1_rx_fifo = rx_unit_n4795; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:476:10  */
  assign full_1_fifo_rx = rx_fifo_mux_n4833; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:477:10  */
  assign one_1_p_fifo_rx = rx_fifo_mux_n4832; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:480:10  */
  assign cfg_rd_rdy_tx_rx = tx_unit_n4745; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:483:10  */
  assign cfg_addr_rx_tx = rx_unit_n4799; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:484:10  */
  assign cfg_data_rx_tx = rx_unit_n4798; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:486:10  */
  assign cfg_ret_addr_rx_tx = rx_unit_n4800; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:487:10  */
  assign cfg_re_rx_tx = rx_unit_n4797; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:488:10  */
  assign cfg_we_rx_tx = rx_unit_n4796; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:553:19  */
  assign tx_unit_n4741 = tx_unit_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:551:19  */
  assign tx_unit_n4742 = tx_unit_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:552:19  */
  assign tx_unit_n4743 = tx_unit_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:554:19  */
  assign tx_unit_n4744 = tx_unit_lock_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:557:25  */
  assign tx_unit_n4745 = tx_unit_cfg_rd_rdy_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:564:17  */
  assign tx_unit_n4746 = tx_unit_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:497:3  */
  transmitter_1_0_6_32_16_5_6_5_1_0_40_0_3_1_0_0_1_0_0_0_0 tx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .lock_in(bus_lock_in),
    .full_in(bus_full_in),
    .cfg_data_in(cfg_data_rx_tx),
    .cfg_addr_in(cfg_addr_rx_tx),
    .cfg_ret_addr_in(cfg_ret_addr_rx_tx),
    .cfg_re_in(cfg_re_rx_tx),
    .cfg_we_in(cfg_we_rx_tx),
    .av_in(av_fifo_tx),
    .data_in(data_fifo_tx),
    .comm_in(comm_fifo_tx),
    .empty_in(empty_fifo_tx),
    .one_d_in(one_d_fifo_tx),
    .av_out(tx_unit_av_out),
    .data_out(tx_unit_data_out),
    .comm_out(tx_unit_comm_out),
    .lock_out(tx_unit_lock_out),
    .cfg_rd_rdy_out(tx_unit_cfg_rd_rdy_out),
    .re_out(tx_unit_re_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:604:22  */
  assign tx_fifo_mux_n4759 = tx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:605:22  */
  assign tx_fifo_mux_n4760 = tx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:612:22  */
  assign tx_fifo_mux_n4761 = tx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:611:22  */
  assign tx_fifo_mux_n4762 = tx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:617:20  */
  assign tx_fifo_mux_n4763 = tx_fifo_mux_av_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:615:20  */
  assign tx_fifo_mux_n4764 = tx_fifo_mux_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:616:20  */
  assign tx_fifo_mux_n4765 = tx_fifo_mux_comm_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:618:20  */
  assign tx_fifo_mux_n4766 = tx_fifo_mux_empty_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:619:20  */
  assign tx_fifo_mux_n4767 = tx_fifo_mux_one_d_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:580:3  */
  double_fifo_mux_rd_0_1_1_8_8_32_0_5_0 tx_fifo_mux (
    .clk_re(bus_clk),
    .clk_we(agent_clk),
    .clk_re_pls(bus_sync_clk),
    .clk_we_pls(agent_sync_clk),
    .rst_n(rst_n),
    .av_0_in(agent_msg_av_in),
    .data_0_in(agent_msg_data_in),
    .comm_0_in(agent_msg_comm_in),
    .we_0_in(agent_msg_we_in),
    .av_1_in(agent_av_in),
    .data_1_in(agent_data_in),
    .comm_1_in(agent_comm_in),
    .we_1_in(agent_we_in),
    .re_in(re_tx_fifo),
    .full_0_out(tx_fifo_mux_full_0_out),
    .one_p_0_out(tx_fifo_mux_one_p_0_out),
    .full_1_out(tx_fifo_mux_full_1_out),
    .one_p_1_out(tx_fifo_mux_one_p_1_out),
    .av_out(tx_fifo_mux_av_out),
    .data_out(tx_fifo_mux_data_out),
    .comm_out(tx_fifo_mux_comm_out),
    .empty_out(tx_fifo_mux_empty_out),
    .one_d_out(tx_fifo_mux_one_d_out),
    .debug_out());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:657:21  */
  assign rx_unit_n4788 = rx_unit_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:658:21  */
  assign rx_unit_n4789 = rx_unit_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:659:21  */
  assign rx_unit_n4790 = rx_unit_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:660:21  */
  assign rx_unit_n4791 = rx_unit_we_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:664:21  */
  assign rx_unit_n4792 = rx_unit_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:665:21  */
  assign rx_unit_n4793 = rx_unit_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:666:21  */
  assign rx_unit_n4794 = rx_unit_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:667:21  */
  assign rx_unit_n4795 = rx_unit_we_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:675:27  */
  assign rx_unit_n4796 = rx_unit_cfg_we_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:676:27  */
  assign rx_unit_n4797 = rx_unit_cfg_re_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:673:27  */
  assign rx_unit_n4798 = rx_unit_cfg_data_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:672:27  */
  assign rx_unit_n4799 = rx_unit_cfg_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:674:27  */
  assign rx_unit_n4800 = rx_unit_cfg_ret_addr_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:677:27  */
  assign rx_unit_n4801 = rx_unit_full_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:627:3  */
  receiver_1_0_0_0_0_6_32_16_5_0_0_0_0 rx_unit (
    .clk(bus_clk),
    .rst_n(rst_n),
    .av_in(bus_av_in),
    .data_in(bus_data_in),
    .comm_in(bus_comm_in),
    .cfg_rd_rdy_in(cfg_rd_rdy_tx_rx),
    .full_0_in(full_0_fifo_rx),
    .one_p_0_in(one_0_p_fifo_rx),
    .full_1_in(full_1_fifo_rx),
    .one_p_1_in(one_1_p_fifo_rx),
    .bus_full_in(bus_full_in),
    .av_0_out(rx_unit_av_0_out),
    .data_0_out(rx_unit_data_0_out),
    .comm_0_out(rx_unit_comm_0_out),
    .we_0_out(rx_unit_we_0_out),
    .av_1_out(rx_unit_av_1_out),
    .data_1_out(rx_unit_data_1_out),
    .comm_1_out(rx_unit_comm_1_out),
    .we_1_out(rx_unit_we_1_out),
    .cfg_we_out(rx_unit_cfg_we_out),
    .cfg_re_out(rx_unit_cfg_re_out),
    .cfg_data_out(rx_unit_cfg_data_out),
    .cfg_addr_out(rx_unit_cfg_addr_out),
    .cfg_ret_addr_out(rx_unit_cfg_ret_addr_out),
    .full_out(rx_unit_full_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:706:22  */
  assign rx_fifo_mux_n4830 = rx_fifo_mux_one_p_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:705:22  */
  assign rx_fifo_mux_n4831 = rx_fifo_mux_full_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:713:22  */
  assign rx_fifo_mux_n4832 = rx_fifo_mux_one_p_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:712:22  */
  assign rx_fifo_mux_n4833 = rx_fifo_mux_full_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:716:22  */
  assign rx_fifo_mux_n4834 = rx_fifo_mux_av_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:717:22  */
  assign rx_fifo_mux_n4835 = rx_fifo_mux_data_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:718:22  */
  assign rx_fifo_mux_n4836 = rx_fifo_mux_comm_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:719:22  */
  assign rx_fifo_mux_n4837 = rx_fifo_mux_empty_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:720:22  */
  assign rx_fifo_mux_n4838 = rx_fifo_mux_one_d_0_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:723:22  */
  assign rx_fifo_mux_n4839 = rx_fifo_mux_av_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:724:22  */
  assign rx_fifo_mux_n4840 = rx_fifo_mux_data_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:725:22  */
  assign rx_fifo_mux_n4841 = rx_fifo_mux_comm_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:726:22  */
  assign rx_fifo_mux_n4842 = rx_fifo_mux_empty_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:727:22  */
  assign rx_fifo_mux_n4843 = rx_fifo_mux_one_d_1_out; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/hibi/rtl/hibi_wrapper_r1.vhd:682:3  */
  double_fifo_demux_wr_0_1_1_8_8_32_0_5 rx_fifo_mux (
    .clk_re(agent_clk),
    .clk_we(bus_clk),
    .clk_re_pls(agent_sync_clk),
    .clk_we_pls(bus_sync_clk),
    .rst_n(rst_n),
    .av_0_in(av_0_rx_fifo),
    .data_0_in(data_0_rx_fifo),
    .comm_0_in(comm_0_rx_fifo),
    .we_0_in(we_0_rx_fifo),
    .av_1_in(av_1_rx_fifo),
    .data_1_in(data_1_rx_fifo),
    .comm_1_in(comm_1_rx_fifo),
    .we_1_in(we_1_rx_fifo),
    .re_0_in(agent_msg_re_in),
    .re_1_in(agent_re_in),
    .one_p_0_out(rx_fifo_mux_one_p_0_out),
    .full_0_out(rx_fifo_mux_full_0_out),
    .one_p_1_out(rx_fifo_mux_one_p_1_out),
    .full_1_out(rx_fifo_mux_full_1_out),
    .av_0_out(rx_fifo_mux_av_0_out),
    .data_0_out(rx_fifo_mux_data_0_out),
    .comm_0_out(rx_fifo_mux_comm_0_out),
    .empty_0_out(rx_fifo_mux_empty_0_out),
    .one_d_0_out(rx_fifo_mux_one_d_0_out),
    .av_1_out(rx_fifo_mux_av_1_out),
    .data_1_out(rx_fifo_mux_data_1_out),
    .comm_1_out(rx_fifo_mux_comm_1_out),
    .empty_1_out(rx_fifo_mux_empty_1_out),
    .debug_out(),
    .one_d_1_out(rx_fifo_mux_one_d_1_out));
endmodule

module hibi_mem_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [8:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [3:0] status_o);
  wire [8:0] n4475_o;
  wire n4476_o;
  wire n4477_o;
  wire [31:0] n4478_o;
  wire n4480_o;
  wire [31:0] n4481_o;
  wire [4:0] n4482_o;
  wire n4483_o;
  wire [1:0] n4484_o;
  wire n4486_o;
  wire [39:0] n4487_o;
  wire n4489_o;
  wire [31:0] n4490_o;
  wire [4:0] n4491_o;
  wire n4492_o;
  wire [1:0] n4493_o;
  wire n4495_o;
  wire [39:0] n4496_o;
  wire [22:0] regifi0_gif_rsp;
  wire [226:0] regifi0_reg2logic;
  wire [28:0] ctrli0_gif_req;
  wire [3:0] logic2reg;
  wire [15:0] chain_mask;
  wire [3:0] chain_trigger;
  wire [3:0] chain_start;
  wire [3:0] chain_busy;
  wire [3:0] chaini0_start;
  wire [3:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [167:0] dma_cfg;
  wire [3:0] dma_ctrl;
  wire [3:0] dmai0_status;
  wire [21:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg2;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr2;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr2;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask2;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg3;
  wire [10:0] regifi0_reg2logic_o_hibi_dma_mem_addr3;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr3;
  wire [5:0] regifi0_reg2logic_o_hibi_dma_trigger_mask3;
  wire [4:0] n4498_o;
  wire [21:0] n4499_o;
  wire n4500_o;
  wire n4501_o;
  wire [22:0] n4502_o;
  wire [3:0] n4504_o;
  wire [226:0] n4505_o;
  wire [5:0] n4507_o;
  wire [3:0] n4508_o;
  wire [3:0] n4509_o;
  wire [5:0] n4510_o;
  wire [1:0] n4511_o;
  wire n4512_o;
  wire [5:0] n4513_o;
  wire [3:0] n4514_o;
  wire n4515_o;
  wire n4516_o;
  wire n4517_o;
  wire n4518_o;
  wire [5:0] n4519_o;
  wire [3:0] n4520_o;
  wire [3:0] n4521_o;
  wire [5:0] n4522_o;
  wire [1:0] n4523_o;
  wire n4524_o;
  wire [5:0] n4525_o;
  wire [3:0] n4526_o;
  wire n4527_o;
  wire n4528_o;
  wire n4529_o;
  wire n4530_o;
  wire [5:0] n4531_o;
  wire [3:0] n4532_o;
  wire [3:0] n4533_o;
  wire [5:0] n4534_o;
  wire [1:0] n4535_o;
  wire n4536_o;
  wire [5:0] n4537_o;
  wire [3:0] n4538_o;
  wire n4539_o;
  wire n4540_o;
  wire n4541_o;
  wire n4542_o;
  wire [5:0] n4543_o;
  wire [3:0] n4544_o;
  wire [3:0] n4545_o;
  wire [5:0] n4546_o;
  wire [1:0] n4547_o;
  wire n4548_o;
  wire [5:0] n4549_o;
  wire [3:0] n4550_o;
  wire n4551_o;
  wire n4552_o;
  wire n4553_o;
  wire n4554_o;
  wire n4555_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n4556_o;
  wire n4557_o;
  wire [3:0] n4558_o;
  wire n4561_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n4562_o;
  wire n4563_o;
  wire [3:0] n4564_o;
  wire n4567_o;
  wire chaini0_n3_trigi0_trigger_o;
  wire chaini0_n3_trigi0_start_o;
  wire n4568_o;
  wire n4569_o;
  wire [3:0] n4570_o;
  wire n4573_o;
  wire chaini0_n4_trigi0_trigger_o;
  wire chaini0_n4_trigi0_start_o;
  wire n4574_o;
  wire n4575_o;
  wire [3:0] n4576_o;
  wire [3:0] dmai0_status_o;
  wire [8:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [42:0] n4580_o;
  wire [31:0] n4582_o;
  wire [38:0] n4583_o;
  wire n4585_o;
  wire n4586_o;
  wire n4588_o;
  wire [31:0] n4589_o;
  wire [4:0] n4590_o;
  wire n4591_o;
  wire n4592_o;
  wire [4:0] ctrli0_gif_req_o_addr;
  wire [21:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [28:0] n4593_o;
  wire [21:0] n4595_o;
  wire n4596_o;
  wire [38:0] n4597_o;
  wire n4599_o;
  wire n4600_o;
  wire n4602_o;
  wire [31:0] n4603_o;
  wire [4:0] n4604_o;
  wire n4605_o;
  wire n4606_o;
  wire n4607_o;
  wire n4608_o;
  wire n4609_o;
  wire [17:0] n4610_o;
  wire [15:0] n4611_o;
  wire [15:0] n4612_o;
  wire [10:0] n4613_o;
  wire [8:0] n4614_o;
  wire [8:0] n4615_o;
  wire [18:0] n4616_o;
  wire [16:0] n4617_o;
  wire [9:0] n4618_o;
  wire [18:0] n4619_o;
  wire [16:0] n4620_o;
  wire n4621_o;
  wire [18:0] n4622_o;
  wire [16:0] n4623_o;
  wire n4624_o;
  wire [18:0] n4625_o;
  wire [16:0] n4626_o;
  wire [4:0] n4627_o;
  wire n4628_o;
  wire n4629_o;
  wire n4630_o;
  wire [17:0] n4631_o;
  wire [15:0] n4632_o;
  wire [15:0] n4633_o;
  wire [10:0] n4634_o;
  wire [8:0] n4635_o;
  wire [8:0] n4636_o;
  wire [18:0] n4637_o;
  wire [16:0] n4638_o;
  wire [9:0] n4639_o;
  wire [18:0] n4640_o;
  wire [16:0] n4641_o;
  wire n4642_o;
  wire [18:0] n4643_o;
  wire [16:0] n4644_o;
  wire n4645_o;
  wire [18:0] n4646_o;
  wire [16:0] n4647_o;
  wire [4:0] n4648_o;
  wire n4649_o;
  wire n4650_o;
  wire n4651_o;
  wire [17:0] n4652_o;
  wire [15:0] n4653_o;
  wire [15:0] n4654_o;
  wire [10:0] n4655_o;
  wire [8:0] n4656_o;
  wire [8:0] n4657_o;
  wire [18:0] n4658_o;
  wire [16:0] n4659_o;
  wire [9:0] n4660_o;
  wire [18:0] n4661_o;
  wire [16:0] n4662_o;
  wire n4663_o;
  wire [18:0] n4664_o;
  wire [16:0] n4665_o;
  wire n4666_o;
  wire [18:0] n4667_o;
  wire [16:0] n4668_o;
  wire [4:0] n4669_o;
  wire n4670_o;
  wire n4671_o;
  wire n4672_o;
  wire [17:0] n4673_o;
  wire [15:0] n4674_o;
  wire [15:0] n4675_o;
  wire [10:0] n4676_o;
  wire [8:0] n4677_o;
  wire [8:0] n4678_o;
  wire [18:0] n4679_o;
  wire [16:0] n4680_o;
  wire [9:0] n4681_o;
  wire [18:0] n4682_o;
  wire [16:0] n4683_o;
  wire n4684_o;
  wire [18:0] n4685_o;
  wire [16:0] n4686_o;
  wire n4687_o;
  wire [18:0] n4688_o;
  wire [16:0] n4689_o;
  wire [4:0] n4690_o;
  wire n4692_o;
  wire [2:0] n4694_o;
  wire n4695_o;
  wire n4696_o;
  reg n4701_q;
  wire [2:0] n4703_o;
  wire n4704_o;
  wire n4705_o;
  wire n4706_o;
  wire n4707_o;
  wire n4708_o;
  wire [3:0] n4710_o;
  wire [15:0] n4711_o;
  wire [3:0] n4712_o;
  wire [3:0] n4713_o;
  wire [3:0] n4714_o;
  wire [3:0] n4715_o;
  wire [3:0] n4716_o;
  wire [167:0] n4717_o;
  wire [3:0] n4718_o;
  assign mem_req_o_adr = n4475_o;
  assign mem_req_o_we = n4476_o;
  assign mem_req_o_ena = n4477_o;
  assign mem_req_o_dat = n4478_o;
  assign agent_txreq_o_av = n4480_o;
  assign agent_txreq_o_data = n4481_o;
  assign agent_txreq_o_comm = n4482_o;
  assign agent_txreq_o_we = n4483_o;
  assign agent_rxreq_o_re = n4486_o;
  assign agent_msg_txreq_o_av = n4489_o;
  assign agent_msg_txreq_o_data = n4490_o;
  assign agent_msg_txreq_o_comm = n4491_o;
  assign agent_msg_txreq_o_we = n4492_o;
  assign agent_msg_rxreq_o_re = n4495_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n4475_o = n4580_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4476_o = n4580_o[9];
  assign n4477_o = n4580_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n4478_o = n4580_o[42:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4480_o = n4583_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4481_o = n4583_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4482_o = n4583_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4483_o = n4583_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4484_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4486_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4487_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  assign n4489_o = n4597_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:36:14  */
  assign n4490_o = n4597_o[32:1];
  assign n4491_o = n4597_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:35:14  */
  assign n4492_o = n4597_o[38];
  assign n4493_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4495_o = ctrli0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4496_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:60:10  */
  assign regifi0_gif_rsp = n4502_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:61:10  */
  assign regifi0_reg2logic = n4505_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:63:10  */
  assign ctrli0_gif_req = n4593_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:64:10  */
  assign logic2reg = n4710_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:67:10  */
  assign chain_mask = n4711_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:68:10  */
  assign chain_trigger = n4712_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:69:10  */
  assign chain_start = n4713_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:70:10  */
  assign chain_busy = n4714_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:71:10  */
  assign chaini0_start = n4715_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:72:10  */
  assign chaini0_trigger = n4716_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:74:10  */
  assign dma_en = n4701_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:75:10  */
  assign dma_init = n4708_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:76:10  */
  assign dma_cfg = n4717_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:77:10  */
  assign dma_ctrl = n4718_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:79:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:85:3  */
  hibi_mem_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n4498_o),
    .gif_req_i_wdata(n4499_o),
    .gif_req_i_wr(n4500_o),
    .gif_req_i_rd(n4501_o),
    .logic2reg_i_hibi_dma_status(n4504_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_cfg2(regifi0_reg2logic_o_hibi_dma_cfg2),
    .reg2logic_o_hibi_dma_mem_addr2(regifi0_reg2logic_o_hibi_dma_mem_addr2),
    .reg2logic_o_hibi_dma_hibi_addr2(regifi0_reg2logic_o_hibi_dma_hibi_addr2),
    .reg2logic_o_hibi_dma_trigger_mask2(regifi0_reg2logic_o_hibi_dma_trigger_mask2),
    .reg2logic_o_hibi_dma_cfg3(regifi0_reg2logic_o_hibi_dma_cfg3),
    .reg2logic_o_hibi_dma_mem_addr3(regifi0_reg2logic_o_hibi_dma_mem_addr3),
    .reg2logic_o_hibi_dma_hibi_addr3(regifi0_reg2logic_o_hibi_dma_hibi_addr3),
    .reg2logic_o_hibi_dma_trigger_mask3(regifi0_reg2logic_o_hibi_dma_trigger_mask3));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:36:14  */
  assign n4498_o = ctrli0_gif_req[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n4499_o = ctrli0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:35:14  */
  assign n4500_o = ctrli0_gif_req[27];
  assign n4501_o = ctrli0_gif_req[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4502_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n4504_o = logic2reg[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:34:12  */
  assign n4505_o = {regifi0_reg2logic_o_hibi_dma_trigger_mask3, regifi0_reg2logic_o_hibi_dma_hibi_addr3, regifi0_reg2logic_o_hibi_dma_mem_addr3, regifi0_reg2logic_o_hibi_dma_cfg3, regifi0_reg2logic_o_hibi_dma_trigger_mask2, regifi0_reg2logic_o_hibi_dma_hibi_addr2, regifi0_reg2logic_o_hibi_dma_mem_addr2, regifi0_reg2logic_o_hibi_dma_cfg2, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:41  */
  assign n4507_o = regifi0_reg2logic[64:59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:64  */
  assign n4508_o = n4507_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:98:67  */
  assign n4509_o = n4508_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:41  */
  assign n4510_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:58  */
  assign n4511_o = n4510_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:60  */
  assign n4512_o = n4511_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:85  */
  assign n4513_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:102  */
  assign n4514_o = n4513_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:105  */
  assign n4515_o = n4514_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:99:63  */
  assign n4516_o = n4512_o & n4515_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:100:35  */
  assign n4517_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:100:39  */
  assign n4518_o = n4517_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:41  */
  assign n4519_o = regifi0_reg2logic[118:113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:64  */
  assign n4520_o = n4519_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:102:67  */
  assign n4521_o = n4520_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:41  */
  assign n4522_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:58  */
  assign n4523_o = n4522_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:60  */
  assign n4524_o = n4523_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:85  */
  assign n4525_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:102  */
  assign n4526_o = n4525_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:105  */
  assign n4527_o = n4526_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:103:63  */
  assign n4528_o = n4524_o & n4527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:104:35  */
  assign n4529_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:104:39  */
  assign n4530_o = n4529_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:41  */
  assign n4531_o = regifi0_reg2logic[172:167];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:64  */
  assign n4532_o = n4531_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:106:67  */
  assign n4533_o = n4532_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:41  */
  assign n4534_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:58  */
  assign n4535_o = n4534_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:60  */
  assign n4536_o = n4535_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:85  */
  assign n4537_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:102  */
  assign n4538_o = n4537_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:105  */
  assign n4539_o = n4538_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:107:63  */
  assign n4540_o = n4536_o & n4539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:108:35  */
  assign n4541_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:108:39  */
  assign n4542_o = n4541_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:41  */
  assign n4543_o = regifi0_reg2logic[226:221];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:64  */
  assign n4544_o = n4543_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:110:67  */
  assign n4545_o = n4544_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:41  */
  assign n4546_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:58  */
  assign n4547_o = n4546_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:60  */
  assign n4548_o = n4547_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:85  */
  assign n4549_o = regifi0_reg2logic[10:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:102  */
  assign n4550_o = n4549_o[5:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:105  */
  assign n4551_o = n4550_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:111:63  */
  assign n4552_o = n4548_o & n4551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:112:35  */
  assign n4553_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:112:39  */
  assign n4554_o = n4553_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4555_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4556_o),
    .busy_i(n4557_o),
    .trigger_i(chain_trigger),
    .mask_i(n4558_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4556_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4557_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4558_o = chain_mask[15:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4561_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4562_o),
    .busy_i(n4563_o),
    .trigger_i(chain_trigger),
    .mask_i(n4564_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4562_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4563_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4564_o = chain_mask[11:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4567_o = chaini0_trigger[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n3_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4568_o),
    .busy_i(n4569_o),
    .trigger_i(chain_trigger),
    .mask_i(n4570_o),
    .trigger_o(chaini0_n3_trigi0_trigger_o),
    .start_o(chaini0_n3_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4568_o = chain_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4569_o = chain_busy[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4570_o = chain_mask[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:115:40  */
  assign n4573_o = chaini0_trigger[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:117:5  */
  hibi_mem_trigger_4 chaini0_n4_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4574_o),
    .busy_i(n4575_o),
    .trigger_i(chain_trigger),
    .mask_i(n4576_o),
    .trigger_o(chaini0_n4_trigi0_trigger_o),
    .start_o(chaini0_n4_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:126:33  */
  assign n4574_o = chain_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:127:32  */
  assign n4575_o = chain_busy[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:129:32  */
  assign n4576_o = chain_mask[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:140:3  */
  hibi_mem_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n4582_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n4585_o),
    .agent_txrsp_i_almost_full(n4586_o),
    .agent_rxrsp_i_av(n4588_o),
    .agent_rxrsp_i_data(n4589_o),
    .agent_rxrsp_i_comm(n4590_o),
    .agent_rxrsp_i_empty(n4591_o),
    .agent_rxrsp_i_almost_empty(n4592_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  assign n4580_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  assign n4582_o = mem_rsp_i_dat[31:0];
  assign n4583_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n4585_o = n4484_o[0];
  assign n4586_o = n4484_o[1];
  assign n4588_o = n4487_o[0];
  assign n4589_o = n4487_o[32:1];
  assign n4590_o = n4487_o[37:33];
  assign n4591_o = n4487_o[38];
  assign n4592_o = n4487_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:164:3  */
  hibi_mem_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n4595_o),
    .gif_rsp_i_ack(n4596_o),
    .agent_msg_txrsp_i_full(n4599_o),
    .agent_msg_txrsp_i_almost_full(n4600_o),
    .agent_msg_rxrsp_i_av(n4602_o),
    .agent_msg_rxrsp_i_data(n4603_o),
    .agent_msg_rxrsp_i_comm(n4604_o),
    .agent_msg_rxrsp_i_empty(n4605_o),
    .agent_msg_rxrsp_i_almost_empty(n4606_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  assign n4593_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  assign n4595_o = regifi0_gif_rsp[21:0];
  assign n4596_o = regifi0_gif_rsp[22];
  assign n4597_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  assign n4599_o = n4493_o[0];
  assign n4600_o = n4493_o[1];
  assign n4602_o = n4496_o[0];
  assign n4603_o = n4496_o[32:1];
  assign n4604_o = n4496_o[37:33];
  assign n4605_o = n4496_o[38];
  assign n4606_o = n4496_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:181:53  */
  assign n4607_o = dmai0_status[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:181:57  */
  assign n4608_o = n4607_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:182:54  */
  assign n4609_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:59  */
  assign n4610_o = regifi0_reg2logic[58:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:79  */
  assign n4611_o = n4610_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:183:82  */
  assign n4612_o = n4611_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:59  */
  assign n4613_o = regifi0_reg2logic[40:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:78  */
  assign n4614_o = n4613_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:184:81  */
  assign n4615_o = n4614_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:59  */
  assign n4616_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:73  */
  assign n4617_o = n4616_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:185:76  */
  assign n4618_o = n4617_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:59  */
  assign n4619_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:73  */
  assign n4620_o = n4619_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:186:76  */
  assign n4621_o = n4620_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:59  */
  assign n4622_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:73  */
  assign n4623_o = n4622_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:187:76  */
  assign n4624_o = n4623_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:59  */
  assign n4625_o = regifi0_reg2logic[29:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:73  */
  assign n4626_o = n4625_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:188:76  */
  assign n4627_o = n4626_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:190:53  */
  assign n4628_o = dmai0_status[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:190:57  */
  assign n4629_o = n4628_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:191:54  */
  assign n4630_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:59  */
  assign n4631_o = regifi0_reg2logic[112:95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:79  */
  assign n4632_o = n4631_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:192:82  */
  assign n4633_o = n4632_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:59  */
  assign n4634_o = regifi0_reg2logic[94:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:78  */
  assign n4635_o = n4634_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:193:81  */
  assign n4636_o = n4635_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:59  */
  assign n4637_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:73  */
  assign n4638_o = n4637_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:194:76  */
  assign n4639_o = n4638_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:59  */
  assign n4640_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:73  */
  assign n4641_o = n4640_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:195:76  */
  assign n4642_o = n4641_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:59  */
  assign n4643_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:73  */
  assign n4644_o = n4643_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:196:76  */
  assign n4645_o = n4644_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:59  */
  assign n4646_o = regifi0_reg2logic[83:65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:73  */
  assign n4647_o = n4646_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:197:76  */
  assign n4648_o = n4647_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:199:53  */
  assign n4649_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:199:57  */
  assign n4650_o = n4649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:200:54  */
  assign n4651_o = chaini0_start[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:59  */
  assign n4652_o = regifi0_reg2logic[166:149];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:79  */
  assign n4653_o = n4652_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:201:82  */
  assign n4654_o = n4653_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:59  */
  assign n4655_o = regifi0_reg2logic[148:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:78  */
  assign n4656_o = n4655_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:202:81  */
  assign n4657_o = n4656_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:59  */
  assign n4658_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:73  */
  assign n4659_o = n4658_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:203:76  */
  assign n4660_o = n4659_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:59  */
  assign n4661_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:73  */
  assign n4662_o = n4661_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:204:76  */
  assign n4663_o = n4662_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:59  */
  assign n4664_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:73  */
  assign n4665_o = n4664_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:205:76  */
  assign n4666_o = n4665_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:59  */
  assign n4667_o = regifi0_reg2logic[137:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:73  */
  assign n4668_o = n4667_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:206:76  */
  assign n4669_o = n4668_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:208:53  */
  assign n4670_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:208:57  */
  assign n4671_o = n4670_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:209:54  */
  assign n4672_o = chaini0_start[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:59  */
  assign n4673_o = regifi0_reg2logic[220:203];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:79  */
  assign n4674_o = n4673_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:210:82  */
  assign n4675_o = n4674_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:59  */
  assign n4676_o = regifi0_reg2logic[202:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:78  */
  assign n4677_o = n4676_o[10:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:211:81  */
  assign n4678_o = n4677_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:59  */
  assign n4679_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:73  */
  assign n4680_o = n4679_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:212:76  */
  assign n4681_o = n4680_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:59  */
  assign n4682_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:73  */
  assign n4683_o = n4682_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:213:76  */
  assign n4684_o = n4683_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:59  */
  assign n4685_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:73  */
  assign n4686_o = n4685_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:214:76  */
  assign n4687_o = n4686_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:59  */
  assign n4688_o = regifi0_reg2logic[191:173];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:73  */
  assign n4689_o = n4688_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:215:76  */
  assign n4690_o = n4689_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:222:18  */
  assign n4692_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:35  */
  assign n4694_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:49  */
  assign n4695_o = n4694_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:225:52  */
  assign n4696_o = n4695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:224:5  */
  always @(posedge clk_i or posedge n4692_o)
    if (n4692_o)
      n4701_q <= 1'b0;
    else
      n4701_q <= n4696_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:59  */
  assign n4703_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:73  */
  assign n4704_o = n4703_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:76  */
  assign n4705_o = n4704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:79  */
  assign n4706_o = ~n4705_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:37  */
  assign n4707_o = dma_en & n4706_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem.vhd:229:19  */
  assign n4708_o = n4707_o ? 1'b1 : 1'b0;
  assign n4710_o = {n4671_o, n4650_o, n4629_o, n4608_o};
  assign n4711_o = {n4509_o, n4521_o, n4533_o, n4545_o};
  assign n4712_o = {n4573_o, n4567_o, n4561_o, n4555_o};
  assign n4713_o = {n4552_o, n4540_o, n4528_o, n4516_o};
  assign n4714_o = {n4554_o, n4542_o, n4530_o, n4518_o};
  assign n4715_o = {chaini0_n4_trigi0_start_o, chaini0_n3_trigi0_start_o, chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n4716_o = {chaini0_n4_trigi0_trigger_o, chaini0_n3_trigi0_trigger_o, chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  assign n4717_o = {n4627_o, n4624_o, n4621_o, n4618_o, n4615_o, n4612_o, n4648_o, n4645_o, n4642_o, n4639_o, n4636_o, n4633_o, n4669_o, n4666_o, n4663_o, n4660_o, n4657_o, n4654_o, n4690_o, n4687_o, n4684_o, n4681_o, n4678_o, n4675_o};
  assign n4718_o = {n4609_o, n4630_o, n4651_o, n4672_o};
endmodule

module dual_port_buffer_32_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [2:0] port_a_req_i_adr,
   input  port_a_req_i_we,
   input  port_a_req_i_ena,
   input  [31:0] port_a_req_i_dat,
   input  [2:0] port_b_req_i_adr,
   input  port_b_req_i_we,
   input  port_b_req_i_ena,
   input  [31:0] port_b_req_i_dat,
   output [31:0] port_a_rsp_o_dat,
   output [31:0] port_b_rsp_o_dat);
  wire [36:0] n4296_o;
  wire [31:0] n4298_o;
  wire [36:0] n4299_o;
  wire [31:0] n4301_o;
  wire [319:0] r;
  wire [319:0] rin;
  wire n4304_o;
  wire n4305_o;
  wire [2:0] n4306_o;
  wire [2:0] n4309_o;
  wire [31:0] n4311_o;
  wire [255:0] n4312_o;
  wire [2:0] n4314_o;
  wire [2:0] n4317_o;
  wire [255:0] n4320_o;
  wire [255:0] n4321_o;
  wire [31:0] n4322_o;
  wire [31:0] n4323_o;
  wire [287:0] n4324_o;
  wire [31:0] n4327_o;
  wire n4328_o;
  wire n4329_o;
  wire [2:0] n4330_o;
  wire [2:0] n4333_o;
  wire [31:0] n4335_o;
  wire [255:0] n4336_o;
  wire [255:0] n4337_o;
  wire [255:0] n4338_o;
  wire [2:0] n4340_o;
  wire [2:0] n4343_o;
  wire [255:0] n4346_o;
  wire [255:0] n4347_o;
  wire [255:0] n4348_o;
  wire [255:0] n4349_o;
  wire [31:0] n4350_o;
  wire [255:0] n4351_o;
  wire [255:0] n4352_o;
  wire [255:0] n4353_o;
  wire [255:0] n4354_o;
  wire [31:0] n4355_o;
  wire [31:0] n4356_o;
  wire [31:0] n4357_o;
  wire [31:0] n4358_o;
  wire [31:0] n4359_o;
  wire [31:0] n4360_o;
  wire [319:0] n4361_o;
  wire n4365_o;
  wire [319:0] n4368_o;
  wire [319:0] n4374_o;
  reg [319:0] n4375_q;
  wire n4376_o;
  wire n4377_o;
  wire n4378_o;
  wire n4379_o;
  wire n4380_o;
  wire n4381_o;
  wire n4382_o;
  wire n4383_o;
  wire n4384_o;
  wire n4385_o;
  wire n4386_o;
  wire n4387_o;
  wire n4388_o;
  wire n4389_o;
  wire n4390_o;
  wire n4391_o;
  wire n4392_o;
  wire n4393_o;
  wire [31:0] n4394_o;
  wire [31:0] n4395_o;
  wire [31:0] n4396_o;
  wire [31:0] n4397_o;
  wire [31:0] n4398_o;
  wire [31:0] n4399_o;
  wire [31:0] n4400_o;
  wire [31:0] n4401_o;
  wire [31:0] n4402_o;
  wire [31:0] n4403_o;
  wire [31:0] n4404_o;
  wire [31:0] n4405_o;
  wire [31:0] n4406_o;
  wire [31:0] n4407_o;
  wire [31:0] n4408_o;
  wire [31:0] n4409_o;
  wire [255:0] n4410_o;
  wire [31:0] n4411_o;
  wire [31:0] n4412_o;
  wire [31:0] n4413_o;
  wire [31:0] n4414_o;
  wire [31:0] n4415_o;
  wire [31:0] n4416_o;
  wire [31:0] n4417_o;
  wire [31:0] n4418_o;
  wire [1:0] n4419_o;
  reg [31:0] n4420_o;
  wire [1:0] n4421_o;
  reg [31:0] n4422_o;
  wire n4423_o;
  wire [31:0] n4424_o;
  wire n4425_o;
  wire n4426_o;
  wire n4427_o;
  wire n4428_o;
  wire n4429_o;
  wire n4430_o;
  wire n4431_o;
  wire n4432_o;
  wire n4433_o;
  wire n4434_o;
  wire n4435_o;
  wire n4436_o;
  wire n4437_o;
  wire n4438_o;
  wire n4439_o;
  wire n4440_o;
  wire n4441_o;
  wire n4442_o;
  wire [31:0] n4443_o;
  wire [31:0] n4444_o;
  wire [31:0] n4445_o;
  wire [31:0] n4446_o;
  wire [31:0] n4447_o;
  wire [31:0] n4448_o;
  wire [31:0] n4449_o;
  wire [31:0] n4450_o;
  wire [31:0] n4451_o;
  wire [31:0] n4452_o;
  wire [31:0] n4453_o;
  wire [31:0] n4454_o;
  wire [31:0] n4455_o;
  wire [31:0] n4456_o;
  wire [31:0] n4457_o;
  wire [31:0] n4458_o;
  wire [255:0] n4459_o;
  wire [31:0] n4460_o;
  wire [31:0] n4461_o;
  wire [31:0] n4462_o;
  wire [31:0] n4463_o;
  wire [31:0] n4464_o;
  wire [31:0] n4465_o;
  wire [31:0] n4466_o;
  wire [31:0] n4467_o;
  wire [1:0] n4468_o;
  reg [31:0] n4469_o;
  wire [1:0] n4470_o;
  reg [31:0] n4471_o;
  wire n4472_o;
  wire [31:0] n4473_o;
  assign port_a_rsp_o_dat = n4298_o;
  assign port_b_rsp_o_dat = n4301_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:49:14  */
  assign n4296_o = {port_a_req_i_dat, port_a_req_i_ena, port_a_req_i_we, port_a_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:24:3  */
  assign n4298_o = n4359_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:26:5  */
  assign n4299_o = {port_b_req_i_dat, port_b_req_i_ena, port_b_req_i_we, port_b_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:100:22  */
  assign n4301_o = n4360_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:43:10  */
  assign r = n4375_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:43:13  */
  assign rin = n4361_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:21  */
  assign n4304_o = n4296_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:23  */
  assign n4305_o = n4296_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:48  */
  assign n4306_o = n4296_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:15  */
  assign n4309_o = 3'b111 - n4306_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:71  */
  assign n4311_o = n4296_o[36:5];
  assign n4312_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:66  */
  assign n4314_o = n4296_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:33  */
  assign n4317_o = 3'b111 - n4314_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4320_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4321_o = n4305_o ? n4410_o : n4320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4322_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:59:7  */
  assign n4323_o = n4305_o ? n4322_o : n4424_o;
  assign n4324_o = {n4323_o, n4321_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4327_o = r[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:21  */
  assign n4328_o = n4299_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:23  */
  assign n4329_o = n4299_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:48  */
  assign n4330_o = n4299_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:15  */
  assign n4333_o = 3'b111 - n4330_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:71  */
  assign n4335_o = n4299_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4336_o = n4324_o[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4337_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4338_o = n4304_o ? n4336_o : n4337_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:66  */
  assign n4340_o = n4299_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:33  */
  assign n4343_o = 3'b111 - n4340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4346_o = n4324_o[255:0];
  assign n4347_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4348_o = n4304_o ? n4346_o : n4347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:7  */
  assign n4349_o = n4329_o ? n4459_o : n4348_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:67:7  */
  assign n4350_o = n4329_o ? n4327_o : n4473_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4351_o = n4324_o[255:0];
  assign n4352_o = r[255:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4353_o = n4304_o ? n4351_o : n4352_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:5  */
  assign n4354_o = n4328_o ? n4349_o : n4353_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:66:5  */
  assign n4355_o = n4328_o ? n4350_o : n4327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4356_o = n4324_o[287:256];
  assign n4357_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:58:5  */
  assign n4358_o = n4304_o ? n4356_o : n4357_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:77:27  */
  assign n4359_o = r[287:256];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:78:27  */
  assign n4360_o = r[319:288];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4361_o = {n4355_o, n4358_o, n4354_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:88:18  */
  assign n4365_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:92:9  */
  assign n4368_o = init_i ? 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  assign n4374_o = en_i ? n4368_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:90:5  */
  always @(posedge clk_i or posedge n4365_o)
    if (n4365_o)
      n4375_q <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n4375_q <= n4374_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4376_o = n4309_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4377_o = ~n4376_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4378_o = n4309_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4379_o = ~n4378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4380_o = n4377_o & n4379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4381_o = n4377_o & n4378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4382_o = n4376_o & n4379_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4383_o = n4376_o & n4378_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4384_o = n4309_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4385_o = ~n4384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4386_o = n4380_o & n4385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4387_o = n4380_o & n4384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4388_o = n4381_o & n4385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4389_o = n4381_o & n4384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4390_o = n4382_o & n4385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4391_o = n4382_o & n4384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4392_o = n4383_o & n4385_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4393_o = n4383_o & n4384_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4394_o = n4312_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4395_o = n4386_o ? n4311_o : n4394_o;
  assign n4396_o = n4312_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4397_o = n4387_o ? n4311_o : n4396_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4398_o = n4312_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4399_o = n4388_o ? n4311_o : n4398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4400_o = n4312_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4401_o = n4389_o ? n4311_o : n4400_o;
  assign n4402_o = n4312_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4403_o = n4390_o ? n4311_o : n4402_o;
  assign n4404_o = n4312_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4405_o = n4391_o ? n4311_o : n4404_o;
  assign n4406_o = n4312_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4407_o = n4392_o ? n4311_o : n4406_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4408_o = n4312_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4409_o = n4393_o ? n4311_o : n4408_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4410_o = {n4409_o, n4407_o, n4405_o, n4403_o, n4401_o, n4399_o, n4397_o, n4395_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:15  */
  assign n4411_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:60:9  */
  assign n4412_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4413_o = r[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4414_o = r[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4415_o = r[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4416_o = r[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4417_o = r[223:192];
  assign n4418_o = r[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4419_o = n4317_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4419_o)
      2'b00: n4420_o = n4411_o;
      2'b01: n4420_o = n4412_o;
      2'b10: n4420_o = n4413_o;
      2'b11: n4420_o = n4414_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4421_o = n4317_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  always @*
    case (n4421_o)
      2'b00: n4422_o = n4415_o;
      2'b01: n4422_o = n4416_o;
      2'b10: n4422_o = n4417_o;
      2'b11: n4422_o = n4418_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4423_o = n4317_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:62:32  */
  assign n4424_o = n4423_o ? n4422_o : n4420_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4425_o = n4333_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4426_o = ~n4425_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4427_o = n4333_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4428_o = ~n4427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4429_o = n4426_o & n4428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4430_o = n4426_o & n4427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4431_o = n4425_o & n4428_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4432_o = n4425_o & n4427_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4433_o = n4333_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4434_o = ~n4433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4435_o = n4429_o & n4434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4436_o = n4429_o & n4433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4437_o = n4430_o & n4434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4438_o = n4430_o & n4433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4439_o = n4431_o & n4434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4440_o = n4431_o & n4433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4441_o = n4432_o & n4434_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4442_o = n4432_o & n4433_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4443_o = n4338_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4444_o = n4435_o ? n4335_o : n4443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4445_o = n4338_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4446_o = n4436_o ? n4335_o : n4445_o;
  assign n4447_o = n4338_o[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4448_o = n4437_o ? n4335_o : n4447_o;
  assign n4449_o = n4338_o[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4450_o = n4438_o ? n4335_o : n4449_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:107:14  */
  assign n4451_o = n4338_o[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4452_o = n4439_o ? n4335_o : n4451_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4453_o = n4338_o[191:160];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4454_o = n4440_o ? n4335_o : n4453_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4455_o = n4338_o[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4456_o = n4441_o ? n4335_o : n4455_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4457_o = n4338_o[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4458_o = n4442_o ? n4335_o : n4457_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4459_o = {n4458_o, n4456_o, n4454_o, n4452_o, n4450_o, n4448_o, n4446_o, n4444_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:15  */
  assign n4460_o = r[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:68:9  */
  assign n4461_o = r[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4462_o = r[95:64];
  assign n4463_o = r[127:96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4464_o = r[159:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n4465_o = r[191:160];
  assign n4466_o = r[223:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4467_o = r[255:224];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4468_o = n4343_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n4468_o)
      2'b00: n4469_o = n4460_o;
      2'b01: n4469_o = n4461_o;
      2'b10: n4469_o = n4462_o;
      2'b11: n4469_o = n4463_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4470_o = n4343_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  always @*
    case (n4470_o)
      2'b00: n4471_o = n4464_o;
      2'b01: n4471_o = n4465_o;
      2'b10: n4471_o = n4466_o;
      2'b11: n4471_o = n4467_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4472_o = n4343_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/dual_port_buffer.vhd:70:32  */
  assign n4473_o = n4472_o ? n4471_o : n4469_o;
endmodule

module reg_df9e7e9f6dc5365fbccfc282fe99c2f758d7dd4a
  (input  clk_i,
   input  reset_i,
   input  en_i,
   input  init_i,
   input  d_i,
   output d_o);
  wire n4285_o;
  wire n4288_o;
  wire n4294_o;
  reg n4295_q;
  assign d_o = n4295_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:26:16  */
  assign n4285_o = ~reset_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:30:9  */
  assign n4288_o = init_i ? 1'b0 : d_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:28:5  */
  assign n4294_o = en_i ? n4288_o : n4295_q;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/rtl/reg.vhd:28:5  */
  always @(posedge clk_i or posedge n4285_o)
    if (n4285_o)
      n4295_q <= 1'b0;
    else
      n4295_q <= n4294_o;
endmodule

module wb2gif_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e
  (input  wb_clk_i,
   input  wb_reset_i,
   input  en_i,
   input  init_i,
   input  [31:0] wb_req_i_adr,
   input  [31:0] wb_req_i_dat,
   input  wb_req_i_we,
   input  [3:0] wb_req_i_sel,
   input  wb_req_i_stb,
   input  wb_req_i_cyc,
   input  [65:0] gif_rsp_i,
   output [31:0] wb_rsp_o_data,
   output wb_rsp_o_ack,
   output [75:0] gif_req_o);
  wire [70:0] n4185_o;
  wire [31:0] n4187_o;
  wire n4188_o;
  wire r;
  wire rin;
  wire n4196_o;
  wire n4199_o;
  wire n4201_o;
  wire n4202_o;
  wire n4203_o;
  wire n4204_o;
  wire n4206_o;
  wire n4209_o;
  wire n4210_o;
  wire n4212_o;
  wire n4214_o;
  wire n4217_o;
  wire n4219_o;
  wire n4222_o;
  wire n4223_o;
  wire n4225_o;
  wire n4226_o;
  wire n4228_o;
  wire n4231_o;
  wire [30:0] n4233_o;
  wire [3:0] n4234_o;
  wire [31:0] n4235_o;
  wire [30:0] n4236_o;
  wire [3:0] n4237_o;
  wire [31:0] n4238_o;
  wire n4239_o;
  wire n4240_o;
  wire n4241_o;
  wire n4242_o;
  wire n4243_o;
  wire n4244_o;
  wire n4245_o;
  wire n4246_o;
  wire n4247_o;
  wire n4248_o;
  wire n4249_o;
  wire n4250_o;
  wire n4251_o;
  wire n4252_o;
  wire n4253_o;
  wire n4254_o;
  wire n4256_o;
  wire [31:0] n4259_o;
  wire n4264_o;
  wire n4267_o;
  wire n4273_o;
  reg n4274_q;
  wire [32:0] n4275_o;
  wire [75:0] n4276_o;
  wire [32:0] n4277_o;
  wire [32:0] n4278_o;
  wire [32:0] n4279_o;
  wire [32:0] n4280_o;
  wire [32:0] n4281_o;
  wire [32:0] n4282_o;
  assign wb_rsp_o_data = n4187_o;
  assign wb_rsp_o_ack = n4188_o;
  assign gif_req_o = n4276_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:190:24  */
  assign n4185_o = {wb_req_i_cyc, wb_req_i_stb, wb_req_i_sel, wb_req_i_we, wb_req_i_dat, wb_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:174:29  */
  assign n4187_o = n4275_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:172:29  */
  assign n4188_o = n4275_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:38:10  */
  assign r = n4274_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:38:13  */
  assign rin = n4226_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:57:40  */
  assign n4196_o = n4185_o[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:10  */
  assign n4199_o = r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:16  */
  assign n4201_o = n4199_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:19  */
  assign n4202_o = n4185_o[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:42  */
  assign n4203_o = n4185_o[70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:29  */
  assign n4204_o = n4202_o & n4203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:7  */
  assign n4206_o = n4204_o ? 1'b1 : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:60:7  */
  assign n4209_o = n4204_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:13  */
  assign n4210_o = r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:19  */
  assign n4212_o = n4210_o == 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:20  */
  assign n4214_o = 1'b1 - n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:29  */
  assign n4217_o = n4279_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4219_o = n4223_o ? 1'b0 : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:7  */
  assign n4222_o = n4217_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4223_o = n4212_o & n4217_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:64:5  */
  assign n4225_o = n4212_o ? n4222_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4226_o = n4201_o ? n4206_o : n4219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4228_o = n4201_o ? n4209_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:59:5  */
  assign n4231_o = n4201_o ? 1'b0 : n4225_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:79:73  */
  assign n4233_o = n4185_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:79:45  */
  assign n4234_o = n4233_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:80:70  */
  assign n4235_o = n4185_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:82:73  */
  assign n4236_o = n4185_o[30:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:82:45  */
  assign n4237_o = n4236_o[3:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:83:70  */
  assign n4238_o = n4185_o[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:51  */
  assign n4239_o = n4185_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:34  */
  assign n4240_o = n4228_o & n4239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:58  */
  assign n4241_o = ~n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:85:54  */
  assign n4242_o = n4240_o & n4241_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:51  */
  assign n4243_o = n4185_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:38  */
  assign n4244_o = ~n4243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:34  */
  assign n4245_o = n4228_o & n4244_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:58  */
  assign n4246_o = ~n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:86:54  */
  assign n4247_o = n4245_o & n4246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:51  */
  assign n4248_o = n4185_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:34  */
  assign n4249_o = n4228_o & n4248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:87:54  */
  assign n4250_o = n4249_o & n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:51  */
  assign n4251_o = n4185_o[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:38  */
  assign n4252_o = ~n4251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:34  */
  assign n4253_o = n4228_o & n4252_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:88:54  */
  assign n4254_o = n4253_o & n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:68  */
  assign n4256_o = 1'b1 - n4196_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:77  */
  assign n4259_o = n4282_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:101:19  */
  assign n4264_o = ~wb_reset_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:105:9  */
  assign n4267_o = init_i ? 1'b0 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:103:5  */
  assign n4273_o = en_i ? n4267_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:103:5  */
  always @(posedge wb_clk_i or posedge n4264_o)
    if (n4264_o)
      n4274_q <= 1'b0;
    else
      n4274_q <= n4273_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:101:5  */
  assign n4275_o = {n4231_o, n4259_o};
  assign n4276_o = {n4247_o, n4242_o, n4235_o, n4234_o, n4254_o, n4250_o, n4238_o, n4237_o};
  assign n4277_o = gif_rsp_i[32:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4278_o = gif_rsp_i[65:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4279_o = n4214_o ? n4278_o : n4277_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:20  */
  assign n4280_o = gif_rsp_i[32:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:65:19  */
  assign n4281_o = gif_rsp_i[65:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/wb2gif.vhd:90:67  */
  assign n4282_o = n4256_o ? n4281_o : n4280_o;
endmodule

module hibi_wishbone_bridge_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [3:0] ext_gif_req_i_addr,
   input  [31:0] ext_gif_req_i_wdata,
   input  ext_gif_req_i_wr,
   input  ext_gif_req_i_rd,
   input  [15:0] gpio_i_xr,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] ext_gif_rsp_o_rdata,
   output ext_gif_rsp_o_ack,
   output [1:0] gpio_o_c,
   output [15:0] gpio_o_xw,
   output [1:0] gpio_dir_o_c,
   output [15:0] gpio_dir_o_rw,
   output [2:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re,
   output [1:0] status_o);
  wire [37:0] n3989_o;
  wire [31:0] n3991_o;
  wire n3992_o;
  wire [1:0] n3994_o;
  wire [15:0] n3995_o;
  wire [1:0] n3997_o;
  wire [15:0] n3998_o;
  wire [2:0] n4000_o;
  wire n4001_o;
  wire n4002_o;
  wire [31:0] n4003_o;
  wire n4005_o;
  wire [31:0] n4006_o;
  wire [4:0] n4007_o;
  wire n4008_o;
  wire [1:0] n4009_o;
  wire n4011_o;
  wire [39:0] n4012_o;
  wire n4014_o;
  wire [31:0] n4015_o;
  wire [4:0] n4016_o;
  wire n4017_o;
  wire [1:0] n4018_o;
  wire n4020_o;
  wire [39:0] n4021_o;
  wire [32:0] regifi0_gif_rsp;
  wire [136:0] regifi0_reg2logic;
  wire [37:0] ctrli0_gif_req;
  wire [17:0] logic2reg;
  wire [32:0] muxi0_m0_gif_rsp;
  wire [37:0] muxi0_gif_req;
  wire [3:0] chain_mask;
  wire [1:0] chain_trigger;
  wire [1:0] chain_start;
  wire [1:0] chain_busy;
  wire [1:0] chaini0_start;
  wire [1:0] chaini0_trigger;
  wire dma_en;
  wire dma_init;
  wire [71:0] dma_cfg;
  wire [1:0] dma_ctrl;
  wire [1:0] dmai0_status;
  wire [31:0] regifi0_gif_rsp_o_rdata;
  wire regifi0_gif_rsp_o_ack;
  wire [2:0] regifi0_reg2logic_o_hibi_dma_ctrl;
  wire [1:0] regifi0_reg2logic_o_hibi_dma_status;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg0;
  wire [4:0] regifi0_reg2logic_o_hibi_dma_mem_addr0;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr0;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger_mask0;
  wire [18:0] regifi0_reg2logic_o_hibi_dma_cfg1;
  wire [4:0] regifi0_reg2logic_o_hibi_dma_mem_addr1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_hibi_addr1;
  wire [3:0] regifi0_reg2logic_o_hibi_dma_trigger_mask1;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio;
  wire [17:0] regifi0_reg2logic_o_hibi_dma_gpio_dir;
  wire [3:0] n4023_o;
  wire [31:0] n4024_o;
  wire n4025_o;
  wire n4026_o;
  wire [32:0] n4027_o;
  wire [1:0] n4029_o;
  wire [15:0] n4030_o;
  wire [136:0] n4031_o;
  wire [3:0] n4033_o;
  wire [1:0] n4034_o;
  wire [1:0] n4035_o;
  wire [3:0] n4036_o;
  wire [1:0] n4037_o;
  wire n4038_o;
  wire [3:0] n4039_o;
  wire [1:0] n4040_o;
  wire n4041_o;
  wire n4042_o;
  wire n4043_o;
  wire n4044_o;
  wire [3:0] n4045_o;
  wire [1:0] n4046_o;
  wire [1:0] n4047_o;
  wire [3:0] n4048_o;
  wire [1:0] n4049_o;
  wire n4050_o;
  wire [3:0] n4051_o;
  wire [1:0] n4052_o;
  wire n4053_o;
  wire n4054_o;
  wire n4055_o;
  wire n4056_o;
  wire n4057_o;
  wire chaini0_n1_trigi0_trigger_o;
  wire chaini0_n1_trigi0_start_o;
  wire n4058_o;
  wire n4059_o;
  wire [1:0] n4060_o;
  wire n4063_o;
  wire chaini0_n2_trigi0_trigger_o;
  wire chaini0_n2_trigi0_start_o;
  wire n4064_o;
  wire n4065_o;
  wire [1:0] n4066_o;
  wire [1:0] dmai0_status_o;
  wire [2:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire [36:0] n4070_o;
  wire [31:0] n4072_o;
  wire [38:0] n4073_o;
  wire n4075_o;
  wire n4076_o;
  wire n4078_o;
  wire [31:0] n4079_o;
  wire [4:0] n4080_o;
  wire n4081_o;
  wire n4082_o;
  wire [3:0] ctrli0_gif_req_o_addr;
  wire [31:0] ctrli0_gif_req_o_wdata;
  wire ctrli0_gif_req_o_wr;
  wire ctrli0_gif_req_o_rd;
  wire ctrli0_agent_msg_txreq_o_av;
  wire [31:0] ctrli0_agent_msg_txreq_o_data;
  wire [4:0] ctrli0_agent_msg_txreq_o_comm;
  wire ctrli0_agent_msg_txreq_o_we;
  wire ctrli0_agent_msg_rxreq_o_re;
  wire [37:0] n4083_o;
  wire [31:0] n4085_o;
  wire n4086_o;
  wire [38:0] n4087_o;
  wire n4089_o;
  wire n4090_o;
  wire n4092_o;
  wire [31:0] n4093_o;
  wire [4:0] n4094_o;
  wire n4095_o;
  wire n4096_o;
  wire [31:0] muxi0_m0_gif_rsp_o_rdata;
  wire muxi0_m0_gif_rsp_o_ack;
  wire [31:0] muxi0_m1_gif_rsp_o_rdata;
  wire muxi0_m1_gif_rsp_o_ack;
  wire [3:0] muxi0_mux_gif_req_o_addr;
  wire [31:0] muxi0_mux_gif_req_o_wdata;
  wire muxi0_mux_gif_req_o_wr;
  wire muxi0_mux_gif_req_o_rd;
  wire [3:0] n4097_o;
  wire [31:0] n4098_o;
  wire n4099_o;
  wire n4100_o;
  wire [32:0] n4101_o;
  wire [3:0] n4103_o;
  wire [31:0] n4104_o;
  wire n4105_o;
  wire n4106_o;
  wire [32:0] n4107_o;
  wire [37:0] n4109_o;
  wire [31:0] n4111_o;
  wire n4112_o;
  wire n4113_o;
  wire n4114_o;
  wire n4115_o;
  wire [17:0] n4116_o;
  wire [15:0] n4117_o;
  wire [15:0] n4118_o;
  wire [4:0] n4119_o;
  wire [2:0] n4120_o;
  wire [2:0] n4121_o;
  wire [18:0] n4122_o;
  wire [16:0] n4123_o;
  wire [9:0] n4124_o;
  wire [18:0] n4125_o;
  wire [16:0] n4126_o;
  wire n4127_o;
  wire [18:0] n4128_o;
  wire [16:0] n4129_o;
  wire n4130_o;
  wire [18:0] n4131_o;
  wire [16:0] n4132_o;
  wire [4:0] n4133_o;
  wire n4134_o;
  wire n4135_o;
  wire n4136_o;
  wire [17:0] n4137_o;
  wire [15:0] n4138_o;
  wire [15:0] n4139_o;
  wire [4:0] n4140_o;
  wire [2:0] n4141_o;
  wire [2:0] n4142_o;
  wire [18:0] n4143_o;
  wire [16:0] n4144_o;
  wire [9:0] n4145_o;
  wire [18:0] n4146_o;
  wire [16:0] n4147_o;
  wire n4148_o;
  wire [18:0] n4149_o;
  wire [16:0] n4150_o;
  wire n4151_o;
  wire [18:0] n4152_o;
  wire [16:0] n4153_o;
  wire [4:0] n4154_o;
  wire [17:0] n4155_o;
  wire [17:0] n4156_o;
  wire n4158_o;
  wire [2:0] n4160_o;
  wire n4161_o;
  wire n4162_o;
  reg n4167_q;
  wire [2:0] n4169_o;
  wire n4170_o;
  wire n4171_o;
  wire n4172_o;
  wire n4173_o;
  wire n4174_o;
  wire [17:0] n4176_o;
  wire [3:0] n4177_o;
  wire [1:0] n4178_o;
  wire [1:0] n4179_o;
  wire [1:0] n4180_o;
  wire [1:0] n4181_o;
  wire [1:0] n4182_o;
  wire [71:0] n4183_o;
  wire [1:0] n4184_o;
  assign ext_gif_rsp_o_rdata = n3991_o;
  assign ext_gif_rsp_o_ack = n3992_o;
  assign gpio_o_c = n3994_o;
  assign gpio_o_xw = n3995_o;
  assign gpio_dir_o_c = n3997_o;
  assign gpio_dir_o_rw = n3998_o;
  assign mem_req_o_adr = n4000_o;
  assign mem_req_o_we = n4001_o;
  assign mem_req_o_ena = n4002_o;
  assign mem_req_o_dat = n4003_o;
  assign agent_txreq_o_av = n4005_o;
  assign agent_txreq_o_data = n4006_o;
  assign agent_txreq_o_comm = n4007_o;
  assign agent_txreq_o_we = n4008_o;
  assign agent_rxreq_o_re = n4011_o;
  assign agent_msg_txreq_o_av = n4014_o;
  assign agent_msg_txreq_o_data = n4015_o;
  assign agent_msg_txreq_o_comm = n4016_o;
  assign agent_msg_txreq_o_we = n4017_o;
  assign agent_msg_rxreq_o_re = n4020_o;
  assign status_o = dmai0_status;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:20:5  */
  assign n3989_o = {ext_gif_req_i_rd, ext_gif_req_i_wr, ext_gif_req_i_wdata, ext_gif_req_i_addr};
  assign n3991_o = n4107_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3992_o = n4107_o[32];
  assign n3994_o = n4155_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3995_o = n4155_o[17:2];
  assign n3997_o = n4156_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3998_o = n4156_o[17:2];
  assign n4000_o = n4070_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4001_o = n4070_o[3];
  assign n4002_o = n4070_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n4003_o = n4070_o[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n4005_o = n4073_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n4006_o = n4073_o[32:1];
  assign n4007_o = n4073_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4008_o = n4073_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4009_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4011_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n4012_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n4014_o = n4087_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n4015_o = n4087_o[32:1];
  assign n4016_o = n4087_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4017_o = n4087_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4018_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n4020_o = ctrli0_agent_msg_rxreq_o_re;
  assign n4021_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:65:10  */
  assign regifi0_gif_rsp = n4027_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:66:10  */
  assign regifi0_reg2logic = n4031_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:68:10  */
  assign ctrli0_gif_req = n4083_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:69:10  */
  assign logic2reg = n4176_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:71:10  */
  assign muxi0_m0_gif_rsp = n4101_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:72:10  */
  assign muxi0_gif_req = n4109_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:75:10  */
  assign chain_mask = n4177_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:76:10  */
  assign chain_trigger = n4178_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:77:10  */
  assign chain_start = n4179_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:78:10  */
  assign chain_busy = n4180_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:79:10  */
  assign chaini0_start = n4181_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:80:10  */
  assign chaini0_trigger = n4182_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:82:10  */
  assign dma_en = n4167_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:83:10  */
  assign dma_init = n4174_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:84:10  */
  assign dma_cfg = n4183_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:85:10  */
  assign dma_ctrl = n4184_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:87:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:93:3  */
  hibi_wishbone_bridge_regfile regifi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .gif_req_i_addr(n4023_o),
    .gif_req_i_wdata(n4024_o),
    .gif_req_i_wr(n4025_o),
    .gif_req_i_rd(n4026_o),
    .logic2reg_i_hibi_dma_status(n4029_o),
    .logic2reg_i_hibi_dma_gpio(n4030_o),
    .gif_rsp_o_rdata(regifi0_gif_rsp_o_rdata),
    .gif_rsp_o_ack(regifi0_gif_rsp_o_ack),
    .reg2logic_o_hibi_dma_ctrl(regifi0_reg2logic_o_hibi_dma_ctrl),
    .reg2logic_o_hibi_dma_status(regifi0_reg2logic_o_hibi_dma_status),
    .reg2logic_o_hibi_dma_trigger(regifi0_reg2logic_o_hibi_dma_trigger),
    .reg2logic_o_hibi_dma_cfg0(regifi0_reg2logic_o_hibi_dma_cfg0),
    .reg2logic_o_hibi_dma_mem_addr0(regifi0_reg2logic_o_hibi_dma_mem_addr0),
    .reg2logic_o_hibi_dma_hibi_addr0(regifi0_reg2logic_o_hibi_dma_hibi_addr0),
    .reg2logic_o_hibi_dma_trigger_mask0(regifi0_reg2logic_o_hibi_dma_trigger_mask0),
    .reg2logic_o_hibi_dma_cfg1(regifi0_reg2logic_o_hibi_dma_cfg1),
    .reg2logic_o_hibi_dma_mem_addr1(regifi0_reg2logic_o_hibi_dma_mem_addr1),
    .reg2logic_o_hibi_dma_hibi_addr1(regifi0_reg2logic_o_hibi_dma_hibi_addr1),
    .reg2logic_o_hibi_dma_trigger_mask1(regifi0_reg2logic_o_hibi_dma_trigger_mask1),
    .reg2logic_o_hibi_dma_gpio(regifi0_reg2logic_o_hibi_dma_gpio),
    .reg2logic_o_hibi_dma_gpio_dir(regifi0_reg2logic_o_hibi_dma_gpio_dir));
  assign n4023_o = muxi0_gif_req[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:73:5  */
  assign n4024_o = muxi0_gif_req[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4025_o = muxi0_gif_req[36];
  assign n4026_o = muxi0_gif_req[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4027_o = {regifi0_gif_rsp_o_ack, regifi0_gif_rsp_o_rdata};
  assign n4029_o = logic2reg[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4030_o = logic2reg[17:2];
  assign n4031_o = {regifi0_reg2logic_o_hibi_dma_gpio_dir, regifi0_reg2logic_o_hibi_dma_gpio, regifi0_reg2logic_o_hibi_dma_trigger_mask1, regifi0_reg2logic_o_hibi_dma_hibi_addr1, regifi0_reg2logic_o_hibi_dma_mem_addr1, regifi0_reg2logic_o_hibi_dma_cfg1, regifi0_reg2logic_o_hibi_dma_trigger_mask0, regifi0_reg2logic_o_hibi_dma_hibi_addr0, regifi0_reg2logic_o_hibi_dma_mem_addr0, regifi0_reg2logic_o_hibi_dma_cfg0, regifi0_reg2logic_o_hibi_dma_trigger, regifi0_reg2logic_o_hibi_dma_status, regifi0_reg2logic_o_hibi_dma_ctrl};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:41  */
  assign n4033_o = regifi0_reg2logic[54:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:64  */
  assign n4034_o = n4033_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:106:67  */
  assign n4035_o = n4034_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:41  */
  assign n4036_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:58  */
  assign n4037_o = n4036_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:60  */
  assign n4038_o = n4037_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:85  */
  assign n4039_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:102  */
  assign n4040_o = n4039_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:105  */
  assign n4041_o = n4040_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:107:63  */
  assign n4042_o = n4038_o & n4041_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:108:35  */
  assign n4043_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:108:39  */
  assign n4044_o = n4043_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:41  */
  assign n4045_o = regifi0_reg2logic[100:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:64  */
  assign n4046_o = n4045_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:110:67  */
  assign n4047_o = n4046_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:41  */
  assign n4048_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:58  */
  assign n4049_o = n4048_o[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:60  */
  assign n4050_o = n4049_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:85  */
  assign n4051_o = regifi0_reg2logic[8:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:102  */
  assign n4052_o = n4051_o[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:105  */
  assign n4053_o = n4052_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:111:63  */
  assign n4054_o = n4050_o & n4053_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:112:35  */
  assign n4055_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:112:39  */
  assign n4056_o = n4055_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:115:40  */
  assign n4057_o = chaini0_trigger[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:117:5  */
  hibi_wishbone_bridge_trigger_2 chaini0_n1_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4058_o),
    .busy_i(n4059_o),
    .trigger_i(chain_trigger),
    .mask_i(n4060_o),
    .trigger_o(chaini0_n1_trigi0_trigger_o),
    .start_o(chaini0_n1_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:126:33  */
  assign n4058_o = chain_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:127:32  */
  assign n4059_o = chain_busy[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:129:32  */
  assign n4060_o = chain_mask[3:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:115:40  */
  assign n4063_o = chaini0_trigger[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:117:5  */
  hibi_wishbone_bridge_trigger_2 chaini0_n2_trigi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .start_i(n4064_o),
    .busy_i(n4065_o),
    .trigger_i(chain_trigger),
    .mask_i(n4066_o),
    .trigger_o(chaini0_n2_trigi0_trigger_o),
    .start_o(chaini0_n2_trigi0_start_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:126:33  */
  assign n4064_o = chain_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:127:32  */
  assign n4065_o = chain_busy[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:129:32  */
  assign n4066_o = chain_mask[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:140:3  */
  hibi_wishbone_bridge_core_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(dma_init),
    .en_i(dma_en),
    .ctrl_i(dma_ctrl),
    .cfg_i(dma_cfg),
    .mem_rsp_i_dat(n4072_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n4075_o),
    .agent_txrsp_i_almost_full(n4076_o),
    .agent_rxrsp_i_av(n4078_o),
    .agent_rxrsp_i_data(n4079_o),
    .agent_rxrsp_i_comm(n4080_o),
    .agent_rxrsp_i_empty(n4081_o),
    .agent_rxrsp_i_almost_empty(n4082_o),
    .status_o(dmai0_status_o),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4070_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4072_o = mem_rsp_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4073_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4075_o = n4009_o[0];
  assign n4076_o = n4009_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4078_o = n4012_o[0];
  assign n4079_o = n4012_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4080_o = n4012_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4081_o = n4012_o[38];
  assign n4082_o = n4012_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:164:3  */
  hibi_wishbone_bridge_ctrl ctrli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(en_i),
    .gif_rsp_i_rdata(n4085_o),
    .gif_rsp_i_ack(n4086_o),
    .agent_msg_txrsp_i_full(n4089_o),
    .agent_msg_txrsp_i_almost_full(n4090_o),
    .agent_msg_rxrsp_i_av(n4092_o),
    .agent_msg_rxrsp_i_data(n4093_o),
    .agent_msg_rxrsp_i_comm(n4094_o),
    .agent_msg_rxrsp_i_empty(n4095_o),
    .agent_msg_rxrsp_i_almost_empty(n4096_o),
    .gif_req_o_addr(ctrli0_gif_req_o_addr),
    .gif_req_o_wdata(ctrli0_gif_req_o_wdata),
    .gif_req_o_wr(ctrli0_gif_req_o_wr),
    .gif_req_o_rd(ctrli0_gif_req_o_rd),
    .agent_msg_txreq_o_av(ctrli0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(ctrli0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(ctrli0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(ctrli0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(ctrli0_agent_msg_rxreq_o_re));
  assign n4083_o = {ctrli0_gif_req_o_rd, ctrli0_gif_req_o_wr, ctrli0_gif_req_o_wdata, ctrli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4085_o = muxi0_m0_gif_rsp[31:0];
  assign n4086_o = muxi0_m0_gif_rsp[32];
  assign n4087_o = {ctrli0_agent_msg_txreq_o_we, ctrli0_agent_msg_txreq_o_comm, ctrli0_agent_msg_txreq_o_data, ctrli0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:70:14  */
  assign n4089_o = n4018_o[0];
  assign n4090_o = n4018_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4092_o = n4021_o[0];
  assign n4093_o = n4021_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:69:12  */
  assign n4094_o = n4021_o[37:33];
  assign n4095_o = n4021_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:55:14  */
  assign n4096_o = n4021_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:181:3  */
  hibi_wishbone_bridge_gif_mux muxi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .m0_gif_req_i_addr(n4097_o),
    .m0_gif_req_i_wdata(n4098_o),
    .m0_gif_req_i_wr(n4099_o),
    .m0_gif_req_i_rd(n4100_o),
    .m1_gif_req_i_addr(n4103_o),
    .m1_gif_req_i_wdata(n4104_o),
    .m1_gif_req_i_wr(n4105_o),
    .m1_gif_req_i_rd(n4106_o),
    .mux_gif_rsp_i_rdata(n4111_o),
    .mux_gif_rsp_i_ack(n4112_o),
    .m0_gif_rsp_o_rdata(muxi0_m0_gif_rsp_o_rdata),
    .m0_gif_rsp_o_ack(muxi0_m0_gif_rsp_o_ack),
    .m1_gif_rsp_o_rdata(muxi0_m1_gif_rsp_o_rdata),
    .m1_gif_rsp_o_ack(muxi0_m1_gif_rsp_o_ack),
    .mux_gif_req_o_addr(muxi0_mux_gif_req_o_addr),
    .mux_gif_req_o_wdata(muxi0_mux_gif_req_o_wdata),
    .mux_gif_req_o_wr(muxi0_mux_gif_req_o_wr),
    .mux_gif_req_o_rd(muxi0_mux_gif_req_o_rd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4097_o = ctrli0_gif_req[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4098_o = ctrli0_gif_req[35:4];
  assign n4099_o = ctrli0_gif_req[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4100_o = ctrli0_gif_req[37];
  assign n4101_o = {muxi0_m0_gif_rsp_o_ack, muxi0_m0_gif_rsp_o_rdata};
  assign n4103_o = n3989_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4104_o = n3989_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4105_o = n3989_o[36];
  assign n4106_o = n3989_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:54:12  */
  assign n4107_o = {muxi0_m1_gif_rsp_o_ack, muxi0_m1_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4109_o = {muxi0_mux_gif_req_o_rd, muxi0_mux_gif_req_o_wr, muxi0_mux_gif_req_o_wdata, muxi0_mux_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4111_o = regifi0_gif_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4112_o = regifi0_gif_rsp[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:198:53  */
  assign n4113_o = dmai0_status[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:198:57  */
  assign n4114_o = n4113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:199:54  */
  assign n4115_o = chaini0_start[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:59  */
  assign n4116_o = regifi0_reg2logic[50:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:79  */
  assign n4117_o = n4116_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:200:82  */
  assign n4118_o = n4117_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:59  */
  assign n4119_o = regifi0_reg2logic[32:28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:78  */
  assign n4120_o = n4119_o[4:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:201:81  */
  assign n4121_o = n4120_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:59  */
  assign n4122_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:73  */
  assign n4123_o = n4122_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:202:76  */
  assign n4124_o = n4123_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:59  */
  assign n4125_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:73  */
  assign n4126_o = n4125_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:203:76  */
  assign n4127_o = n4126_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:59  */
  assign n4128_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:73  */
  assign n4129_o = n4128_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:204:76  */
  assign n4130_o = n4129_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:59  */
  assign n4131_o = regifi0_reg2logic[27:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:73  */
  assign n4132_o = n4131_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:205:76  */
  assign n4133_o = n4132_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:207:53  */
  assign n4134_o = dmai0_status[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:207:57  */
  assign n4135_o = n4134_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:208:54  */
  assign n4136_o = chaini0_start[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:59  */
  assign n4137_o = regifi0_reg2logic[96:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:79  */
  assign n4138_o = n4137_o[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:209:82  */
  assign n4139_o = n4138_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:59  */
  assign n4140_o = regifi0_reg2logic[78:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:78  */
  assign n4141_o = n4140_o[4:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:210:81  */
  assign n4142_o = n4141_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:59  */
  assign n4143_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:73  */
  assign n4144_o = n4143_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:211:76  */
  assign n4145_o = n4144_o[9:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:59  */
  assign n4146_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:73  */
  assign n4147_o = n4146_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:212:76  */
  assign n4148_o = n4147_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:59  */
  assign n4149_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:73  */
  assign n4150_o = n4149_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:213:76  */
  assign n4151_o = n4150_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:59  */
  assign n4152_o = regifi0_reg2logic[73:55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:73  */
  assign n4153_o = n4152_o[18:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:214:76  */
  assign n4154_o = n4153_o[15:11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:216:48  */
  assign n4155_o = regifi0_reg2logic[118:101];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:217:48  */
  assign n4156_o = regifi0_reg2logic[136:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:225:18  */
  assign n4158_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:35  */
  assign n4160_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:49  */
  assign n4161_o = n4160_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:228:52  */
  assign n4162_o = n4161_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:227:5  */
  always @(posedge clk_i or posedge n4158_o)
    if (n4158_o)
      n4167_q <= 1'b0;
    else
      n4167_q <= n4162_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:59  */
  assign n4169_o = regifi0_reg2logic[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:73  */
  assign n4170_o = n4169_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:76  */
  assign n4171_o = n4170_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:79  */
  assign n4172_o = ~n4171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:37  */
  assign n4173_o = dma_en & n4172_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge.vhd:232:19  */
  assign n4174_o = n4173_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4176_o = {gpio_i_xr, n4135_o, n4114_o};
  assign n4177_o = {n4035_o, n4047_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4178_o = {n4063_o, n4057_o};
  assign n4179_o = {n4054_o, n4042_o};
  assign n4180_o = {n4056_o, n4044_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4181_o = {chaini0_n2_trigi0_start_o, chaini0_n1_trigi0_start_o};
  assign n4182_o = {chaini0_n2_trigi0_trigger_o, chaini0_n1_trigi0_trigger_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4183_o = {n4133_o, n4130_o, n4127_o, n4124_o, n4121_o, n4118_o, n4154_o, n4151_o, n4148_o, n4145_o, n4142_o, n4139_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n4184_o = {n4115_o, n4136_o};
endmodule

module sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb
  (input  clk_i,
   input  [3:0] we_i,
   input  en_i,
   input  [8:0] addr_i,
   input  [31:0] di_i,
   output [31:0] do_o);
  wire [8:0] sky130_wrap_addr0;
  wire [31:0] sky130_wrap_din0;
  wire [31:0] sky130_wrap_dout0;
  wire [3:0] sky130_wrap_wmask0;
  wire sky130_wrap_web0;
  wire sky130_wrap_csb0;
  wire n3977_o;
  wire n3978_o;
  wire n3979_o;
  wire n3980_o;
  wire n3981_o;
  wire n3982_o;
  wire n3983_o;
  wire n3984_o;
  wire n3985_o;
  wire [31:0] sky130_wrap_memi0_dout0;
  wire [31:0] sky130_wrap_memi0_dout1;
  localparam n3987_o = 1'b1;
  localparam [8:0] n3988_o = 9'b000000000;
  assign do_o = sky130_wrap_dout0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:85:12  */
  assign sky130_wrap_addr0 = addr_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:86:12  */
  assign sky130_wrap_din0 = di_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:87:12  */
  assign sky130_wrap_dout0 = sky130_wrap_memi0_dout0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:88:12  */
  assign sky130_wrap_wmask0 = we_i; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:89:12  */
  assign sky130_wrap_web0 = n3984_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:90:12  */
  assign sky130_wrap_csb0 = n3985_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:24  */
  assign n3977_o = we_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:35  */
  assign n3978_o = we_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:28  */
  assign n3979_o = n3977_o | n3978_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:46  */
  assign n3980_o = we_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:39  */
  assign n3981_o = n3979_o | n3980_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:57  */
  assign n3982_o = we_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:50  */
  assign n3983_o = n3981_o | n3982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:100:15  */
  assign n3984_o = ~n3983_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:101:15  */
  assign n3985_o = ~en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/tech/mem/rtl/sp_sync_mem.vhd:104:5  */
  sky130_sram_2kbyte_1rw1r_32x512_8 sky130_wrap_memi0 (
    .clk0(clk_i),
    .csb0(sky130_wrap_csb0),
    .web0(sky130_wrap_web0),
    .wmask0(sky130_wrap_wmask0),
    .addr0(sky130_wrap_addr0),
    .din0(sky130_wrap_din0),
    .clk1(clk_i),
    .csb1(n3987_o),
    .addr1(n3988_o),
    .dout0(sky130_wrap_memi0_dout0),
    .dout1());
endmodule

module xbar_9_3_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [161:0] xbar_mst_req_i,
   input  [95:0] xbar_slv_rsp_i,
   output [95:0] xbar_mst_rsp_o,
   output [161:0] xbar_slv_req_o,
   output wait_req_o);
  wire [282:0] r;
  wire [282:0] rin;
  wire n2313_o;
  wire n2314_o;
  wire [53:0] n2315_o;
  wire n2316_o;
  wire [53:0] n2317_o;
  wire [21:0] n2318_o;
  wire n2319_o;
  wire n2320_o;
  wire [53:0] n2321_o;
  wire [21:0] n2322_o;
  wire n2323_o;
  wire n2324_o;
  wire n2325_o;
  wire [53:0] n2326_o;
  wire [53:0] n2327_o;
  wire [53:0] n2328_o;
  wire [53:0] n2329_o;
  wire [117:0] n2330_o;
  wire n2332_o;
  wire n2333_o;
  wire [53:0] n2334_o;
  wire n2335_o;
  wire [53:0] n2336_o;
  wire [21:0] n2337_o;
  wire n2338_o;
  wire n2339_o;
  wire [53:0] n2340_o;
  wire [21:0] n2341_o;
  wire n2342_o;
  wire n2343_o;
  wire n2344_o;
  wire [53:0] n2345_o;
  wire [53:0] n2346_o;
  wire [53:0] n2347_o;
  wire [53:0] n2348_o;
  wire n2350_o;
  wire n2351_o;
  wire [53:0] n2352_o;
  wire n2353_o;
  wire [53:0] n2354_o;
  wire [21:0] n2355_o;
  wire n2356_o;
  wire n2357_o;
  wire [53:0] n2358_o;
  wire [21:0] n2359_o;
  wire n2360_o;
  wire n2361_o;
  wire n2362_o;
  wire [53:0] n2363_o;
  wire [53:0] n2364_o;
  wire [53:0] n2365_o;
  wire [53:0] n2366_o;
  wire [2:0] n2367_o;
  wire [282:0] n2368_o;
  wire [161:0] n2369_o;
  wire [53:0] n2370_o;
  wire [21:0] n2371_o;
  wire n2372_o;
  wire [53:0] n2374_o;
  wire [21:0] n2375_o;
  wire [15:0] n2376_o;
  wire [1:0] n2385_o;
  wire n2388_o;
  wire n2391_o;
  wire n2395_o;
  wire n2398_o;
  wire n2401_o;
  wire n2404_o;
  wire [2:0] n2405_o;
  wire [2:0] n2407_o;
  localparam [8:0] n2408_o = 9'b000000000;
  wire [5:0] n2409_o;
  wire [8:0] n2410_o;
  wire n2411_o;
  wire [8:0] n2412_o;
  wire n2413_o;
  wire [8:0] n2414_o;
  wire n2415_o;
  wire [53:0] n2416_o;
  wire [21:0] n2417_o;
  wire n2418_o;
  wire [53:0] n2420_o;
  wire [21:0] n2421_o;
  wire [15:0] n2422_o;
  wire [1:0] n2431_o;
  wire n2434_o;
  wire n2437_o;
  wire n2441_o;
  wire n2444_o;
  wire n2447_o;
  wire n2450_o;
  wire [2:0] n2451_o;
  wire [2:0] n2452_o;
  wire [2:0] n2453_o;
  wire [2:0] n2454_o;
  wire [8:0] n2455_o;
  wire n2456_o;
  wire [8:0] n2457_o;
  wire n2458_o;
  wire [8:0] n2459_o;
  wire n2460_o;
  wire [53:0] n2461_o;
  wire [21:0] n2462_o;
  wire n2463_o;
  wire [53:0] n2465_o;
  wire [21:0] n2466_o;
  wire [15:0] n2467_o;
  wire [1:0] n2476_o;
  wire n2479_o;
  wire n2482_o;
  wire n2486_o;
  wire n2489_o;
  wire n2492_o;
  wire n2495_o;
  wire [2:0] n2496_o;
  wire [2:0] n2497_o;
  wire [8:0] n2498_o;
  wire n2499_o;
  wire [8:0] n2500_o;
  wire n2501_o;
  wire [8:0] n2502_o;
  wire n2503_o;
  wire [282:0] n2504_o;
  wire n2505_o;
  wire [8:0] n2507_o;
  wire [2:0] n2508_o;
  wire n2515_o;
  wire n2522_o;
  localparam [2:0] n2523_o = 3'b000;
  wire n2527_o;
  wire n2529_o;
  wire n2531_o;
  wire n2532_o;
  wire n2536_o;
  wire n2539_o;
  wire n2540_o;
  wire n2543_o;
  wire n2544_o;
  wire n2545_o;
  wire n2546_o;
  wire n2548_o;
  wire n2554_o;
  wire n2557_o;
  wire [2:0] n2559_o;
  wire [8:0] n2561_o;
  wire [2:0] n2562_o;
  wire n2569_o;
  wire [2:0] n2572_o;
  wire n2574_o;
  wire [2:0] n2576_o;
  wire [2:0] n2577_o;
  wire n2578_o;
  wire [2:0] n2580_o;
  wire [2:0] n2581_o;
  wire n2583_o;
  wire [8:0] n2585_o;
  wire [2:0] n2586_o;
  wire [1:0] n2587_o;
  wire [114:0] n2588_o;
  wire [282:0] n2589_o;
  wire [2:0] n2590_o;
  wire [2:0] n2591_o;
  wire [2:0] n2592_o;
  wire n2594_o;
  wire n2595_o;
  wire n2596_o;
  wire n2597_o;
  wire [2:0] n2598_o;
  wire [2:0] n2599_o;
  wire n2601_o;
  wire [2:0] n2603_o;
  wire n2610_o;
  wire [2:0] n2613_o;
  wire n2615_o;
  wire [2:0] n2617_o;
  wire [2:0] n2618_o;
  wire n2619_o;
  wire [2:0] n2621_o;
  wire [2:0] n2622_o;
  wire n2624_o;
  wire [2:0] n2626_o;
  wire n2633_o;
  wire n2640_o;
  localparam [2:0] n2641_o = 3'b000;
  wire n2645_o;
  wire n2647_o;
  wire n2649_o;
  wire n2650_o;
  wire n2654_o;
  wire n2657_o;
  wire n2658_o;
  wire n2661_o;
  wire n2662_o;
  wire n2663_o;
  wire n2664_o;
  wire n2666_o;
  wire n2672_o;
  wire n2675_o;
  wire [2:0] n2677_o;
  wire [2:0] n2678_o;
  wire [114:0] n2679_o;
  wire [282:0] n2680_o;
  wire [2:0] n2681_o;
  wire [2:0] n2682_o;
  wire [2:0] n2683_o;
  wire [2:0] n2685_o;
  wire n2692_o;
  wire [2:0] n2695_o;
  wire n2697_o;
  wire [2:0] n2699_o;
  wire [2:0] n2700_o;
  wire n2701_o;
  wire [2:0] n2703_o;
  wire [2:0] n2704_o;
  wire n2706_o;
  wire n2708_o;
  wire n2709_o;
  wire [8:0] n2712_o;
  wire [2:0] n2713_o;
  wire n2720_o;
  wire n2727_o;
  localparam [2:0] n2728_o = 3'b000;
  wire n2732_o;
  wire n2734_o;
  wire n2736_o;
  wire n2737_o;
  wire n2741_o;
  wire n2744_o;
  wire n2745_o;
  wire n2748_o;
  wire n2749_o;
  wire n2750_o;
  wire n2751_o;
  wire n2753_o;
  wire n2759_o;
  wire n2762_o;
  wire [2:0] n2764_o;
  wire [8:0] n2766_o;
  wire [2:0] n2767_o;
  wire n2774_o;
  wire [2:0] n2777_o;
  wire n2779_o;
  wire [2:0] n2781_o;
  wire [2:0] n2782_o;
  wire n2783_o;
  wire [2:0] n2785_o;
  wire [2:0] n2786_o;
  wire n2788_o;
  wire [8:0] n2791_o;
  wire [2:0] n2792_o;
  wire n2799_o;
  wire n2806_o;
  localparam [2:0] n2807_o = 3'b000;
  wire n2811_o;
  wire n2813_o;
  wire n2815_o;
  wire n2816_o;
  wire n2820_o;
  wire n2823_o;
  wire n2824_o;
  wire n2827_o;
  wire n2828_o;
  wire n2829_o;
  wire n2830_o;
  wire n2832_o;
  wire n2838_o;
  wire n2841_o;
  wire [2:0] n2843_o;
  wire [8:0] n2844_o;
  wire [2:0] n2845_o;
  wire [1:0] n2846_o;
  wire [114:0] n2847_o;
  wire [282:0] n2848_o;
  wire [2:0] n2849_o;
  wire [2:0] n2850_o;
  wire [2:0] n2851_o;
  wire n2853_o;
  wire n2854_o;
  wire n2855_o;
  wire [2:0] n2856_o;
  wire [2:0] n2857_o;
  wire [2:0] n2858_o;
  wire n2859_o;
  wire n2860_o;
  wire n2861_o;
  wire [2:0] n2862_o;
  wire [2:0] n2863_o;
  wire n2865_o;
  wire [1:0] n2867_o;
  reg n2868_o;
  wire n2869_o;
  reg n2870_o;
  wire [2:0] n2871_o;
  reg [2:0] n2872_o;
  wire [2:0] n2873_o;
  reg [2:0] n2874_o;
  wire [1:0] n2875_o;
  wire [95:0] n2877_o;
  wire [8:0] n2879_o;
  wire [5:0] n2880_o;
  wire [282:0] n2881_o;
  wire n2882_o;
  wire [8:0] n2884_o;
  wire [2:0] n2885_o;
  wire n2892_o;
  wire n2899_o;
  localparam [2:0] n2900_o = 3'b000;
  wire n2904_o;
  wire n2906_o;
  wire n2908_o;
  wire n2909_o;
  wire n2913_o;
  wire n2916_o;
  wire n2917_o;
  wire n2920_o;
  wire n2921_o;
  wire n2922_o;
  wire n2923_o;
  wire n2925_o;
  wire n2931_o;
  wire n2934_o;
  wire [2:0] n2936_o;
  wire [8:0] n2938_o;
  wire [2:0] n2939_o;
  wire n2946_o;
  wire [2:0] n2949_o;
  wire n2951_o;
  wire [2:0] n2953_o;
  wire [2:0] n2954_o;
  wire n2955_o;
  wire [2:0] n2957_o;
  wire [2:0] n2958_o;
  wire n2960_o;
  wire [8:0] n2962_o;
  wire [2:0] n2963_o;
  wire n2964_o;
  wire [2:0] n2965_o;
  wire [282:0] n2966_o;
  wire [2:0] n2967_o;
  wire [2:0] n2968_o;
  wire [2:0] n2969_o;
  wire n2971_o;
  wire n2972_o;
  wire n2973_o;
  wire n2974_o;
  wire [2:0] n2975_o;
  wire [2:0] n2976_o;
  wire n2978_o;
  wire [2:0] n2980_o;
  wire n2987_o;
  wire [2:0] n2990_o;
  wire n2992_o;
  wire [2:0] n2994_o;
  wire [2:0] n2995_o;
  wire n2996_o;
  wire [2:0] n2998_o;
  wire [2:0] n2999_o;
  wire n3001_o;
  wire [2:0] n3003_o;
  wire n3010_o;
  wire n3017_o;
  localparam [2:0] n3018_o = 3'b000;
  wire n3022_o;
  wire n3024_o;
  wire n3026_o;
  wire n3027_o;
  wire n3031_o;
  wire n3034_o;
  wire n3035_o;
  wire n3038_o;
  wire n3039_o;
  wire n3040_o;
  wire n3041_o;
  wire n3043_o;
  wire n3049_o;
  wire n3052_o;
  wire [2:0] n3054_o;
  wire [2:0] n3055_o;
  wire [2:0] n3056_o;
  wire [282:0] n3057_o;
  wire [2:0] n3058_o;
  wire [2:0] n3059_o;
  wire [2:0] n3060_o;
  wire [2:0] n3062_o;
  wire n3069_o;
  wire [2:0] n3072_o;
  wire n3074_o;
  wire [2:0] n3076_o;
  wire [2:0] n3077_o;
  wire n3078_o;
  wire [2:0] n3080_o;
  wire [2:0] n3081_o;
  wire n3083_o;
  wire n3085_o;
  wire n3086_o;
  wire [8:0] n3089_o;
  wire [2:0] n3090_o;
  wire n3097_o;
  wire n3104_o;
  localparam [2:0] n3105_o = 3'b000;
  wire n3109_o;
  wire n3111_o;
  wire n3113_o;
  wire n3114_o;
  wire n3118_o;
  wire n3121_o;
  wire n3122_o;
  wire n3125_o;
  wire n3126_o;
  wire n3127_o;
  wire n3128_o;
  wire n3130_o;
  wire n3136_o;
  wire n3139_o;
  wire [2:0] n3141_o;
  wire [8:0] n3143_o;
  wire [2:0] n3144_o;
  wire n3151_o;
  wire [2:0] n3154_o;
  wire n3156_o;
  wire [2:0] n3158_o;
  wire [2:0] n3159_o;
  wire n3160_o;
  wire [2:0] n3162_o;
  wire [2:0] n3163_o;
  wire n3165_o;
  wire [8:0] n3168_o;
  wire [2:0] n3169_o;
  wire n3176_o;
  wire n3183_o;
  localparam [2:0] n3184_o = 3'b000;
  wire n3188_o;
  wire n3190_o;
  wire n3192_o;
  wire n3193_o;
  wire n3197_o;
  wire n3200_o;
  wire n3201_o;
  wire n3204_o;
  wire n3205_o;
  wire n3206_o;
  wire n3207_o;
  wire n3209_o;
  wire n3215_o;
  wire n3218_o;
  wire [2:0] n3220_o;
  wire [8:0] n3221_o;
  wire [2:0] n3222_o;
  wire n3223_o;
  wire [2:0] n3224_o;
  wire [282:0] n3225_o;
  wire [2:0] n3226_o;
  wire [2:0] n3227_o;
  wire [2:0] n3228_o;
  wire n3230_o;
  wire n3231_o;
  wire n3232_o;
  wire [2:0] n3233_o;
  wire [2:0] n3234_o;
  wire [2:0] n3235_o;
  wire n3236_o;
  wire n3237_o;
  wire n3238_o;
  wire [2:0] n3239_o;
  wire [2:0] n3240_o;
  wire n3242_o;
  wire [1:0] n3244_o;
  reg n3245_o;
  wire n3246_o;
  reg n3247_o;
  wire [2:0] n3248_o;
  reg [2:0] n3249_o;
  wire [2:0] n3250_o;
  reg [2:0] n3251_o;
  wire n3252_o;
  wire [4:0] n3254_o;
  wire [2:0] n3255_o;
  wire [282:0] n3256_o;
  wire n3257_o;
  wire [8:0] n3259_o;
  wire [2:0] n3260_o;
  wire n3267_o;
  wire n3274_o;
  localparam [2:0] n3275_o = 3'b000;
  wire n3279_o;
  wire n3281_o;
  wire n3283_o;
  wire n3284_o;
  wire n3288_o;
  wire n3291_o;
  wire n3292_o;
  wire n3295_o;
  wire n3296_o;
  wire n3297_o;
  wire n3298_o;
  wire n3300_o;
  wire n3306_o;
  wire n3309_o;
  wire [2:0] n3311_o;
  wire [8:0] n3313_o;
  wire [2:0] n3314_o;
  wire n3321_o;
  wire [2:0] n3324_o;
  wire n3326_o;
  wire [2:0] n3328_o;
  wire [2:0] n3329_o;
  wire n3330_o;
  wire [2:0] n3332_o;
  wire [2:0] n3333_o;
  wire n3335_o;
  wire [8:0] n3337_o;
  wire [2:0] n3338_o;
  wire [282:0] n3339_o;
  wire [2:0] n3340_o;
  wire [2:0] n3341_o;
  wire [2:0] n3342_o;
  wire n3344_o;
  wire n3345_o;
  wire n3346_o;
  wire [2:0] n3347_o;
  wire [2:0] n3348_o;
  wire n3350_o;
  wire [2:0] n3352_o;
  wire n3359_o;
  wire [2:0] n3362_o;
  wire n3364_o;
  wire [2:0] n3366_o;
  wire [2:0] n3367_o;
  wire n3368_o;
  wire [2:0] n3370_o;
  wire [2:0] n3371_o;
  wire n3373_o;
  wire [2:0] n3375_o;
  wire n3382_o;
  wire n3389_o;
  localparam [2:0] n3390_o = 3'b000;
  wire n3394_o;
  wire n3396_o;
  wire n3398_o;
  wire n3399_o;
  wire n3403_o;
  wire n3406_o;
  wire n3407_o;
  wire n3410_o;
  wire n3411_o;
  wire n3412_o;
  wire n3413_o;
  wire n3415_o;
  wire n3421_o;
  wire n3424_o;
  wire [2:0] n3426_o;
  wire [2:0] n3427_o;
  wire [282:0] n3428_o;
  wire [2:0] n3429_o;
  wire [2:0] n3430_o;
  wire [2:0] n3431_o;
  wire [2:0] n3433_o;
  wire n3440_o;
  wire [2:0] n3443_o;
  wire n3445_o;
  wire [2:0] n3447_o;
  wire [2:0] n3448_o;
  wire n3449_o;
  wire [2:0] n3451_o;
  wire [2:0] n3452_o;
  wire n3454_o;
  wire n3456_o;
  wire n3457_o;
  wire [8:0] n3460_o;
  wire [2:0] n3461_o;
  wire n3468_o;
  wire n3475_o;
  localparam [2:0] n3476_o = 3'b000;
  wire n3480_o;
  wire n3482_o;
  wire n3484_o;
  wire n3485_o;
  wire n3489_o;
  wire n3492_o;
  wire n3493_o;
  wire n3496_o;
  wire n3497_o;
  wire n3498_o;
  wire n3499_o;
  wire n3501_o;
  wire n3507_o;
  wire n3510_o;
  wire [2:0] n3512_o;
  wire [8:0] n3514_o;
  wire [2:0] n3515_o;
  wire n3522_o;
  wire [2:0] n3525_o;
  wire n3527_o;
  wire [2:0] n3529_o;
  wire [2:0] n3530_o;
  wire n3531_o;
  wire [2:0] n3533_o;
  wire [2:0] n3534_o;
  wire n3536_o;
  wire [8:0] n3539_o;
  wire [2:0] n3540_o;
  wire n3547_o;
  wire n3554_o;
  localparam [2:0] n3555_o = 3'b000;
  wire n3559_o;
  wire n3561_o;
  wire n3563_o;
  wire n3564_o;
  wire n3568_o;
  wire n3571_o;
  wire n3572_o;
  wire n3575_o;
  wire n3576_o;
  wire n3577_o;
  wire n3578_o;
  wire n3580_o;
  wire n3586_o;
  wire n3589_o;
  wire [2:0] n3591_o;
  wire [8:0] n3592_o;
  wire [2:0] n3593_o;
  wire [282:0] n3594_o;
  wire [2:0] n3595_o;
  wire [2:0] n3596_o;
  wire [2:0] n3597_o;
  wire n3599_o;
  wire n3600_o;
  wire n3601_o;
  wire [2:0] n3602_o;
  wire [2:0] n3603_o;
  wire [2:0] n3604_o;
  wire n3605_o;
  wire n3606_o;
  wire [2:0] n3607_o;
  wire [2:0] n3608_o;
  wire n3610_o;
  wire [1:0] n3612_o;
  reg n3613_o;
  wire n3614_o;
  reg n3615_o;
  wire [2:0] n3616_o;
  reg [2:0] n3617_o;
  reg [2:0] n3618_o;
  wire n3620_o;
  wire [282:0] n3622_o;
  wire [2:0] n3623_o;
  wire n3630_o;
  wire [1:0] n3633_o;
  wire n3635_o;
  wire [1:0] n3637_o;
  wire [1:0] n3640_o;
  wire [282:0] n3644_o;
  wire [2:0] n3645_o;
  wire n3652_o;
  wire [1:0] n3655_o;
  wire n3657_o;
  wire [1:0] n3659_o;
  wire [1:0] n3662_o;
  wire [8:0] n3664_o;
  wire n3667_o;
  wire n3669_o;
  wire n3670_o;
  wire [31:0] n3671_o;
  wire [282:0] n3674_o;
  wire [2:0] n3675_o;
  wire n3682_o;
  wire [1:0] n3685_o;
  wire n3687_o;
  wire [1:0] n3689_o;
  wire [1:0] n3692_o;
  wire [15:0] n3695_o;
  wire [4:0] n3696_o;
  wire [282:0] n3698_o;
  wire [2:0] n3699_o;
  wire n3706_o;
  wire [1:0] n3709_o;
  wire n3711_o;
  wire [1:0] n3713_o;
  wire [1:0] n3716_o;
  wire [282:0] n3720_o;
  wire [2:0] n3721_o;
  wire n3728_o;
  wire [1:0] n3731_o;
  wire n3733_o;
  wire [1:0] n3735_o;
  wire [1:0] n3738_o;
  wire [8:0] n3740_o;
  wire n3743_o;
  wire n3745_o;
  wire n3746_o;
  wire [31:0] n3747_o;
  wire [282:0] n3750_o;
  wire [2:0] n3751_o;
  wire n3758_o;
  wire [1:0] n3761_o;
  wire n3763_o;
  wire [1:0] n3765_o;
  wire [1:0] n3768_o;
  wire [15:0] n3771_o;
  wire [4:0] n3772_o;
  wire [282:0] n3774_o;
  wire [2:0] n3775_o;
  wire n3782_o;
  wire [1:0] n3785_o;
  wire n3787_o;
  wire [1:0] n3789_o;
  wire [1:0] n3792_o;
  wire [282:0] n3796_o;
  wire [2:0] n3797_o;
  wire n3804_o;
  wire [1:0] n3807_o;
  wire n3809_o;
  wire [1:0] n3811_o;
  wire [1:0] n3814_o;
  wire [8:0] n3816_o;
  wire n3819_o;
  wire n3821_o;
  wire n3822_o;
  wire [31:0] n3823_o;
  wire [282:0] n3826_o;
  wire [2:0] n3827_o;
  wire n3834_o;
  wire [1:0] n3837_o;
  wire n3839_o;
  wire [1:0] n3841_o;
  wire [1:0] n3844_o;
  wire [15:0] n3847_o;
  wire [4:0] n3848_o;
  wire n3849_o;
  wire [31:0] n3850_o;
  wire [31:0] n3851_o;
  wire [31:0] n3852_o;
  wire n3854_o;
  wire [31:0] n3855_o;
  wire [31:0] n3856_o;
  wire n3857_o;
  wire [31:0] n3858_o;
  wire [31:0] n3859_o;
  wire n3860_o;
  wire [31:0] n3861_o;
  wire [31:0] n3862_o;
  wire [31:0] n3863_o;
  wire [31:0] n3864_o;
  wire n3865_o;
  wire [31:0] n3866_o;
  wire [31:0] n3867_o;
  wire n3868_o;
  wire [31:0] n3869_o;
  wire [31:0] n3870_o;
  wire n3871_o;
  wire [31:0] n3872_o;
  wire [31:0] n3873_o;
  wire n3874_o;
  wire [31:0] n3875_o;
  wire [31:0] n3876_o;
  wire n3877_o;
  wire [31:0] n3878_o;
  wire [31:0] n3879_o;
  wire [282:0] n3880_o;
  wire [95:0] n3881_o;
  wire n3882_o;
  wire [95:0] n3883_o;
  wire [95:0] n3884_o;
  wire [282:0] n3886_o;
  wire [2:0] n3887_o;
  wire n3889_o;
  wire n3891_o;
  wire n3892_o;
  wire [161:0] n3893_o;
  wire [282:0] n3894_o;
  wire n3902_o;
  wire [282:0] n3905_o;
  wire [282:0] n3911_o;
  reg [282:0] n3912_q;
  wire [53:0] n3913_o;
  wire [53:0] n3914_o;
  wire [53:0] n3915_o;
  wire n3916_o;
  wire [53:0] n3917_o;
  wire n3918_o;
  wire [53:0] n3919_o;
  wire n3920_o;
  wire n3921_o;
  wire n3922_o;
  wire n3923_o;
  wire n3924_o;
  wire n3925_o;
  wire n3926_o;
  wire [8:0] n3927_o;
  wire [8:0] n3928_o;
  wire [8:0] n3929_o;
  wire n3930_o;
  wire [8:0] n3931_o;
  wire n3932_o;
  wire [8:0] n3933_o;
  wire [53:0] n3934_o;
  wire [53:0] n3935_o;
  wire [53:0] n3936_o;
  wire n3937_o;
  wire [53:0] n3938_o;
  wire n3939_o;
  wire [53:0] n3940_o;
  wire n3941_o;
  wire n3942_o;
  wire n3943_o;
  wire n3944_o;
  wire n3945_o;
  wire n3946_o;
  wire n3947_o;
  wire [8:0] n3948_o;
  wire [8:0] n3949_o;
  wire [8:0] n3950_o;
  wire n3951_o;
  wire [8:0] n3952_o;
  wire n3953_o;
  wire [8:0] n3954_o;
  wire [53:0] n3955_o;
  wire [53:0] n3956_o;
  wire [53:0] n3957_o;
  wire n3958_o;
  wire [53:0] n3959_o;
  wire n3960_o;
  wire [53:0] n3961_o;
  wire n3962_o;
  wire n3963_o;
  wire n3964_o;
  wire n3965_o;
  wire n3966_o;
  wire n3967_o;
  wire n3968_o;
  wire [8:0] n3969_o;
  wire [8:0] n3970_o;
  wire [8:0] n3971_o;
  wire n3972_o;
  wire [8:0] n3973_o;
  wire n3974_o;
  wire [8:0] n3975_o;
  assign xbar_mst_rsp_o = n3884_o;
  assign xbar_slv_req_o = n3893_o;
  assign wait_req_o = n3892_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:126:10  */
  assign r = n3912_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:126:13  */
  assign rin = n3894_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2313_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2314_o = ~n2313_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2315_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2316_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2317_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2318_o = n2317_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2319_o = n2318_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2320_o = n2316_o & n2319_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2321_o = r[164:111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2322_o = n2321_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2323_o = n2322_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2324_o = ~n2323_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2325_o = n2320_o & n2324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2326_o = xbar_mst_req_i[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2327_o = r[164:111];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2328_o = n2325_o ? n2326_o : n2327_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2329_o = n2314_o ? n2315_o : n2328_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2330_o = r[282:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2332_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2333_o = ~n2332_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2334_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2335_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2336_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2337_o = n2336_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2338_o = n2337_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2339_o = n2335_o & n2338_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2340_o = r[110:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2341_o = n2340_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2342_o = n2341_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2343_o = ~n2342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2344_o = n2339_o & n2343_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2345_o = xbar_mst_req_i[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2346_o = r[110:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2347_o = n2344_o ? n2345_o : n2346_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2348_o = n2333_o ? n2334_o : n2347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:12  */
  assign n2350_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:21  */
  assign n2351_o = ~n2350_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:147:41  */
  assign n2352_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:15  */
  assign n2353_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:48  */
  assign n2354_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:52  */
  assign n2355_o = n2354_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:57  */
  assign n2356_o = n2355_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:30  */
  assign n2357_o = n2353_o & n2356_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:81  */
  assign n2358_o = r[56:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:85  */
  assign n2359_o = n2358_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:90  */
  assign n2360_o = n2359_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:93  */
  assign n2361_o = ~n2360_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:66  */
  assign n2362_o = n2357_o & n2361_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:149:41  */
  assign n2363_o = xbar_mst_req_i[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2364_o = r[56:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:148:7  */
  assign n2365_o = n2362_o ? n2363_o : n2364_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:146:7  */
  assign n2366_o = n2351_o ? n2352_o : n2365_o;
  assign n2367_o = r[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2368_o = {n2330_o, n2329_o, n2348_o, n2366_o, n2367_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:153:27  */
  assign n2369_o = n2368_o[164:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2370_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2371_o = n2370_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2372_o = n2371_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2374_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2375_o = n2374_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2376_o = n2375_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2385_o = n2376_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2388_o = n2385_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2391_o = n2388_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2395_o = n2385_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2398_o = n2395_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2401_o = n2385_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2404_o = n2401_o ? 1'b1 : 1'b0;
  assign n2405_o = {n2404_o, n2398_o, n2391_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2407_o = n2372_o ? n2405_o : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2409_o = n2408_o[5:0];
  assign n2410_o = {n2407_o, n2409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2411_o = n2410_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2412_o = {n2407_o, n2409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2413_o = n2412_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2414_o = {n2407_o, n2409_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2415_o = n2414_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2416_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2417_o = n2416_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2418_o = n2417_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2420_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2421_o = n2420_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2422_o = n2421_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2431_o = n2422_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2434_o = n2431_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2437_o = n2434_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2441_o = n2431_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2444_o = n2441_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2447_o = n2431_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2450_o = n2447_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2451_o = {n2450_o, n2444_o, n2437_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2452_o = n2408_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2453_o = n2418_o ? n2451_o : n2452_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2454_o = n2408_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2455_o = {n2407_o, n2453_o, n2454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2456_o = n2455_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2457_o = {n2407_o, n2453_o, n2454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2458_o = n2457_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2459_o = {n2407_o, n2453_o, n2454_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2460_o = n2459_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:26  */
  assign n2461_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:30  */
  assign n2462_o = n2461_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:35  */
  assign n2463_o = n2462_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:54  */
  assign n2465_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:58  */
  assign n2466_o = n2465_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:163:63  */
  assign n2467_o = n2466_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:38:28  */
  assign n2476_o = n2467_o[10:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2479_o = n2476_o == 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2482_o = n2479_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2486_o = n2476_o == 2'b01;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2489_o = n2486_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:18  */
  assign n2492_o = n2476_o == 2'b10;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:41:7  */
  assign n2495_o = n2492_o ? 1'b1 : 1'b0;
  assign n2496_o = {n2495_o, n2489_o, n2482_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:162:7  */
  assign n2497_o = n2463_o ? n2496_o : n2454_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n2498_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2499_o = n2498_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2500_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2501_o = n2500_o[1];
  assign n2502_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:166:35  */
  assign n2503_o = n2502_o[2];
  assign n2504_o = {n2330_o, n2329_o, n2348_o, n2366_o, n2367_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n2505_o = n2504_o[2];
  assign n2507_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n2508_o = n2507_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2515_o = n2508_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2522_o = n2515_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2527_o = n2515_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2529_o = n2508_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2531_o = n2523_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2532_o = n2543_o ? 1'b1 : n2531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2536_o = n2545_o ? 1'b0 : n2527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2539_o = n2529_o & n2527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2540_o = n2529_o & n2527_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2543_o = n2527_o & n2539_o;
  assign n2544_o = n2523_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2545_o = n2527_o & n2540_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2546_o = n2508_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2548_o = n2557_o ? 1'b1 : n2544_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2554_o = n2546_o & n2536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2557_o = n2536_o & n2554_o;
  assign n2559_o = {n2548_o, n2532_o, n2522_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2561_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n2562_o = n2561_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2569_o = n2562_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2572_o = n2569_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2574_o = n2562_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2576_o = n2572_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2577_o = n2574_o ? n2576_o : n2572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2578_o = n2562_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2580_o = n2577_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2581_o = n2578_o ? n2580_o : n2577_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n2583_o = $unsigned(n2581_o) > $unsigned(3'b001);
  assign n2585_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n2586_o = n2585_o[8:6];
  assign n2587_o = r[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2588_o = r[279:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:84:12  */
  assign n2589_o = {n2559_o, n2588_o, n2329_o, n2348_o, n2366_o, 1'b1, n2587_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n2590_o = n2589_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n2591_o = ~n2590_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n2592_o = n2586_o & n2591_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:95:14  */
  assign n2594_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2595_o = n2583_o ? 1'b1 : n2594_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/common/rtl/hibi_link_pkg.vhd:83:12  */
  assign n2596_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2597_o = n2583_o ? 1'b1 : n2596_o;
  assign n2598_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2599_o = n2583_o ? n2592_o : n2598_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n2601_o = n2505_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n2603_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2610_o = n2603_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2613_o = n2610_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2615_o = n2603_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2617_o = n2613_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2618_o = n2615_o ? n2617_o : n2613_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2619_o = n2603_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2621_o = n2618_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2622_o = n2619_o ? n2621_o : n2618_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n2624_o = n2622_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n2626_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2633_o = n2626_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2640_o = n2633_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2645_o = n2633_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2647_o = n2626_o[1];
  assign n2649_o = n2641_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2650_o = n2661_o ? 1'b1 : n2649_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2654_o = n2663_o ? 1'b0 : n2645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2657_o = n2647_o & n2645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2658_o = n2647_o & n2645_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2661_o = n2645_o & n2657_o;
  assign n2662_o = n2641_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2663_o = n2645_o & n2658_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2664_o = n2626_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2666_o = n2675_o ? 1'b1 : n2662_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2672_o = n2664_o & n2654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2675_o = n2654_o & n2672_o;
  assign n2677_o = {n2666_o, n2650_o, n2640_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n2678_o = r[273:271];
  assign n2679_o = r[279:165];
  assign n2680_o = {n2677_o, n2679_o, n2329_o, n2348_o, n2366_o, n2367_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n2681_o = n2680_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n2682_o = ~n2681_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n2683_o = n2678_o & n2682_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n2685_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2692_o = n2685_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2695_o = n2692_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2697_o = n2685_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2699_o = n2695_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2700_o = n2697_o ? n2699_o : n2695_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2701_o = n2685_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2703_o = n2700_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2704_o = n2701_o ? n2703_o : n2700_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n2706_o = n2704_o == 3'b001;
  assign n2708_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n2709_o = n2706_o ? 1'b0 : n2708_o;
  assign n2712_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n2713_o = n2712_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2720_o = n2713_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2727_o = n2720_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2732_o = n2720_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2734_o = n2713_o[1];
  assign n2736_o = n2728_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2737_o = n2748_o ? 1'b1 : n2736_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2741_o = n2750_o ? 1'b0 : n2732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2744_o = n2734_o & n2732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2745_o = n2734_o & n2732_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2748_o = n2732_o & n2744_o;
  assign n2749_o = n2728_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2750_o = n2732_o & n2745_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2751_o = n2713_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2753_o = n2762_o ? 1'b1 : n2749_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2759_o = n2751_o & n2741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2762_o = n2741_o & n2759_o;
  assign n2764_o = {n2753_o, n2737_o, n2727_o};
  assign n2766_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n2767_o = n2766_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2774_o = n2767_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2777_o = n2774_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2779_o = n2767_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2781_o = n2777_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2782_o = n2779_o ? n2781_o : n2777_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2783_o = n2767_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2785_o = n2782_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2786_o = n2783_o ? n2785_o : n2782_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n2788_o = $unsigned(n2786_o) > $unsigned(3'b001);
  assign n2791_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n2792_o = n2791_o[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2799_o = n2792_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2806_o = n2799_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2811_o = n2799_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2813_o = n2792_o[1];
  assign n2815_o = n2807_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2816_o = n2827_o ? 1'b1 : n2815_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2820_o = n2829_o ? 1'b0 : n2811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2823_o = n2813_o & n2811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2824_o = n2813_o & n2811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2827_o = n2811_o & n2823_o;
  assign n2828_o = n2807_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2829_o = n2811_o & n2824_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2830_o = n2792_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2832_o = n2841_o ? 1'b1 : n2828_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2838_o = n2830_o & n2820_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2841_o = n2820_o & n2838_o;
  assign n2843_o = {n2832_o, n2816_o, n2806_o};
  assign n2844_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n2845_o = n2844_o[8:6];
  assign n2846_o = r[1:0];
  assign n2847_o = r[279:165];
  assign n2848_o = {n2843_o, n2847_o, n2329_o, n2348_o, n2366_o, 1'b1, n2846_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n2849_o = n2848_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n2850_o = ~n2849_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n2851_o = n2845_o & n2850_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2853_o = n2788_o ? 1'b1 : 1'b0;
  assign n2854_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2855_o = n2788_o ? 1'b1 : n2854_o;
  assign n2856_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2857_o = n2788_o ? n2851_o : n2856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n2858_o = n2788_o ? n2843_o : n2764_o;
  assign n2859_o = r[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2860_o = n2624_o ? n2859_o : n2853_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2861_o = n2624_o ? n2709_o : n2855_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2862_o = n2624_o ? n2683_o : n2857_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n2863_o = n2624_o ? n2677_o : n2858_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n2865_o = n2505_o == 1'b1;
  assign n2867_o = {n2865_o, n2601_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2868_o = n2860_o;
      2'b01: n2868_o = n2595_o;
      default: n2868_o = 1'b0;
    endcase
  assign n2869_o = r[261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2870_o = n2861_o;
      2'b01: n2870_o = n2597_o;
      default: n2870_o = n2869_o;
    endcase
  assign n2871_o = r[273:271];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2872_o = n2862_o;
      2'b01: n2872_o = n2599_o;
      default: n2872_o = n2871_o;
    endcase
  assign n2873_o = r[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n2867_o)
      2'b10: n2874_o = n2863_o;
      2'b01: n2874_o = n2559_o;
      default: n2874_o = n2873_o;
    endcase
  assign n2875_o = r[1:0];
  assign n2877_o = r[260:165];
  assign n2879_o = r[270:262];
  assign n2880_o = r[279:274];
  assign n2881_o = {n2874_o, n2880_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n2875_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n2882_o = n2881_o[1];
  assign n2884_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n2885_o = n2884_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2892_o = n2885_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2899_o = n2892_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2904_o = n2892_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2906_o = n2885_o[1];
  assign n2908_o = n2900_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2909_o = n2920_o ? 1'b1 : n2908_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2913_o = n2922_o ? 1'b0 : n2904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2916_o = n2906_o & n2904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2917_o = n2906_o & n2904_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2920_o = n2904_o & n2916_o;
  assign n2921_o = n2900_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2922_o = n2904_o & n2917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n2923_o = n2885_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2925_o = n2934_o ? 1'b1 : n2921_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2931_o = n2923_o & n2913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n2934_o = n2913_o & n2931_o;
  assign n2936_o = {n2925_o, n2909_o, n2899_o};
  assign n2938_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n2939_o = n2938_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2946_o = n2939_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2949_o = n2946_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2951_o = n2939_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2953_o = n2949_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2954_o = n2951_o ? n2953_o : n2949_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2955_o = n2939_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2957_o = n2954_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2958_o = n2955_o ? n2957_o : n2954_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n2960_o = $unsigned(n2958_o) > $unsigned(3'b001);
  assign n2962_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n2963_o = n2962_o[5:3];
  assign n2964_o = r[0];
  assign n2965_o = r[276:274];
  assign n2966_o = {n2874_o, n2936_o, n2965_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, 1'b1, n2964_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n2967_o = n2966_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n2968_o = ~n2967_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n2969_o = n2963_o & n2968_o;
  assign n2971_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2972_o = n2960_o ? 1'b1 : n2971_o;
  assign n2973_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2974_o = n2960_o ? 1'b1 : n2973_o;
  assign n2975_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n2976_o = n2960_o ? n2969_o : n2975_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n2978_o = n2882_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n2980_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2987_o = n2980_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2990_o = n2987_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2992_o = n2980_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2994_o = n2990_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2995_o = n2992_o ? n2994_o : n2990_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n2996_o = n2980_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n2998_o = n2995_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n2999_o = n2996_o ? n2998_o : n2995_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n3001_o = n2999_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n3003_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3010_o = n3003_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3017_o = n3010_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3022_o = n3010_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3024_o = n3003_o[1];
  assign n3026_o = n3018_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3027_o = n3038_o ? 1'b1 : n3026_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3031_o = n3040_o ? 1'b0 : n3022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3034_o = n3024_o & n3022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3035_o = n3024_o & n3022_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3038_o = n3022_o & n3034_o;
  assign n3039_o = n3018_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3040_o = n3022_o & n3035_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3041_o = n3003_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3043_o = n3052_o ? 1'b1 : n3039_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3049_o = n3041_o & n3031_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3052_o = n3031_o & n3049_o;
  assign n3054_o = {n3043_o, n3027_o, n3017_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n3055_o = r[270:268];
  assign n3056_o = r[276:274];
  assign n3057_o = {n2874_o, n3054_o, n3056_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n2875_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n3058_o = n3057_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n3059_o = ~n3058_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n3060_o = n3055_o & n3059_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n3062_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3069_o = n3062_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3072_o = n3069_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3074_o = n3062_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3076_o = n3072_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3077_o = n3074_o ? n3076_o : n3072_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3078_o = n3062_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3080_o = n3077_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3081_o = n3078_o ? n3080_o : n3077_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n3083_o = n3081_o == 3'b001;
  assign n3085_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n3086_o = n3083_o ? 1'b0 : n3085_o;
  assign n3089_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n3090_o = n3089_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3097_o = n3090_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3104_o = n3097_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3109_o = n3097_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3111_o = n3090_o[1];
  assign n3113_o = n3105_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3114_o = n3125_o ? 1'b1 : n3113_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3118_o = n3127_o ? 1'b0 : n3109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3121_o = n3111_o & n3109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3122_o = n3111_o & n3109_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3125_o = n3109_o & n3121_o;
  assign n3126_o = n3105_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3127_o = n3109_o & n3122_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3128_o = n3090_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3130_o = n3139_o ? 1'b1 : n3126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3136_o = n3128_o & n3118_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3139_o = n3118_o & n3136_o;
  assign n3141_o = {n3130_o, n3114_o, n3104_o};
  assign n3143_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n3144_o = n3143_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3151_o = n3144_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3154_o = n3151_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3156_o = n3144_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3158_o = n3154_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3159_o = n3156_o ? n3158_o : n3154_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3160_o = n3144_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3162_o = n3159_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3163_o = n3160_o ? n3162_o : n3159_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n3165_o = $unsigned(n3163_o) > $unsigned(3'b001);
  assign n3168_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n3169_o = n3168_o[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3176_o = n3169_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3183_o = n3176_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3188_o = n3176_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3190_o = n3169_o[1];
  assign n3192_o = n3184_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3193_o = n3204_o ? 1'b1 : n3192_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3197_o = n3206_o ? 1'b0 : n3188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3200_o = n3190_o & n3188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3201_o = n3190_o & n3188_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3204_o = n3188_o & n3200_o;
  assign n3205_o = n3184_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3206_o = n3188_o & n3201_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3207_o = n3169_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3209_o = n3218_o ? 1'b1 : n3205_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3215_o = n3207_o & n3197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3218_o = n3197_o & n3215_o;
  assign n3220_o = {n3209_o, n3193_o, n3183_o};
  assign n3221_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n3222_o = n3221_o[5:3];
  assign n3223_o = r[0];
  assign n3224_o = r[276:274];
  assign n3225_o = {n2874_o, n3220_o, n3224_o, n2872_o, n2879_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, 1'b1, n3223_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n3226_o = n3225_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n3227_o = ~n3226_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n3228_o = n3222_o & n3227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3230_o = n3165_o ? 1'b1 : 1'b0;
  assign n3231_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3232_o = n3165_o ? 1'b1 : n3231_o;
  assign n3233_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3234_o = n3165_o ? n3228_o : n3233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3235_o = n3165_o ? n3220_o : n3141_o;
  assign n3236_o = r[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3237_o = n3001_o ? n3236_o : n3230_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3238_o = n3001_o ? n3086_o : n3232_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3239_o = n3001_o ? n3060_o : n3234_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3240_o = n3001_o ? n3054_o : n3235_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n3242_o = n2882_o == 1'b1;
  assign n3244_o = {n3242_o, n2978_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3245_o = n3237_o;
      2'b01: n3245_o = n2972_o;
      default: n3245_o = 1'b0;
    endcase
  assign n3246_o = r[262];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3247_o = n3238_o;
      2'b01: n3247_o = n2974_o;
      default: n3247_o = n3246_o;
    endcase
  assign n3248_o = r[270:268];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3249_o = n3239_o;
      2'b01: n3249_o = n2976_o;
      default: n3249_o = n3248_o;
    endcase
  assign n3250_o = r[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3244_o)
      2'b10: n3251_o = n3240_o;
      2'b01: n3251_o = n2936_o;
      default: n3251_o = n3250_o;
    endcase
  assign n3252_o = r[0];
  assign n3254_o = r[267:263];
  assign n3255_o = r[276:274];
  assign n3256_o = {n2874_o, n3251_o, n3255_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3252_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:19  */
  assign n3257_o = n3256_o[0];
  assign n3259_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:66  */
  assign n3260_o = n3259_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3267_o = n3260_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3274_o = n3267_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3279_o = n3267_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3281_o = n3260_o[1];
  assign n3283_o = n3275_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3284_o = n3295_o ? 1'b1 : n3283_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3288_o = n3297_o ? 1'b0 : n3279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3291_o = n3281_o & n3279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3292_o = n3281_o & n3279_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3295_o = n3279_o & n3291_o;
  assign n3296_o = n3275_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3297_o = n3279_o & n3292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3298_o = n3260_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3300_o = n3309_o ? 1'b1 : n3296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3306_o = n3298_o & n3288_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3309_o = n3288_o & n3306_o;
  assign n3311_o = {n3300_o, n3284_o, n3274_o};
  assign n3313_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:48  */
  assign n3314_o = n3313_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3321_o = n3314_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3324_o = n3321_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3326_o = n3314_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3328_o = n3324_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3329_o = n3326_o ? n3328_o : n3324_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3330_o = n3314_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3332_o = n3329_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3333_o = n3330_o ? n3332_o : n3329_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:53  */
  assign n3335_o = $unsigned(n3333_o) > $unsigned(3'b001);
  assign n3337_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:58  */
  assign n3338_o = n3337_o[2:0];
  assign n3339_o = {n2874_o, n3251_o, n3311_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:80  */
  assign n3340_o = n3339_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:66  */
  assign n3341_o = ~n3340_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:178:62  */
  assign n3342_o = n3338_o & n3341_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3344_o = n3335_o ? 1'b1 : n3252_o;
  assign n3345_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3346_o = n3335_o ? 1'b1 : n3345_o;
  assign n3347_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:176:26  */
  assign n3348_o = n3335_o ? n3342_o : n3347_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:175:9  */
  assign n3350_o = n3257_o == 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:50  */
  assign n3352_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3359_o = n3352_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3362_o = n3359_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3364_o = n3352_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3366_o = n3362_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3367_o = n3364_o ? n3366_o : n3362_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3368_o = n3352_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3370_o = n3367_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3371_o = n3368_o ? n3370_o : n3367_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:55  */
  assign n3373_o = n3371_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:183:68  */
  assign n3375_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3382_o = n3375_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3389_o = n3382_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3394_o = n3382_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3396_o = n3375_o[1];
  assign n3398_o = n3390_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3399_o = n3410_o ? 1'b1 : n3398_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3403_o = n3412_o ? 1'b0 : n3394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3406_o = n3396_o & n3394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3407_o = n3396_o & n3394_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3410_o = n3394_o & n3406_o;
  assign n3411_o = n3390_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3412_o = n3394_o & n3407_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3413_o = n3375_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3415_o = n3424_o ? 1'b1 : n3411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3421_o = n3413_o & n3403_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3424_o = n3403_o & n3421_o;
  assign n3426_o = {n3415_o, n3399_o, n3389_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:60  */
  assign n3427_o = r[267:265];
  assign n3428_o = {n2874_o, n3251_o, n3426_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3252_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:82  */
  assign n3429_o = n3428_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:68  */
  assign n3430_o = ~n3429_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:184:64  */
  assign n3431_o = n3427_o & n3430_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:52  */
  assign n3433_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3440_o = n3433_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3443_o = n3440_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3445_o = n3433_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3447_o = n3443_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3448_o = n3445_o ? n3447_o : n3443_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3449_o = n3433_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3451_o = n3448_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3452_o = n3449_o ? n3451_o : n3448_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:57  */
  assign n3454_o = n3452_o == 3'b001;
  assign n3456_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:185:28  */
  assign n3457_o = n3454_o ? 1'b0 : n3456_o;
  assign n3460_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:190:66  */
  assign n3461_o = n3460_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3468_o = n3461_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3475_o = n3468_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3480_o = n3468_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3482_o = n3461_o[1];
  assign n3484_o = n3476_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3485_o = n3496_o ? 1'b1 : n3484_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3489_o = n3498_o ? 1'b0 : n3480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3492_o = n3482_o & n3480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3493_o = n3482_o & n3480_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3496_o = n3480_o & n3492_o;
  assign n3497_o = n3476_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3498_o = n3480_o & n3493_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3499_o = n3461_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3501_o = n3510_o ? 1'b1 : n3497_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3507_o = n3499_o & n3489_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3510_o = n3489_o & n3507_o;
  assign n3512_o = {n3501_o, n3485_o, n3475_o};
  assign n3514_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:50  */
  assign n3515_o = n3514_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3522_o = n3515_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3525_o = n3522_o ? 3'b001 : 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3527_o = n3515_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3529_o = n3525_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3530_o = n3527_o ? n3529_o : n3525_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:13  */
  assign n3531_o = n3515_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:60:24  */
  assign n3533_o = n3530_o + 3'b001;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:59:7  */
  assign n3534_o = n3531_o ? n3533_o : n3530_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:55  */
  assign n3536_o = $unsigned(n3534_o) > $unsigned(3'b001);
  assign n3539_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:193:66  */
  assign n3540_o = n3539_o[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3547_o = n3540_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3554_o = n3547_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3559_o = n3547_o ? 1'b0 : 1'b1;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3561_o = n3540_o[1];
  assign n3563_o = n3555_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3564_o = n3575_o ? 1'b1 : n3563_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3568_o = n3577_o ? 1'b0 : n3559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3571_o = n3561_o & n3559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3572_o = n3561_o & n3559_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3575_o = n3559_o & n3571_o;
  assign n3576_o = n3555_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3577_o = n3559_o & n3572_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:13  */
  assign n3578_o = n3540_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3580_o = n3589_o ? 1'b1 : n3576_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3586_o = n3578_o & n3568_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:74:7  */
  assign n3589_o = n3568_o & n3586_o;
  assign n3591_o = {n3580_o, n3564_o, n3554_o};
  assign n3592_o = {n2499_o, n2456_o, n2411_o, n2501_o, n2458_o, n2413_o, n2503_o, n2460_o, n2415_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:58  */
  assign n3593_o = n3592_o[2:0];
  assign n3594_o = {n2874_o, n3251_o, n3591_o, n2872_o, n3249_o, n3254_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, 1'b1};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:80  */
  assign n3595_o = n3594_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:66  */
  assign n3596_o = ~n3595_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:194:62  */
  assign n3597_o = n3593_o & n3596_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3599_o = n3536_o ? 1'b1 : 1'b0;
  assign n3600_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3601_o = n3536_o ? 1'b1 : n3600_o;
  assign n3602_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3603_o = n3536_o ? n3597_o : n3602_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:191:28  */
  assign n3604_o = n3536_o ? n3591_o : n3512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3605_o = n3373_o ? n3252_o : n3599_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3606_o = n3373_o ? n3457_o : n3601_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3607_o = n3373_o ? n3431_o : n3603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:26  */
  assign n3608_o = n3373_o ? n3426_o : n3604_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:182:9  */
  assign n3610_o = n3257_o == 1'b1;
  assign n3612_o = {n3610_o, n3350_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3613_o = n3605_o;
      2'b01: n3613_o = n3344_o;
      default: n3613_o = 1'b0;
    endcase
  assign n3614_o = r[263];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3615_o = n3606_o;
      2'b01: n3615_o = n3346_o;
      default: n3615_o = n3614_o;
    endcase
  assign n3616_o = r[267:265];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3617_o = n3607_o;
      2'b01: n3617_o = n3348_o;
      default: n3617_o = n3616_o;
    endcase
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:174:7  */
  always @*
    case (n3612_o)
      2'b10: n3618_o = n3608_o;
      2'b01: n3618_o = n3311_o;
      default: n3618_o = n3255_o;
    endcase
  assign n3620_o = r[264];
  assign n3622_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3623_o = n3622_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3630_o = n3623_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3633_o = n3630_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3635_o = n3623_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3637_o = n3635_o ? 2'b10 : n3633_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3640_o = 2'b10 - n3637_o;
  assign n3644_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3645_o = n3644_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3652_o = n3645_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3655_o = n3652_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3657_o = n3645_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3659_o = n3657_o ? 2'b10 : n3655_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3662_o = 2'b10 - n3659_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3664_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3667_o = n3926_o != 1'b1;
  assign n3669_o = n3919_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3670_o = n3667_o ? 1'b0 : n3669_o;
  assign n3671_o = n3919_o[53:22];
  assign n3674_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3675_o = n3674_o[282:280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3682_o = n3675_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3685_o = n3682_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3687_o = n3675_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3689_o = n3687_o ? 2'b10 : n3685_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3692_o = 2'b10 - n3689_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3695_o = {7'b0, n3933_o};  //  uext
  assign n3696_o = n3919_o[20:16];
  assign n3698_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3699_o = n3698_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3706_o = n3699_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3709_o = n3706_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3711_o = n3699_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3713_o = n3711_o ? 2'b10 : n3709_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3716_o = 2'b10 - n3713_o;
  assign n3720_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3721_o = n3720_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3728_o = n3721_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3731_o = n3728_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3733_o = n3721_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3735_o = n3733_o ? 2'b10 : n3731_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3738_o = 2'b10 - n3735_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3740_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3743_o = n3947_o != 1'b1;
  assign n3745_o = n3940_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3746_o = n3743_o ? 1'b0 : n3745_o;
  assign n3747_o = n3940_o[53:22];
  assign n3750_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3751_o = n3750_o[279:277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3758_o = n3751_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3761_o = n3758_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3763_o = n3751_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3765_o = n3763_o ? 2'b10 : n3761_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3768_o = 2'b10 - n3765_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3771_o = {7'b0, n3954_o};  //  uext
  assign n3772_o = n3940_o[20:16];
  assign n3774_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:74  */
  assign n3775_o = n3774_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3782_o = n3775_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3785_o = n3782_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3787_o = n3775_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3789_o = n3787_o ? 2'b10 : n3785_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3792_o = 2'b10 - n3789_o;
  assign n3796_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:35  */
  assign n3797_o = n3796_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3804_o = n3797_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3807_o = n3804_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3809_o = n3797_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3811_o = n3809_o ? 2'b10 : n3807_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3814_o = 2'b10 - n3811_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3816_o = {n2407_o, n2453_o, n2497_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:44  */
  assign n3819_o = n3968_o != 1'b1;
  assign n3821_o = n3961_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:7  */
  assign n3822_o = n3819_o ? 1'b0 : n3821_o;
  assign n3823_o = n3961_o[53:22];
  assign n3826_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n2877_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:108  */
  assign n3827_o = n3826_o[276:274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3834_o = n3827_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3837_o = n3834_o ? 2'b01 : 2'b00;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3839_o = n3827_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:7  */
  assign n3841_o = n3839_o ? 2'b10 : n3837_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3844_o = 2'b10 - n3841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:58  */
  assign n3847_o = {7'b0, n3975_o};  //  uext
  assign n3848_o = n3961_o[20:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3849_o = r[280];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3850_o = xbar_slv_rsp_i[95:64];
  assign n3851_o = r[260:229];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3852_o = n3849_o ? n3850_o : n3851_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3854_o = r[277];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3855_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3856_o = n3854_o ? n3855_o : n3852_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3857_o = r[274];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3858_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3859_o = n3857_o ? n3858_o : n3856_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3860_o = r[281];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3861_o = xbar_slv_rsp_i[95:64];
  assign n3862_o = r[228:197];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3863_o = n3860_o ? n3861_o : n3862_o;
  assign n3864_o = r[196:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3865_o = r[278];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3866_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3867_o = n3865_o ? n3866_o : n3863_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3868_o = r[275];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3869_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3870_o = n3868_o ? n3869_o : n3867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3871_o = r[282];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3872_o = xbar_slv_rsp_i[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3873_o = n3871_o ? n3872_o : n3864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3874_o = r[279];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3875_o = xbar_slv_rsp_i[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3876_o = n3874_o ? n3875_o : n3873_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:25  */
  assign n3877_o = r[276];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:223:43  */
  assign n3878_o = xbar_slv_rsp_i[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:222:9  */
  assign n3879_o = n3877_o ? n3878_o : n3876_o;
  assign n3880_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3620_o, n3615_o, n3247_o, n2870_o, n3859_o, n3870_o, n3879_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:228:31  */
  assign n3881_o = n3880_o[260:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:229:10  */
  assign n3882_o = r[264];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:230:31  */
  assign n3883_o = r[260:165];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:229:5  */
  assign n3884_o = n3882_o ? n3883_o : n3881_o;
  assign n3886_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, 1'b0, n3615_o, n3247_o, n2870_o, n3859_o, n3870_o, n3879_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:19  */
  assign n3887_o = n3886_o[263:261];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:33  */
  assign n3889_o = n3887_o != 3'b000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:237:5  */
  assign n3891_o = n3889_o ? 1'b1 : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:244:25  */
  assign n3892_o = r[264];
  assign n3893_o = {n3671_o, n3670_o, n3696_o, n3695_o, n3747_o, n3746_o, n3772_o, n3771_o, n3823_o, n3822_o, n3848_o, n3847_o};
  assign n3894_o = {n2874_o, n3251_o, n3618_o, n2872_o, n3249_o, n3617_o, n3891_o, n3615_o, n3247_o, n2870_o, n3859_o, n3870_o, n3879_o, n2329_o, n2348_o, n2366_o, n2868_o, n3245_o, n3613_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:256:18  */
  assign n3902_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:260:9  */
  assign n3905_o = init_i ? 283'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  assign n3911_o = en_i ? n3905_o : r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  always @(posedge clk_i or posedge n3902_o)
    if (n3902_o)
      n3912_q <= 283'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else
      n3912_q <= n3911_o;
  assign n3913_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:26:5  */
  assign n3914_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:25:5  */
  assign n3915_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:23:5  */
  assign n3916_o = n3640_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3917_o = n3916_o ? n3914_o : n3913_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:258:5  */
  assign n3918_o = n3640_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3919_o = n3918_o ? n3915_o : n3917_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3920_o = n3664_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3921_o = n3664_o[3];
  assign n3922_o = n3664_o[6];
  assign n3923_o = n3662_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3924_o = n3923_o ? n3921_o : n3920_o;
  assign n3925_o = n3662_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3926_o = n3925_o ? n3922_o : n3924_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3927_o = n2369_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3928_o = n2369_o[62:54];
  assign n3929_o = n2369_o[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3930_o = n3692_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3931_o = n3930_o ? n3928_o : n3927_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3932_o = n3692_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3933_o = n3932_o ? n3929_o : n3931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3934_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3935_o = n2369_o[107:54];
  assign n3936_o = n2369_o[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3937_o = n3716_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3938_o = n3937_o ? n3935_o : n3934_o;
  assign n3939_o = n3716_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3940_o = n3939_o ? n3936_o : n3938_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3941_o = n3740_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3942_o = n3740_o[4];
  assign n3943_o = n3740_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3944_o = n3738_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3945_o = n3944_o ? n3942_o : n3941_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3946_o = n3738_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3947_o = n3946_o ? n3943_o : n3945_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3948_o = n2369_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3949_o = n2369_o[62:54];
  assign n3950_o = n2369_o[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3951_o = n3768_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3952_o = n3951_o ? n3949_o : n3948_o;
  assign n3953_o = n3768_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3954_o = n3953_o ? n3950_o : n3952_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:91  */
  assign n3955_o = n2369_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3956_o = n2369_o[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:94:5  */
  assign n3957_o = n2369_o[161:108];
  assign n3958_o = n3792_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3959_o = n3958_o ? n3956_o : n3955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:86:14  */
  assign n3960_o = n3792_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3961_o = n3960_o ? n3957_o : n3959_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:57  */
  assign n3962_o = n3816_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:207:56  */
  assign n3963_o = n3816_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3964_o = n3816_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3965_o = n3814_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3966_o = n3965_o ? n3963_o : n3962_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:85:12  */
  assign n3967_o = n3814_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3968_o = n3967_o ? n3964_o : n3966_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:18  */
  assign n3969_o = n2369_o[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:209:40  */
  assign n3970_o = n2369_o[62:54];
  assign n3971_o = n2369_o[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:90:13  */
  assign n3972_o = n3844_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3973_o = n3972_o ? n3970_o : n3969_o;
  assign n3974_o = n3844_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/xbar/rtl/xbar.vhd:213:123  */
  assign n3975_o = n3974_o ? n3971_o : n3973_o;
endmodule

module hibi_dma_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [15:0] gpio_i,
   input  fsl_sel_i,
   input  fsl_req_i_blocking,
   input  fsl_req_i_ctrl,
   input  fsl_req_i_wr,
   input  fsl_req_i_rd,
   input  [31:0] fsl_req_i_data,
   input  [31:0] mem_rsp_i_dat,
   input  mem_wait_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] fsl_rsp_o_rdata,
   output fsl_rsp_o_valid,
   output fsl_rsp_o_wait_req,
   output [15:0] mem_req_o_adr,
   output mem_req_o_we,
   output mem_req_o_ena,
   output [31:0] mem_req_o_dat,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [35:0] n2112_o;
  wire [31:0] n2114_o;
  wire n2115_o;
  wire n2116_o;
  wire [15:0] n2118_o;
  wire n2119_o;
  wire n2120_o;
  wire [31:0] n2121_o;
  wire n2123_o;
  wire [31:0] n2124_o;
  wire [4:0] n2125_o;
  wire n2126_o;
  wire [1:0] n2127_o;
  wire n2129_o;
  wire [39:0] n2130_o;
  wire n2132_o;
  wire [31:0] n2133_o;
  wire [4:0] n2134_o;
  wire n2135_o;
  wire [1:0] n2136_o;
  wire n2138_o;
  wire [39:0] n2139_o;
  wire [3:0] dmai0_status;
  wire [22:0] dmai0_gif_rsp;
  wire [28:0] fsli0_gif_req;
  wire [17:0] dmai0_gpio;
  wire [17:0] dmai0_gpio_dir;
  wire [15:0] gpioi0_gpio;
  wire [21:0] dmai0_ext_gif_rsp_o_rdata;
  wire dmai0_ext_gif_rsp_o_ack;
  wire [1:0] dmai0_gpio_o_c;
  wire [15:0] dmai0_gpio_o_xw;
  wire [1:0] dmai0_gpio_dir_o_c;
  wire [15:0] dmai0_gpio_dir_o_rw;
  wire [15:0] dmai0_mem_req_o_adr;
  wire dmai0_mem_req_o_we;
  wire dmai0_mem_req_o_ena;
  wire [31:0] dmai0_mem_req_o_dat;
  wire dmai0_agent_txreq_o_av;
  wire [31:0] dmai0_agent_txreq_o_data;
  wire [4:0] dmai0_agent_txreq_o_comm;
  wire dmai0_agent_txreq_o_we;
  wire dmai0_agent_rxreq_o_re;
  wire dmai0_agent_msg_txreq_o_av;
  wire [31:0] dmai0_agent_msg_txreq_o_data;
  wire [4:0] dmai0_agent_msg_txreq_o_comm;
  wire dmai0_agent_msg_txreq_o_we;
  wire dmai0_agent_msg_rxreq_o_re;
  wire [3:0] dmai0_status_o;
  wire [4:0] n2140_o;
  wire [21:0] n2141_o;
  wire n2142_o;
  wire n2143_o;
  wire [22:0] n2144_o;
  wire [17:0] n2146_o;
  wire [15:0] n2148_o;
  wire [17:0] n2149_o;
  wire [49:0] n2151_o;
  wire [31:0] n2153_o;
  wire [38:0] n2154_o;
  wire n2156_o;
  wire n2157_o;
  wire n2159_o;
  wire [31:0] n2160_o;
  wire [4:0] n2161_o;
  wire n2162_o;
  wire n2163_o;
  wire [38:0] n2164_o;
  wire n2166_o;
  wire n2167_o;
  wire n2169_o;
  wire [31:0] n2170_o;
  wire [4:0] n2171_o;
  wire n2172_o;
  wire n2173_o;
  wire [31:0] fsli0_fsl_rsp_o_rdata;
  wire fsli0_fsl_rsp_o_valid;
  wire fsli0_fsl_rsp_o_wait_req;
  wire [4:0] fsli0_gif_req_o_addr;
  wire [21:0] fsli0_gif_req_o_wdata;
  wire fsli0_gif_req_o_wr;
  wire fsli0_gif_req_o_rd;
  wire n2175_o;
  wire n2176_o;
  wire n2177_o;
  wire n2178_o;
  wire [31:0] n2179_o;
  wire [33:0] n2180_o;
  wire [28:0] n2182_o;
  wire [21:0] n2184_o;
  wire n2185_o;
  wire [15:0] gpioi0_r;
  wire [15:0] gpioi0_rin;
  wire [1:0] n2188_o;
  wire n2189_o;
  wire [15:0] n2190_o;
  wire [15:0] n2191_o;
  wire [15:0] n2192_o;
  wire n2193_o;
  wire [15:0] n2194_o;
  wire n2195_o;
  wire n2196_o;
  wire n2197_o;
  wire [15:0] n2198_o;
  wire n2199_o;
  wire [15:0] n2200_o;
  wire n2201_o;
  wire n2202_o;
  wire n2203_o;
  wire [15:0] n2204_o;
  wire n2205_o;
  wire [15:0] n2206_o;
  wire n2207_o;
  wire n2208_o;
  wire n2209_o;
  wire [15:0] n2210_o;
  wire n2211_o;
  wire [15:0] n2212_o;
  wire n2213_o;
  wire n2214_o;
  wire n2215_o;
  wire [15:0] n2216_o;
  wire n2217_o;
  wire [15:0] n2218_o;
  wire n2219_o;
  wire n2220_o;
  wire n2221_o;
  wire [15:0] n2222_o;
  wire n2223_o;
  wire [15:0] n2224_o;
  wire n2225_o;
  wire n2226_o;
  wire n2227_o;
  wire [15:0] n2228_o;
  wire n2229_o;
  wire [15:0] n2230_o;
  wire n2231_o;
  wire n2232_o;
  wire n2233_o;
  wire [15:0] n2234_o;
  wire n2235_o;
  wire [15:0] n2236_o;
  wire n2237_o;
  wire n2238_o;
  wire n2239_o;
  wire [15:0] n2240_o;
  wire n2241_o;
  wire [15:0] n2242_o;
  wire n2243_o;
  wire n2244_o;
  wire n2245_o;
  wire [15:0] n2246_o;
  wire n2247_o;
  wire [15:0] n2248_o;
  wire n2249_o;
  wire n2250_o;
  wire n2251_o;
  wire [15:0] n2252_o;
  wire n2253_o;
  wire [15:0] n2254_o;
  wire n2255_o;
  wire n2256_o;
  wire n2257_o;
  wire [15:0] n2258_o;
  wire n2259_o;
  wire [15:0] n2260_o;
  wire n2261_o;
  wire n2262_o;
  wire n2263_o;
  wire [15:0] n2264_o;
  wire n2265_o;
  wire [15:0] n2266_o;
  wire n2267_o;
  wire n2268_o;
  wire n2269_o;
  wire [15:0] n2270_o;
  wire n2271_o;
  wire [15:0] n2272_o;
  wire n2273_o;
  wire n2274_o;
  wire n2275_o;
  wire [15:0] n2276_o;
  wire n2277_o;
  wire [15:0] n2278_o;
  wire n2279_o;
  wire n2280_o;
  wire n2281_o;
  wire [15:0] n2282_o;
  wire n2283_o;
  wire [15:0] n2284_o;
  wire n2285_o;
  wire n2286_o;
  wire n2287_o;
  wire n2291_o;
  wire [15:0] n2294_o;
  wire [15:0] n2300_o;
  reg [15:0] n2301_q;
  wire [15:0] n2302_o;
  assign fsl_rsp_o_rdata = n2114_o;
  assign fsl_rsp_o_valid = n2115_o;
  assign fsl_rsp_o_wait_req = n2116_o;
  assign mem_req_o_adr = n2118_o;
  assign mem_req_o_we = n2119_o;
  assign mem_req_o_ena = n2120_o;
  assign mem_req_o_dat = n2121_o;
  assign agent_txreq_o_av = n2123_o;
  assign agent_txreq_o_data = n2124_o;
  assign agent_txreq_o_comm = n2125_o;
  assign agent_txreq_o_we = n2126_o;
  assign agent_rxreq_o_re = n2129_o;
  assign agent_msg_txreq_o_av = n2132_o;
  assign agent_msg_txreq_o_data = n2133_o;
  assign agent_msg_txreq_o_comm = n2134_o;
  assign agent_msg_txreq_o_we = n2135_o;
  assign agent_msg_rxreq_o_re = n2138_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:276:26  */
  assign n2112_o = {fsl_req_i_data, fsl_req_i_rd, fsl_req_i_wr, fsl_req_i_ctrl, fsl_req_i_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:256:21  */
  assign n2114_o = n2180_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:254:21  */
  assign n2115_o = n2180_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:227:24  */
  assign n2116_o = n2180_o[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:223:24  */
  assign n2118_o = n2151_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:184:26  */
  assign n2119_o = n2151_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:182:26  */
  assign n2120_o = n2151_o[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:181:26  */
  assign n2121_o = n2151_o[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:177:26  */
  assign n2123_o = n2154_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:138:26  */
  assign n2124_o = n2154_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:137:26  */
  assign n2125_o = n2154_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:136:26  */
  assign n2126_o = n2154_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:98:26  */
  assign n2127_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:38:5  */
  assign n2129_o = dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:37:5  */
  assign n2130_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:33:5  */
  assign n2132_o = n2164_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2133_o = n2164_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2134_o = n2164_o[37:33];
  assign n2135_o = n2164_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2136_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2138_o = dmai0_agent_msg_rxreq_o_re;
  assign n2139_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:43:10  */
  assign dmai0_status = dmai0_status_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:44:10  */
  assign dmai0_gif_rsp = n2144_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:45:10  */
  assign fsli0_gif_req = n2182_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:46:10  */
  assign dmai0_gpio = n2146_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:47:10  */
  assign dmai0_gpio_dir = n2149_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:48:10  */
  assign gpioi0_gpio = n2302_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:54:3  */
  hibi_dma_3 dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .ext_gif_req_i_addr(n2140_o),
    .ext_gif_req_i_wdata(n2141_o),
    .ext_gif_req_i_wr(n2142_o),
    .ext_gif_req_i_rd(n2143_o),
    .gpio_i_xr(n2148_o),
    .mem_rsp_i_dat(n2153_o),
    .mem_wait_i(mem_wait_i),
    .agent_txrsp_i_full(n2156_o),
    .agent_txrsp_i_almost_full(n2157_o),
    .agent_rxrsp_i_av(n2159_o),
    .agent_rxrsp_i_data(n2160_o),
    .agent_rxrsp_i_comm(n2161_o),
    .agent_rxrsp_i_empty(n2162_o),
    .agent_rxrsp_i_almost_empty(n2163_o),
    .agent_msg_txrsp_i_full(n2166_o),
    .agent_msg_txrsp_i_almost_full(n2167_o),
    .agent_msg_rxrsp_i_av(n2169_o),
    .agent_msg_rxrsp_i_data(n2170_o),
    .agent_msg_rxrsp_i_comm(n2171_o),
    .agent_msg_rxrsp_i_empty(n2172_o),
    .agent_msg_rxrsp_i_almost_empty(n2173_o),
    .ext_gif_rsp_o_rdata(dmai0_ext_gif_rsp_o_rdata),
    .ext_gif_rsp_o_ack(dmai0_ext_gif_rsp_o_ack),
    .gpio_o_c(dmai0_gpio_o_c),
    .gpio_o_xw(dmai0_gpio_o_xw),
    .gpio_dir_o_c(dmai0_gpio_dir_o_c),
    .gpio_dir_o_rw(dmai0_gpio_dir_o_rw),
    .mem_req_o_adr(dmai0_mem_req_o_adr),
    .mem_req_o_we(dmai0_mem_req_o_we),
    .mem_req_o_ena(dmai0_mem_req_o_ena),
    .mem_req_o_dat(dmai0_mem_req_o_dat),
    .agent_txreq_o_av(dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(dmai0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(dmai0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(dmai0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(dmai0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(dmai0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(dmai0_agent_msg_rxreq_o_re),
    .status_o(dmai0_status_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2140_o = fsli0_gif_req[4:0];
  assign n2141_o = fsli0_gif_req[26:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2142_o = fsli0_gif_req[27];
  assign n2143_o = fsli0_gif_req[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2144_o = {dmai0_ext_gif_rsp_o_ack, dmai0_ext_gif_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2146_o = {dmai0_gpio_o_xw, dmai0_gpio_o_c};
  assign n2148_o = gpioi0_gpio[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2149_o = {dmai0_gpio_dir_o_rw, dmai0_gpio_dir_o_c};
  assign n2151_o = {dmai0_mem_req_o_dat, dmai0_mem_req_o_ena, dmai0_mem_req_o_we, dmai0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2153_o = mem_rsp_i_dat[31:0];
  assign n2154_o = {dmai0_agent_txreq_o_we, dmai0_agent_txreq_o_comm, dmai0_agent_txreq_o_data, dmai0_agent_txreq_o_av};
  assign n2156_o = n2127_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2157_o = n2127_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2159_o = n2130_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2160_o = n2130_o[32:1];
  assign n2161_o = n2130_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2162_o = n2130_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2163_o = n2130_o[39];
  assign n2164_o = {dmai0_agent_msg_txreq_o_we, dmai0_agent_msg_txreq_o_comm, dmai0_agent_msg_txreq_o_data, dmai0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2166_o = n2136_o[0];
  assign n2167_o = n2136_o[1];
  assign n2169_o = n2139_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2170_o = n2139_o[32:1];
  assign n2171_o = n2139_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2172_o = n2139_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2173_o = n2139_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:85:3  */
  hibi_dma_fsl fsli0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .sel_i(fsl_sel_i),
    .fsl_req_i_blocking(n2175_o),
    .fsl_req_i_ctrl(n2176_o),
    .fsl_req_i_wr(n2177_o),
    .fsl_req_i_rd(n2178_o),
    .fsl_req_i_data(n2179_o),
    .gif_rsp_i_rdata(n2184_o),
    .gif_rsp_i_ack(n2185_o),
    .dma_status_i(dmai0_status),
    .fsl_rsp_o_rdata(fsli0_fsl_rsp_o_rdata),
    .fsl_rsp_o_valid(fsli0_fsl_rsp_o_valid),
    .fsl_rsp_o_wait_req(fsli0_fsl_rsp_o_wait_req),
    .gif_req_o_addr(fsli0_gif_req_o_addr),
    .gif_req_o_wdata(fsli0_gif_req_o_wdata),
    .gif_req_o_wr(fsli0_gif_req_o_wr),
    .gif_req_o_rd(fsli0_gif_req_o_rd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2175_o = n2112_o[0];
  assign n2176_o = n2112_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2177_o = n2112_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2178_o = n2112_o[3];
  assign n2179_o = n2112_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2180_o = {fsli0_fsl_rsp_o_wait_req, fsli0_fsl_rsp_o_valid, fsli0_fsl_rsp_o_rdata};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2182_o = {fsli0_gif_req_o_rd, fsli0_gif_req_o_wr, fsli0_gif_req_o_wdata, fsli0_gif_req_o_addr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2184_o = dmai0_gif_rsp[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2185_o = dmai0_gif_rsp[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:113:14  */
  assign gpioi0_r = n2301_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:113:17  */
  assign gpioi0_rin = n2191_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:23  */
  assign n2188_o = dmai0_gpio[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:25  */
  assign n2189_o = n2188_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:122:32  */
  assign n2190_o = dmai0_gpio[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:121:9  */
  assign n2191_o = n2189_o ? n2190_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:36  */
  assign n2192_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:41  */
  assign n2193_o = n2192_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:68  */
  assign n2194_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:71  */
  assign n2195_o = n2194_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:48  */
  assign n2196_o = n2195_o ? n2193_o : n2197_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:125:95  */
  assign n2197_o = gpio_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:36  */
  assign n2198_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:41  */
  assign n2199_o = n2198_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:68  */
  assign n2200_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:71  */
  assign n2201_o = n2200_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:48  */
  assign n2202_o = n2201_o ? n2199_o : n2203_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:126:95  */
  assign n2203_o = gpio_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:36  */
  assign n2204_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:41  */
  assign n2205_o = n2204_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:68  */
  assign n2206_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:71  */
  assign n2207_o = n2206_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:48  */
  assign n2208_o = n2207_o ? n2205_o : n2209_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:127:95  */
  assign n2209_o = gpio_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:36  */
  assign n2210_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:41  */
  assign n2211_o = n2210_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:68  */
  assign n2212_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:71  */
  assign n2213_o = n2212_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:48  */
  assign n2214_o = n2213_o ? n2211_o : n2215_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:128:95  */
  assign n2215_o = gpio_i[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:36  */
  assign n2216_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:41  */
  assign n2217_o = n2216_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:68  */
  assign n2218_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:71  */
  assign n2219_o = n2218_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:48  */
  assign n2220_o = n2219_o ? n2217_o : n2221_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:130:95  */
  assign n2221_o = gpio_i[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:36  */
  assign n2222_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:41  */
  assign n2223_o = n2222_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:68  */
  assign n2224_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:71  */
  assign n2225_o = n2224_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:48  */
  assign n2226_o = n2225_o ? n2223_o : n2227_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:131:95  */
  assign n2227_o = gpio_i[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:36  */
  assign n2228_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:41  */
  assign n2229_o = n2228_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:68  */
  assign n2230_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:71  */
  assign n2231_o = n2230_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:48  */
  assign n2232_o = n2231_o ? n2229_o : n2233_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:132:95  */
  assign n2233_o = gpio_i[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:36  */
  assign n2234_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:41  */
  assign n2235_o = n2234_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:68  */
  assign n2236_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:71  */
  assign n2237_o = n2236_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:48  */
  assign n2238_o = n2237_o ? n2235_o : n2239_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:133:95  */
  assign n2239_o = gpio_i[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:36  */
  assign n2240_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:41  */
  assign n2241_o = n2240_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:68  */
  assign n2242_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:71  */
  assign n2243_o = n2242_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:48  */
  assign n2244_o = n2243_o ? n2241_o : n2245_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:135:95  */
  assign n2245_o = gpio_i[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:36  */
  assign n2246_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:41  */
  assign n2247_o = n2246_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:68  */
  assign n2248_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:71  */
  assign n2249_o = n2248_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:48  */
  assign n2250_o = n2249_o ? n2247_o : n2251_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:136:95  */
  assign n2251_o = gpio_i[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:36  */
  assign n2252_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:41  */
  assign n2253_o = n2252_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:68  */
  assign n2254_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:71  */
  assign n2255_o = n2254_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:48  */
  assign n2256_o = n2255_o ? n2253_o : n2257_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:137:95  */
  assign n2257_o = gpio_i[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:36  */
  assign n2258_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:41  */
  assign n2259_o = n2258_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:68  */
  assign n2260_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:71  */
  assign n2261_o = n2260_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:48  */
  assign n2262_o = n2261_o ? n2259_o : n2263_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:138:95  */
  assign n2263_o = gpio_i[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:36  */
  assign n2264_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:41  */
  assign n2265_o = n2264_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:68  */
  assign n2266_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:71  */
  assign n2267_o = n2266_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:48  */
  assign n2268_o = n2267_o ? n2265_o : n2269_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:140:95  */
  assign n2269_o = gpio_i[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:36  */
  assign n2270_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:41  */
  assign n2271_o = n2270_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:68  */
  assign n2272_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:71  */
  assign n2273_o = n2272_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:48  */
  assign n2274_o = n2273_o ? n2271_o : n2275_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:141:95  */
  assign n2275_o = gpio_i[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:36  */
  assign n2276_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:41  */
  assign n2277_o = n2276_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:68  */
  assign n2278_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:71  */
  assign n2279_o = n2278_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:48  */
  assign n2280_o = n2279_o ? n2277_o : n2281_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:142:95  */
  assign n2281_o = gpio_i[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:36  */
  assign n2282_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:41  */
  assign n2283_o = n2282_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:68  */
  assign n2284_o = dmai0_gpio_dir[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:71  */
  assign n2285_o = n2284_o[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:48  */
  assign n2286_o = n2285_o ? n2283_o : n2287_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:143:95  */
  assign n2287_o = gpio_i[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:151:22  */
  assign n2291_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:155:13  */
  assign n2294_o = init_i ? 16'b0000000000000000 : gpioi0_rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:153:9  */
  assign n2300_o = en_i ? n2294_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:153:9  */
  always @(posedge clk_i or posedge n2291_o)
    if (n2291_o)
      n2301_q <= 16'b0000000000000000;
    else
      n2301_q <= n2300_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_dma/rtl/hibi_dma_wrapper.vhd:151:9  */
  assign n2302_o = {n2286_o, n2280_o, n2274_o, n2268_o, n2262_o, n2256_o, n2250_o, n2244_o, n2238_o, n2232_o, n2226_o, n2220_o, n2214_o, n2208_o, n2202_o, n2196_o};
endmodule

module core_0_1_b853642463464a22d7f07599b9b0772d2c008fde
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  irq_i,
   input  wait_n_i,
   input  [31:0] imem_i_dat,
   input  [31:0] dmem_i_scu,
   input  [63:0] dmem_i_simd,
   input  [33:0] fsl_rsp_i,
   output [15:0] imem_o_adr,
   output imem_o_ena,
   output [53:0] dmem_o_scu,
   output [83:0] dmem_o_simd,
   output fsl_sel_o,
   output fsl_req_o_blocking,
   output fsl_req_o_ctrl,
   output fsl_req_o_wr,
   output fsl_req_o_rd,
   output [31:0] fsl_req_o_data);
  wire [15:0] n1904_o;
  wire n1905_o;
  wire [53:0] n1907_o;
  wire [83:0] n1908_o;
  wire [95:0] n1909_o;
  wire n1912_o;
  wire n1913_o;
  wire n1914_o;
  wire n1915_o;
  wire [31:0] n1916_o;
  wire [18:0] fetch;
  wire [15:0] fetchi0_fetch;
  wire [259:0] decode;
  wire [280:0] decodei0_decode;
  wire [95:0] decodei0_gprf;
  wire [191:0] decodei0_vecrf;
  wire [298:0] exec;
  wire [124:0] execi0_exec;
  wire [31:0] execi0_scalar;
  wire execi0_ready;
  wire [478:0] simd_exec;
  wire [137:0] simd_execi0_exec;
  wire simd_execi0_ready;
  wire [63:0] simd_execi0_vec_data;
  wire [356:0] mem;
  wire [113:0] memi0_mem;
  wire [137:0] memi0_dmem;
  wire [95:0] dmem;
  wire wait_n;
  wire ena;
  wire simd_exec_ena;
  wire scu_exec_ena;
  wire n1917_o;
  wire n1918_o;
  wire n1919_o;
  wire n1920_o;
  wire [131:0] n1921_o;
  wire n1922_o;
  wire [131:0] n1923_o;
  wire n1924_o;
  wire n1925_o;
  wire [15:0] n1926_o;
  wire [15:0] fetchi0_fetch_o_pc;
  wire [15:0] fetchi0_imem_o_adr;
  wire fetchi0_imem_o_ena;
  wire n1927_o;
  wire n1928_o;
  wire n1929_o;
  wire [15:0] n1930_o;
  wire [16:0] n1932_o;
  wire [15:0] n1934_o;
  wire [31:0] n1935_o;
  wire [40:0] n1936_o;
  wire [5:0] n1937_o;
  wire [40:0] n1938_o;
  wire [2:0] n1939_o;
  wire [31:0] n1940_o;
  wire [31:0] n1941_o;
  wire [40:0] n1942_o;
  wire [31:0] n1943_o;
  wire n1944_o;
  wire [72:0] n1945_o;
  wire [5:0] n1946_o;
  wire [72:0] n1947_o;
  wire [2:0] n1948_o;
  wire [63:0] n1949_o;
  wire [63:0] n1950_o;
  wire [72:0] n1951_o;
  wire [63:0] n1952_o;
  wire [131:0] decodei0_decode_o_scu;
  wire [148:0] decodei0_decode_o_simd;
  wire [31:0] decodei0_gprf_o_dat_a;
  wire [31:0] decodei0_gprf_o_dat_b;
  wire [31:0] decodei0_gprf_o_dat_d;
  wire [63:0] decodei0_vecrf_o_dat_a;
  wire [63:0] decodei0_vecrf_o_dat_b;
  wire [63:0] decodei0_vecrf_o_dat_d;
  wire [122:0] n1953_o;
  wire [136:0] n1954_o;
  wire [280:0] n1955_o;
  wire [95:0] n1957_o;
  wire [191:0] n1959_o;
  wire [131:0] n1961_o;
  wire [5:0] n1962_o;
  wire [131:0] n1963_o;
  wire [31:0] n1964_o;
  wire [31:0] n1965_o;
  wire [31:0] n1966_o;
  wire [31:0] n1967_o;
  wire [131:0] n1968_o;
  wire [4:0] n1969_o;
  wire [131:0] n1970_o;
  wire [4:0] n1971_o;
  wire [131:0] n1972_o;
  wire [31:0] n1973_o;
  wire [131:0] n1974_o;
  wire [15:0] n1975_o;
  wire [131:0] n1976_o;
  wire [5:0] n1977_o;
  wire [131:0] n1978_o;
  wire [3:0] n1979_o;
  wire [131:0] n1980_o;
  wire [23:0] n1981_o;
  wire [40:0] n1982_o;
  wire [5:0] n1983_o;
  wire [31:0] n1984_o;
  wire [31:0] n1985_o;
  wire [40:0] n1986_o;
  wire [31:0] n1987_o;
  wire [40:0] n1988_o;
  wire [2:0] n1989_o;
  wire [31:0] execi0_exec_o_alu_result;
  wire [31:0] execi0_exec_o_mem_addr;
  wire [31:0] execi0_exec_o_dat_d;
  wire execi0_exec_o_branch;
  wire [15:0] execi0_exec_o_pc;
  wire execi0_exec_o_flush_id;
  wire execi0_exec_o_flush_ex;
  wire [3:0] execi0_exec_o_ctrl_mem;
  wire [5:0] execi0_exec_o_ctrl_wrb;
  wire [31:0] execi0_scalar_o;
  wire execi0_fsl_sel_o;
  wire execi0_fsl_req_o_blocking;
  wire execi0_fsl_req_o_ctrl;
  wire execi0_fsl_req_o_wr;
  wire execi0_fsl_req_o_rd;
  wire [31:0] execi0_fsl_req_o_data;
  wire execi0_ready_o;
  wire [131:0] n1990_o;
  wire n1991_o;
  wire [124:0] n1992_o;
  wire [4:0] n1994_o;
  wire [31:0] n1995_o;
  wire [4:0] n1996_o;
  wire [31:0] n1997_o;
  wire [31:0] n1998_o;
  wire [31:0] n1999_o;
  wire [15:0] n2000_o;
  wire [5:0] n2001_o;
  wire [31:0] n2002_o;
  wire [5:0] n2003_o;
  wire [23:0] n2004_o;
  wire [3:0] n2005_o;
  wire [5:0] n2006_o;
  wire [2:0] n2007_o;
  wire [31:0] n2008_o;
  wire [31:0] n2009_o;
  wire [35:0] n2012_o;
  wire [148:0] n2015_o;
  wire [5:0] n2016_o;
  wire [148:0] n2017_o;
  wire [63:0] n2018_o;
  wire [63:0] n2019_o;
  wire [63:0] n2020_o;
  wire [63:0] n2021_o;
  wire [148:0] n2022_o;
  wire [3:0] n2023_o;
  wire [148:0] n2024_o;
  wire [3:0] n2025_o;
  wire [148:0] n2026_o;
  wire [31:0] n2027_o;
  wire [148:0] n2028_o;
  wire [5:0] n2029_o;
  wire [148:0] n2030_o;
  wire [3:0] n2031_o;
  wire [148:0] n2032_o;
  wire [28:0] n2033_o;
  wire n2034_o;
  wire [72:0] n2035_o;
  wire [5:0] n2036_o;
  wire [63:0] n2037_o;
  wire [63:0] n2038_o;
  wire [72:0] n2039_o;
  wire [63:0] n2040_o;
  wire [72:0] n2041_o;
  wire [2:0] n2042_o;
  wire [63:0] simd_execi0_exec_o_alu_result;
  wire [63:0] simd_execi0_exec_o_dat_d;
  wire [3:0] simd_execi0_exec_o_ctrl_mem;
  wire [5:0] simd_execi0_exec_o_ctrl_wrb;
  wire [63:0] simd_execi0_vec_data_o;
  wire simd_execi0_ready_o;
  wire [131:0] n2043_o;
  wire n2044_o;
  wire [137:0] n2045_o;
  wire [3:0] n2047_o;
  wire [63:0] n2048_o;
  wire [3:0] n2049_o;
  wire [63:0] n2050_o;
  wire [63:0] n2051_o;
  wire [31:0] n2052_o;
  wire [5:0] n2053_o;
  wire [63:0] n2054_o;
  wire [5:0] n2055_o;
  wire [28:0] n2056_o;
  wire [3:0] n2057_o;
  wire [5:0] n2058_o;
  wire [2:0] n2059_o;
  wire [63:0] n2060_o;
  wire [63:0] n2061_o;
  wire n2062_o;
  wire [31:0] n2065_o;
  wire [31:0] n2066_o;
  wire [15:0] n2067_o;
  wire n2068_o;
  wire [31:0] n2069_o;
  wire [5:0] n2070_o;
  wire [3:0] n2071_o;
  wire [31:0] n2072_o;
  wire [31:0] n2073_o;
  wire [63:0] n2074_o;
  wire [63:0] n2075_o;
  wire [5:0] n2076_o;
  wire [3:0] n2077_o;
  wire [63:0] n2078_o;
  wire [63:0] n2079_o;
  wire [40:0] memi0_mem_o_scu;
  wire [72:0] memi0_mem_o_simd;
  wire [53:0] memi0_dmem_o_scu;
  wire [83:0] memi0_dmem_o_simd;
  wire [113:0] n2080_o;
  wire [154:0] n2082_o;
  wire [201:0] n2083_o;
  wire [137:0] n2084_o;
  wire lsu_block0_lsui0_wait_n;
  wire [53:0] lsu_block0_lsui0_lsu_dmem;
  wire [95:0] lsu_block0_lsui0_core_dmem;
  wire [31:0] lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu;
  wire [63:0] lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd;
  wire [31:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat;
  wire [15:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr;
  wire [3:0] lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel;
  wire lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we;
  wire lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena;
  wire lsu_block0_lsu_gen0_lsui0_wait_n_o;
  wire [53:0] n2086_o;
  wire [83:0] n2087_o;
  wire [95:0] n2088_o;
  wire [53:0] n2090_o;
  wire [31:0] n2092_o;
  wire [31:0] n2093_o;
  wire [53:0] n2096_o;
  wire [53:0] n2097_o;
  wire [83:0] n2100_o;
  wire [83:0] n2101_o;
  wire [95:0] n2103_o;
  wire n2105_o;
  wire [18:0] n2106_o;
  wire [259:0] n2107_o;
  wire [298:0] n2108_o;
  wire [478:0] n2109_o;
  wire [356:0] n2110_o;
  wire [137:0] n2111_o;
  assign imem_o_adr = n1904_o;
  assign imem_o_ena = n1905_o;
  assign dmem_o_scu = n1907_o;
  assign dmem_o_simd = n1908_o;
  assign fsl_sel_o = execi0_fsl_sel_o;
  assign fsl_req_o_blocking = n1912_o;
  assign fsl_req_o_ctrl = n1913_o;
  assign fsl_req_o_wr = n1914_o;
  assign fsl_req_o_rd = n1915_o;
  assign fsl_req_o_data = n1916_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:177:31  */
  assign n1904_o = n1932_o[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:176:31  */
  assign n1905_o = n1932_o[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:172:31  */
  assign n1907_o = n2111_o[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:173:31  */
  assign n1908_o = n2111_o[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:169:31  */
  assign n1909_o = {dmem_i_simd, dmem_i_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:164:31  */
  assign n1912_o = n2012_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:165:31  */
  assign n1913_o = n2012_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:31  */
  assign n1914_o = n2012_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:31  */
  assign n1915_o = n2012_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:157:31  */
  assign n1916_o = n2012_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:45:10  */
  assign fetch = n2106_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:46:10  */
  assign fetchi0_fetch = fetchi0_fetch_o_pc; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:48:10  */
  assign decode = n2107_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:49:10  */
  assign decodei0_decode = n1955_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:50:10  */
  assign decodei0_gprf = n1957_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:51:10  */
  assign decodei0_vecrf = n1959_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:53:10  */
  assign exec = n2108_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:54:10  */
  assign execi0_exec = n1992_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:55:10  */
  assign execi0_scalar = execi0_scalar_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:56:10  */
  assign execi0_ready = execi0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:58:10  */
  assign simd_exec = n2109_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:59:10  */
  assign simd_execi0_exec = n2045_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:60:10  */
  assign simd_execi0_ready = simd_execi0_ready_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:61:10  */
  assign simd_execi0_vec_data = simd_execi0_vec_data_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:63:10  */
  assign mem = n2110_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:64:10  */
  assign memi0_mem = n2080_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:65:10  */
  assign memi0_dmem = n2084_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:67:10  */
  assign dmem = n2103_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:68:10  */
  assign wait_n = n2105_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:70:10  */
  assign ena = n1918_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:71:10  */
  assign simd_exec_ena = n1919_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:72:10  */
  assign scu_exec_ena = n1920_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:78:28  */
  assign n1917_o = wait_n & simd_execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:78:50  */
  assign n1918_o = n1917_o & execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:79:28  */
  assign n1919_o = wait_n & execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:80:28  */
  assign n1920_o = wait_n & simd_execi0_ready;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:85:42  */
  assign n1921_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:85:46  */
  assign n1922_o = n1921_o[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:86:42  */
  assign n1923_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:86:46  */
  assign n1924_o = n1923_o[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:87:38  */
  assign n1925_o = execi0_exec[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:88:48  */
  assign n1926_o = execi0_exec[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:90:3  */
  fetch fetchi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .fetch_i_hazard(n1927_o),
    .fetch_i_stall(n1928_o),
    .fetch_i_branch(n1929_o),
    .fetch_i_branch_target(n1930_o),
    .fetch_o_pc(fetchi0_fetch_o_pc),
    .imem_o_adr(fetchi0_imem_o_adr),
    .imem_o_ena(fetchi0_imem_o_ena));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:164:31  */
  assign n1927_o = fetch[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:165:31  */
  assign n1928_o = fetch[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:159:31  */
  assign n1929_o = fetch[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:160:31  */
  assign n1930_o = fetch[18:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:158:31  */
  assign n1932_o = {fetchi0_imem_o_ena, fetchi0_imem_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:105:45  */
  assign n1934_o = fetchi0_fetch[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:106:38  */
  assign n1935_o = imem_i_dat[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:107:41  */
  assign n1936_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:107:45  */
  assign n1937_o = n1936_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:108:41  */
  assign n1938_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:108:45  */
  assign n1939_o = n1938_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:109:36  */
  assign n1940_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:109:40  */
  assign n1941_o = n1940_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:110:41  */
  assign n1942_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:110:45  */
  assign n1943_o = n1942_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:111:43  */
  assign n1944_o = execi0_exec[113];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:113:41  */
  assign n1945_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:113:46  */
  assign n1946_o = n1945_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:114:41  */
  assign n1947_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:114:46  */
  assign n1948_o = n1947_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:115:36  */
  assign n1949_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:115:41  */
  assign n1950_o = n1949_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:116:41  */
  assign n1951_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:116:46  */
  assign n1952_o = n1951_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:118:3  */
  decode_0_cdbd4beb0946c802222fa365ce64de283be56fda decodei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .decode_i_scu(n1953_o),
    .decode_i_simd(n1954_o),
    .decode_o_scu(decodei0_decode_o_scu),
    .decode_o_simd(decodei0_decode_o_simd),
    .gprf_o_dat_a(decodei0_gprf_o_dat_a),
    .gprf_o_dat_b(decodei0_gprf_o_dat_b),
    .gprf_o_dat_d(decodei0_gprf_o_dat_d),
    .vecrf_o_dat_a(decodei0_vecrf_o_dat_a),
    .vecrf_o_dat_b(decodei0_vecrf_o_dat_b),
    .vecrf_o_dat_d(decodei0_vecrf_o_dat_d));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n1953_o = decode[122:0];
  assign n1954_o = decode[259:123];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n1955_o = {decodei0_decode_o_simd, decodei0_decode_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1957_o = {decodei0_gprf_o_dat_d, decodei0_gprf_o_dat_b, decodei0_gprf_o_dat_a};
  assign n1959_o = {decodei0_vecrf_o_dat_d, decodei0_vecrf_o_dat_b, decodei0_vecrf_o_dat_a};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:144:42  */
  assign n1961_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:144:46  */
  assign n1962_o = n1961_o[131:126];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:145:42  */
  assign n1963_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:145:46  */
  assign n1964_o = n1963_o[125:94];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:147:40  */
  assign n1965_o = decodei0_gprf[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:148:40  */
  assign n1966_o = decodei0_gprf[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:149:40  */
  assign n1967_o = decodei0_gprf[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:150:42  */
  assign n1968_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:150:46  */
  assign n1969_o = n1968_o[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:151:42  */
  assign n1970_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:151:46  */
  assign n1971_o = n1970_o[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:153:42  */
  assign n1972_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:153:46  */
  assign n1973_o = n1972_o[41:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:154:42  */
  assign n1974_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:154:46  */
  assign n1975_o = n1974_o[57:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:155:42  */
  assign n1976_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:155:46  */
  assign n1977_o = n1976_o[93:88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:156:42  */
  assign n1978_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:156:46  */
  assign n1979_o = n1978_o[87:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:157:42  */
  assign n1980_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:157:46  */
  assign n1981_o = n1980_o[83:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:159:36  */
  assign n1982_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:159:40  */
  assign n1983_o = n1982_o[37:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:160:31  */
  assign n1984_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:160:35  */
  assign n1985_o = n1984_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:161:36  */
  assign n1986_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:161:40  */
  assign n1987_o = n1986_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:162:36  */
  assign n1988_o = memi0_mem[40:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:162:40  */
  assign n1989_o = n1988_o[40:38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:164:3  */
  execute_1_28d86c56b3bf26d236569b8dc8c3f91f32f47bc7 execi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(scu_exec_ena),
    .stall_i(n1991_o),
    .exec_i_reg_a(n1994_o),
    .exec_i_dat_a(n1995_o),
    .exec_i_reg_b(n1996_o),
    .exec_i_dat_b(n1997_o),
    .exec_i_dat_d(n1998_o),
    .exec_i_imm(n1999_o),
    .exec_i_pc(n2000_o),
    .exec_i_fwd_dec(n2001_o),
    .exec_i_fwd_dec_result(n2002_o),
    .exec_i_fwd_mem(n2003_o),
    .exec_i_ctrl_ex(n2004_o),
    .exec_i_ctrl_mem(n2005_o),
    .exec_i_ctrl_wrb(n2006_o),
    .exec_i_ctrl_mem_wrb(n2007_o),
    .exec_i_mem_result(n2008_o),
    .exec_i_alu_result(n2009_o),
    .dat_vec_i(simd_execi0_vec_data),
    .fsl_rsp_i(fsl_rsp_i),
    .exec_o_alu_result(execi0_exec_o_alu_result),
    .exec_o_mem_addr(execi0_exec_o_mem_addr),
    .exec_o_dat_d(execi0_exec_o_dat_d),
    .exec_o_branch(execi0_exec_o_branch),
    .exec_o_pc(execi0_exec_o_pc),
    .exec_o_flush_id(execi0_exec_o_flush_id),
    .exec_o_flush_ex(execi0_exec_o_flush_ex),
    .exec_o_ctrl_mem(execi0_exec_o_ctrl_mem),
    .exec_o_ctrl_wrb(execi0_exec_o_ctrl_wrb),
    .scalar_o(execi0_scalar_o),
    .fsl_sel_o(execi0_fsl_sel_o),
    .fsl_req_o_blocking(execi0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(execi0_fsl_req_o_ctrl),
    .fsl_req_o_wr(execi0_fsl_req_o_wr),
    .fsl_req_o_rd(execi0_fsl_req_o_rd),
    .fsl_req_o_data(execi0_fsl_req_o_data),
    .ready_o(execi0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:176:42  */
  assign n1990_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:176:46  */
  assign n1991_o = n1990_o[59];
  assign n1992_o = {execi0_exec_o_ctrl_wrb, execi0_exec_o_ctrl_mem, execi0_exec_o_flush_ex, execi0_exec_o_flush_id, execi0_exec_o_pc, execi0_exec_o_branch, execi0_exec_o_dat_d, execi0_exec_o_mem_addr, execi0_exec_o_alu_result};
  assign n1994_o = exec[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1995_o = exec[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1996_o = exec[41:37];
  assign n1997_o = exec[73:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n1998_o = exec[105:74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n1999_o = exec[137:106];
  assign n2000_o = exec[153:138];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2001_o = exec[159:154];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2002_o = exec[191:160];
  assign n2003_o = exec[197:192];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2004_o = exec[221:198];
  assign n2005_o = exec[225:222];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2006_o = exec[231:226];
  assign n2007_o = exec[234:232];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2008_o = exec[266:235];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2009_o = exec[298:267];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2012_o = {execi0_fsl_req_o_data, execi0_fsl_req_o_rd, execi0_fsl_req_o_wr, execi0_fsl_req_o_ctrl, execi0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:190:47  */
  assign n2015_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:190:52  */
  assign n2016_o = n2015_o[148:143];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:191:47  */
  assign n2017_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:191:52  */
  assign n2018_o = n2017_o[142:79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:193:46  */
  assign n2019_o = decodei0_vecrf[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:194:46  */
  assign n2020_o = decodei0_vecrf[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:195:46  */
  assign n2021_o = decodei0_vecrf[191:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:196:47  */
  assign n2022_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:196:52  */
  assign n2023_o = n2022_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:197:47  */
  assign n2024_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:197:52  */
  assign n2025_o = n2024_o[7:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:199:47  */
  assign n2026_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:199:52  */
  assign n2027_o = n2026_o[39:8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:200:47  */
  assign n2028_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:200:52  */
  assign n2029_o = n2028_o[78:73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:201:47  */
  assign n2030_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:201:52  */
  assign n2031_o = n2030_o[72:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:202:47  */
  assign n2032_o = decodei0_decode[280:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:202:52  */
  assign n2033_o = n2032_o[68:40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:203:43  */
  assign n2034_o = execi0_exec[114];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:205:41  */
  assign n2035_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:205:46  */
  assign n2036_o = n2035_o[69:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:206:36  */
  assign n2037_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:206:41  */
  assign n2038_o = n2037_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:207:41  */
  assign n2039_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:207:46  */
  assign n2040_o = n2039_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:208:41  */
  assign n2041_o = memi0_mem[113:41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:208:46  */
  assign n2042_o = n2041_o[72:70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:210:3  */
  simd_execute_964b0ccc442bf614d153fd473a38aa54fffe5c92 simd_execi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(simd_exec_ena),
    .stall_i(n2044_o),
    .exec_i_reg_a(n2047_o),
    .exec_i_dat_a(n2048_o),
    .exec_i_reg_b(n2049_o),
    .exec_i_dat_b(n2050_o),
    .exec_i_dat_d(n2051_o),
    .exec_i_imm(n2052_o),
    .exec_i_fwd_dec(n2053_o),
    .exec_i_fwd_dec_result(n2054_o),
    .exec_i_fwd_mem(n2055_o),
    .exec_i_ctrl_ex(n2056_o),
    .exec_i_ctrl_mem(n2057_o),
    .exec_i_ctrl_wrb(n2058_o),
    .exec_i_ctrl_mem_wrb(n2059_o),
    .exec_i_mem_result(n2060_o),
    .exec_i_alu_result(n2061_o),
    .exec_i_flush(n2062_o),
    .scalar_i(execi0_scalar),
    .exec_o_alu_result(simd_execi0_exec_o_alu_result),
    .exec_o_dat_d(simd_execi0_exec_o_dat_d),
    .exec_o_ctrl_mem(simd_execi0_exec_o_ctrl_mem),
    .exec_o_ctrl_wrb(simd_execi0_exec_o_ctrl_wrb),
    .vec_data_o(simd_execi0_vec_data_o),
    .ready_o(simd_execi0_ready_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:222:40  */
  assign n2043_o = decodei0_decode[131:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:222:44  */
  assign n2044_o = n2043_o[59];
  assign n2045_o = {simd_execi0_exec_o_ctrl_wrb, simd_execi0_exec_o_ctrl_mem, simd_execi0_exec_o_dat_d, simd_execi0_exec_o_alu_result};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2047_o = simd_exec[3:0];
  assign n2048_o = simd_exec[67:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2049_o = simd_exec[71:68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2050_o = simd_exec[135:72];
  assign n2051_o = simd_exec[199:136];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2052_o = simd_exec[231:200];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2053_o = simd_exec[237:232];
  assign n2054_o = simd_exec[301:238];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2055_o = simd_exec[307:302];
  assign n2056_o = simd_exec[336:308];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2057_o = simd_exec[340:337];
  assign n2058_o = simd_exec[346:341];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2059_o = simd_exec[349:347];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2060_o = simd_exec[413:350];
  assign n2061_o = simd_exec[477:414];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2062_o = simd_exec[478];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:233:38  */
  assign n2065_o = execi0_exec[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:234:38  */
  assign n2066_o = execi0_exec[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:235:38  */
  assign n2067_o = execi0_exec[112:97];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:236:38  */
  assign n2068_o = execi0_exec[96];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:237:38  */
  assign n2069_o = execi0_exec[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:238:38  */
  assign n2070_o = execi0_exec[124:119];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:239:38  */
  assign n2071_o = execi0_exec[118:115];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:240:31  */
  assign n2072_o = dmem[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:240:35  */
  assign n2073_o = n2072_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:242:43  */
  assign n2074_o = simd_execi0_exec[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:243:43  */
  assign n2075_o = simd_execi0_exec[127:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:244:43  */
  assign n2076_o = simd_execi0_exec[137:132];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:245:43  */
  assign n2077_o = simd_execi0_exec[131:128];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:246:31  */
  assign n2078_o = dmem[95:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:246:36  */
  assign n2079_o = n2078_o[63:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:248:3  */
  mem memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .en_i(ena),
    .mem_i_scu(n2082_o),
    .mem_i_simd(n2083_o),
    .mem_o_scu(memi0_mem_o_scu),
    .mem_o_simd(memi0_mem_o_simd),
    .dmem_o_scu(memi0_dmem_o_scu),
    .dmem_o_simd(memi0_dmem_o_simd));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2080_o = {memi0_mem_o_simd, memi0_mem_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:263:14  */
  assign n2082_o = mem[154:0];
  assign n2083_o = mem[356:155];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2084_o = {memi0_dmem_o_simd, memi0_dmem_o_scu};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:263:12  */
  assign lsu_block0_lsui0_wait_n = lsu_block0_lsu_gen0_lsui0_wait_n_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:264:12  */
  assign lsu_block0_lsui0_lsu_dmem = n2090_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:265:12  */
  assign lsu_block0_lsui0_core_dmem = n2088_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:268:7  */
  lsu lsu_block0_lsu_gen0_lsui0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(init_i),
    .wait_n_i(wait_n_i),
    .core_dmem_i_scu(n2086_o),
    .core_dmem_i_simd(n2087_o),
    .lsu_dmem_i_dat(n2093_o),
    .core_dmem_o_scu(lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu),
    .core_dmem_o_simd(lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd),
    .lsu_dmem_o_dat(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat),
    .lsu_dmem_o_adr(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr),
    .lsu_dmem_o_sel(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel),
    .lsu_dmem_o_we(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we),
    .lsu_dmem_o_ena(lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena),
    .wait_n_o(lsu_block0_lsu_gen0_lsui0_wait_n_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2086_o = memi0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:18:12  */
  assign n2087_o = memi0_dmem[137:54];
  assign n2088_o = {lsu_block0_lsu_gen0_lsui0_core_dmem_o_simd, lsu_block0_lsu_gen0_lsui0_core_dmem_o_scu};
  assign n2090_o = {lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_ena, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_we, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_sel, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_adr, lsu_block0_lsu_gen0_lsui0_lsu_dmem_o_dat};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:277:33  */
  assign n2092_o = n1909_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2093_o = n2092_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:281:40  */
  assign n2096_o = 1'b1 ? lsu_block0_lsui0_lsu_dmem : n2097_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:281:71  */
  assign n2097_o = memi0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:282:40  */
  assign n2100_o = 1'b1 ? 84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : n2101_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:282:71  */
  assign n2101_o = memi0_dmem[137:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:283:40  */
  assign n2103_o = 1'b1 ? lsu_block0_lsui0_core_dmem : n1909_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/core/rtl/core.vhd:284:40  */
  assign n2105_o = 1'b1 ? lsu_block0_lsui0_wait_n : wait_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2106_o = {n1926_o, n1925_o, n1924_o, n1922_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2107_o = {n1952_o, n1950_o, n1948_o, n1946_o, n1944_o, n1943_o, n1941_o, n1939_o, n1937_o, n1935_o, n1934_o, irq_i};
  assign n2108_o = {n1987_o, n1985_o, n1989_o, n1977_o, n1979_o, n1981_o, n1983_o, n1964_o, n1962_o, n1975_o, n1973_o, n1967_o, n1966_o, n1971_o, n1965_o, n1969_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:23:12  */
  assign n2109_o = {n2034_o, n2040_o, n2038_o, n2042_o, n2029_o, n2031_o, n2033_o, n2036_o, n2018_o, n2016_o, n2027_o, n2021_o, n2020_o, n2025_o, n2019_o, n2023_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:187:14  */
  assign n2110_o = {n2076_o, n2077_o, n2079_o, n2074_o, n2075_o, n2070_o, n2071_o, n2068_o, n2067_o, n2073_o, n2066_o, n2065_o, n2069_o};
  assign n2111_o = {n2100_o, n2096_o};
endmodule

module hibi_seg_r1_6_16_32_5_6_1_1_0_0_8_8_8_8_40_1_0_0_1_0_0_0_3_0
  (input  clk_i,
   input  reset_n_i,
   input  [116:0] agent_txreq_i,
   input  [2:0] agent_rxreq_i,
   input  [116:0] agent_msg_txreq_i,
   input  [2:0] agent_msg_rxreq_i,
   output [5:0] agent_txrsp_o,
   output [119:0] agent_rxrsp_o,
   output [5:0] agent_msg_txrsp_o,
   output [119:0] agent_msg_rxrsp_o);
  wire [14:0] wrapi0_agent_comm;
  wire [95:0] wrapi0_agent_data;
  wire [2:0] wrapi0_agent_full;
  wire [2:0] wrapi0_agent_almost_full;
  wire [2:0] wrapi0_agent_empty;
  wire [2:0] wrapi0_agent_almost_empty;
  wire [2:0] wrapi0_agent_av;
  wire [14:0] wrapi0_agent_msg_comm;
  wire [95:0] wrapi0_agent_msg_data;
  wire [2:0] wrapi0_agent_msg_full;
  wire [2:0] wrapi0_agent_msg_almost_full;
  wire [2:0] wrapi0_agent_msg_empty;
  wire [2:0] wrapi0_agent_msg_almost_empty;
  wire [2:0] wrapi0_agent_msg_av;
  wire [14:0] wrapi0_bus_comm;
  wire [95:0] wrapi0_bus_data;
  wire [2:0] wrapi0_bus_av;
  wire [2:0] wrapi0_bus_full;
  wire [2:0] wrapi0_bus_lock;
  wire [4:0] busi0_comm;
  wire [31:0] busi0_data;
  wire busi0_av;
  wire busi0_full;
  wire busi0_lock;
  wire wrap_gen0_n1_wrapi0_agent_full_out;
  wire wrap_gen0_n1_wrapi0_agent_one_p_out;
  wire wrap_gen0_n1_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_bus_comm_out;
  wire wrap_gen0_n1_wrapi0_bus_lock_out;
  wire wrap_gen0_n1_wrapi0_bus_full_out;
  wire wrap_gen0_n1_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_agent_comm_out;
  wire wrap_gen0_n1_wrapi0_agent_empty_out;
  wire wrap_gen0_n1_wrapi0_agent_one_d_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n1_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n1_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n1_wrapi0_agent_msg_one_p_out;
  wire [38:0] n521_o;
  wire n522_o;
  wire [38:0] n523_o;
  wire [31:0] n524_o;
  wire [38:0] n525_o;
  wire [4:0] n526_o;
  wire [38:0] n527_o;
  wire n528_o;
  wire [38:0] n531_o;
  wire n532_o;
  wire [38:0] n533_o;
  wire [31:0] n534_o;
  wire [38:0] n535_o;
  wire [4:0] n536_o;
  wire [38:0] n537_o;
  wire n538_o;
  wire n539_o;
  wire n540_o;
  wire n551_o;
  wire n552_o;
  wire n561_o;
  wire n562_o;
  wire [1:0] n570_o;
  wire n572_o;
  wire [31:0] n573_o;
  wire [4:0] n574_o;
  wire n575_o;
  wire n576_o;
  wire [39:0] n587_o;
  wire n589_o;
  wire n590_o;
  wire [1:0] n598_o;
  wire n600_o;
  wire [31:0] n601_o;
  wire [4:0] n602_o;
  wire n603_o;
  wire n604_o;
  wire [39:0] n615_o;
  wire wrap_gen0_n2_wrapi0_agent_full_out;
  wire wrap_gen0_n2_wrapi0_agent_one_p_out;
  wire wrap_gen0_n2_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_bus_comm_out;
  wire wrap_gen0_n2_wrapi0_bus_lock_out;
  wire wrap_gen0_n2_wrapi0_bus_full_out;
  wire wrap_gen0_n2_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_agent_comm_out;
  wire wrap_gen0_n2_wrapi0_agent_empty_out;
  wire wrap_gen0_n2_wrapi0_agent_one_d_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n2_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n2_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n2_wrapi0_agent_msg_one_p_out;
  wire [38:0] n616_o;
  wire n617_o;
  wire [38:0] n618_o;
  wire [31:0] n619_o;
  wire [38:0] n620_o;
  wire [4:0] n621_o;
  wire [38:0] n622_o;
  wire n623_o;
  wire [38:0] n626_o;
  wire n627_o;
  wire [38:0] n628_o;
  wire [31:0] n629_o;
  wire [38:0] n630_o;
  wire [4:0] n631_o;
  wire [38:0] n632_o;
  wire n633_o;
  wire n634_o;
  wire n635_o;
  wire n646_o;
  wire n647_o;
  wire n656_o;
  wire n657_o;
  wire [1:0] n665_o;
  wire n667_o;
  wire [31:0] n668_o;
  wire [4:0] n669_o;
  wire n670_o;
  wire n671_o;
  wire [39:0] n682_o;
  wire n684_o;
  wire n685_o;
  wire [1:0] n693_o;
  wire n695_o;
  wire [31:0] n696_o;
  wire [4:0] n697_o;
  wire n698_o;
  wire n699_o;
  wire [39:0] n710_o;
  wire wrap_gen0_n3_wrapi0_agent_full_out;
  wire wrap_gen0_n3_wrapi0_agent_one_p_out;
  wire wrap_gen0_n3_wrapi0_bus_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_bus_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_bus_comm_out;
  wire wrap_gen0_n3_wrapi0_bus_lock_out;
  wire wrap_gen0_n3_wrapi0_bus_full_out;
  wire wrap_gen0_n3_wrapi0_agent_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_agent_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_agent_comm_out;
  wire wrap_gen0_n3_wrapi0_agent_empty_out;
  wire wrap_gen0_n3_wrapi0_agent_one_d_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_av_out;
  wire [31:0] wrap_gen0_n3_wrapi0_agent_msg_data_out;
  wire [4:0] wrap_gen0_n3_wrapi0_agent_msg_comm_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_empty_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_one_d_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_full_out;
  wire wrap_gen0_n3_wrapi0_agent_msg_one_p_out;
  wire [38:0] n711_o;
  wire n712_o;
  wire [38:0] n713_o;
  wire [31:0] n714_o;
  wire [38:0] n715_o;
  wire [4:0] n716_o;
  wire [38:0] n717_o;
  wire n718_o;
  wire [38:0] n721_o;
  wire n722_o;
  wire [38:0] n723_o;
  wire [31:0] n724_o;
  wire [38:0] n725_o;
  wire [4:0] n726_o;
  wire [38:0] n727_o;
  wire n728_o;
  wire n729_o;
  wire n730_o;
  wire n741_o;
  wire n742_o;
  wire n751_o;
  wire n752_o;
  wire [1:0] n760_o;
  wire n762_o;
  wire [31:0] n763_o;
  wire [4:0] n764_o;
  wire n765_o;
  wire n766_o;
  wire [39:0] n777_o;
  wire n779_o;
  wire n780_o;
  wire [1:0] n788_o;
  wire n790_o;
  wire [31:0] n791_o;
  wire [4:0] n792_o;
  wire n793_o;
  wire n794_o;
  wire [39:0] n805_o;
  wire [95:0] busi0_trnsp_bus_data;
  wire [14:0] busi0_trnsp_bus_comm;
  wire n806_o;
  wire n807_o;
  wire n808_o;
  wire n809_o;
  wire n810_o;
  wire n811_o;
  wire n812_o;
  wire n813_o;
  wire n814_o;
  wire n815_o;
  wire n816_o;
  wire n817_o;
  wire n818_o;
  wire n819_o;
  wire n820_o;
  wire n821_o;
  wire n822_o;
  wire n823_o;
  wire n824_o;
  wire n825_o;
  wire n826_o;
  wire n827_o;
  wire n828_o;
  wire n829_o;
  wire n830_o;
  wire n831_o;
  wire n832_o;
  wire n833_o;
  wire n834_o;
  wire n835_o;
  wire n836_o;
  wire n837_o;
  wire n838_o;
  wire n839_o;
  wire n840_o;
  wire n841_o;
  wire n842_o;
  wire n843_o;
  wire n844_o;
  wire n845_o;
  wire n846_o;
  wire n847_o;
  wire n848_o;
  wire n849_o;
  wire n850_o;
  wire n851_o;
  wire n852_o;
  wire n853_o;
  wire n854_o;
  wire n855_o;
  wire n856_o;
  wire n857_o;
  wire n858_o;
  wire n859_o;
  wire n860_o;
  wire n861_o;
  wire n862_o;
  wire n863_o;
  wire n864_o;
  wire n865_o;
  wire n866_o;
  wire n867_o;
  wire n868_o;
  wire n869_o;
  wire n870_o;
  wire n871_o;
  wire n872_o;
  wire n873_o;
  wire n874_o;
  wire n875_o;
  wire n876_o;
  wire n877_o;
  wire n878_o;
  wire n879_o;
  wire n880_o;
  wire n881_o;
  wire n882_o;
  wire n883_o;
  wire n884_o;
  wire n885_o;
  wire n886_o;
  wire n887_o;
  wire n888_o;
  wire n889_o;
  wire n890_o;
  wire n891_o;
  wire n892_o;
  wire n893_o;
  wire n894_o;
  wire n895_o;
  wire n896_o;
  wire n897_o;
  wire n898_o;
  wire n899_o;
  wire n900_o;
  wire n901_o;
  wire n902_o;
  wire n903_o;
  wire n904_o;
  wire n905_o;
  wire n906_o;
  wire n907_o;
  wire n908_o;
  wire n909_o;
  wire n910_o;
  wire n911_o;
  wire n912_o;
  wire n913_o;
  wire n914_o;
  wire n915_o;
  wire n916_o;
  wire [2:0] n918_o;
  wire n931_o;
  wire n933_o;
  wire n934_o;
  wire n935_o;
  wire n936_o;
  wire n937_o;
  wire n939_o;
  wire [2:0] n942_o;
  wire n955_o;
  wire n957_o;
  wire n958_o;
  wire n959_o;
  wire n960_o;
  wire n961_o;
  wire n963_o;
  wire [2:0] n966_o;
  wire n979_o;
  wire n981_o;
  wire n982_o;
  wire n983_o;
  wire n984_o;
  wire n985_o;
  wire n987_o;
  wire [2:0] n990_o;
  wire n1003_o;
  wire n1005_o;
  wire n1006_o;
  wire n1007_o;
  wire n1008_o;
  wire n1009_o;
  wire n1011_o;
  wire [2:0] n1014_o;
  wire n1027_o;
  wire n1029_o;
  wire n1030_o;
  wire n1031_o;
  wire n1032_o;
  wire n1033_o;
  wire n1035_o;
  wire [2:0] n1038_o;
  wire n1051_o;
  wire n1053_o;
  wire n1054_o;
  wire n1055_o;
  wire n1056_o;
  wire n1057_o;
  wire n1059_o;
  wire [2:0] n1062_o;
  wire n1075_o;
  wire n1077_o;
  wire n1078_o;
  wire n1079_o;
  wire n1080_o;
  wire n1081_o;
  wire n1083_o;
  wire [2:0] n1086_o;
  wire n1099_o;
  wire n1101_o;
  wire n1102_o;
  wire n1103_o;
  wire n1104_o;
  wire n1105_o;
  wire n1107_o;
  wire [2:0] n1110_o;
  wire n1123_o;
  wire n1125_o;
  wire n1126_o;
  wire n1127_o;
  wire n1128_o;
  wire n1129_o;
  wire n1131_o;
  wire [2:0] n1134_o;
  wire n1147_o;
  wire n1149_o;
  wire n1150_o;
  wire n1151_o;
  wire n1152_o;
  wire n1153_o;
  wire n1155_o;
  wire [2:0] n1158_o;
  wire n1171_o;
  wire n1173_o;
  wire n1174_o;
  wire n1175_o;
  wire n1176_o;
  wire n1177_o;
  wire n1179_o;
  wire [2:0] n1182_o;
  wire n1195_o;
  wire n1197_o;
  wire n1198_o;
  wire n1199_o;
  wire n1200_o;
  wire n1201_o;
  wire n1203_o;
  wire [2:0] n1206_o;
  wire n1219_o;
  wire n1221_o;
  wire n1222_o;
  wire n1223_o;
  wire n1224_o;
  wire n1225_o;
  wire n1227_o;
  wire [2:0] n1230_o;
  wire n1243_o;
  wire n1245_o;
  wire n1246_o;
  wire n1247_o;
  wire n1248_o;
  wire n1249_o;
  wire n1251_o;
  wire [2:0] n1254_o;
  wire n1267_o;
  wire n1269_o;
  wire n1270_o;
  wire n1271_o;
  wire n1272_o;
  wire n1273_o;
  wire n1275_o;
  wire [2:0] n1278_o;
  wire n1291_o;
  wire n1293_o;
  wire n1294_o;
  wire n1295_o;
  wire n1296_o;
  wire n1297_o;
  wire n1299_o;
  wire [2:0] n1302_o;
  wire n1315_o;
  wire n1317_o;
  wire n1318_o;
  wire n1319_o;
  wire n1320_o;
  wire n1321_o;
  wire n1323_o;
  wire [2:0] n1326_o;
  wire n1339_o;
  wire n1341_o;
  wire n1342_o;
  wire n1343_o;
  wire n1344_o;
  wire n1345_o;
  wire n1347_o;
  wire [2:0] n1350_o;
  wire n1363_o;
  wire n1365_o;
  wire n1366_o;
  wire n1367_o;
  wire n1368_o;
  wire n1369_o;
  wire n1371_o;
  wire [2:0] n1374_o;
  wire n1387_o;
  wire n1389_o;
  wire n1390_o;
  wire n1391_o;
  wire n1392_o;
  wire n1393_o;
  wire n1395_o;
  wire [2:0] n1398_o;
  wire n1411_o;
  wire n1413_o;
  wire n1414_o;
  wire n1415_o;
  wire n1416_o;
  wire n1417_o;
  wire n1419_o;
  wire [2:0] n1422_o;
  wire n1435_o;
  wire n1437_o;
  wire n1438_o;
  wire n1439_o;
  wire n1440_o;
  wire n1441_o;
  wire n1443_o;
  wire [2:0] n1446_o;
  wire n1459_o;
  wire n1461_o;
  wire n1462_o;
  wire n1463_o;
  wire n1464_o;
  wire n1465_o;
  wire n1467_o;
  wire [2:0] n1470_o;
  wire n1483_o;
  wire n1485_o;
  wire n1486_o;
  wire n1487_o;
  wire n1488_o;
  wire n1489_o;
  wire n1491_o;
  wire [2:0] n1494_o;
  wire n1507_o;
  wire n1509_o;
  wire n1510_o;
  wire n1511_o;
  wire n1512_o;
  wire n1513_o;
  wire n1515_o;
  wire [2:0] n1518_o;
  wire n1531_o;
  wire n1533_o;
  wire n1534_o;
  wire n1535_o;
  wire n1536_o;
  wire n1537_o;
  wire n1539_o;
  wire [2:0] n1542_o;
  wire n1555_o;
  wire n1557_o;
  wire n1558_o;
  wire n1559_o;
  wire n1560_o;
  wire n1561_o;
  wire n1563_o;
  wire [2:0] n1566_o;
  wire n1579_o;
  wire n1581_o;
  wire n1582_o;
  wire n1583_o;
  wire n1584_o;
  wire n1585_o;
  wire n1587_o;
  wire [2:0] n1590_o;
  wire n1603_o;
  wire n1605_o;
  wire n1606_o;
  wire n1607_o;
  wire n1608_o;
  wire n1609_o;
  wire n1611_o;
  wire [2:0] n1614_o;
  wire n1627_o;
  wire n1629_o;
  wire n1630_o;
  wire n1631_o;
  wire n1632_o;
  wire n1633_o;
  wire n1635_o;
  wire [2:0] n1638_o;
  wire n1651_o;
  wire n1653_o;
  wire n1654_o;
  wire n1655_o;
  wire n1656_o;
  wire n1657_o;
  wire n1659_o;
  wire [2:0] n1662_o;
  wire n1675_o;
  wire n1677_o;
  wire n1678_o;
  wire n1679_o;
  wire n1680_o;
  wire n1681_o;
  wire n1683_o;
  wire [2:0] n1686_o;
  wire n1699_o;
  wire n1701_o;
  wire n1702_o;
  wire n1703_o;
  wire n1704_o;
  wire n1705_o;
  wire n1707_o;
  wire [2:0] n1710_o;
  wire n1723_o;
  wire n1725_o;
  wire n1726_o;
  wire n1727_o;
  wire n1728_o;
  wire n1729_o;
  wire n1731_o;
  wire [2:0] n1734_o;
  wire n1747_o;
  wire n1749_o;
  wire n1750_o;
  wire n1751_o;
  wire n1752_o;
  wire n1753_o;
  wire n1755_o;
  wire [2:0] n1758_o;
  wire n1771_o;
  wire n1773_o;
  wire n1774_o;
  wire n1775_o;
  wire n1776_o;
  wire n1777_o;
  wire n1779_o;
  wire [2:0] n1782_o;
  wire n1795_o;
  wire n1797_o;
  wire n1798_o;
  wire n1799_o;
  wire n1800_o;
  wire n1801_o;
  wire n1803_o;
  wire n1818_o;
  wire n1820_o;
  wire n1821_o;
  wire n1822_o;
  wire n1823_o;
  wire n1824_o;
  wire n1826_o;
  wire n1841_o;
  wire n1843_o;
  wire n1844_o;
  wire n1845_o;
  wire n1846_o;
  wire n1847_o;
  wire n1849_o;
  wire n1864_o;
  wire n1866_o;
  wire n1867_o;
  wire n1868_o;
  wire n1869_o;
  wire n1870_o;
  wire n1872_o;
  wire [95:0] n1874_o;
  wire [14:0] n1875_o;
  wire [14:0] n1876_o;
  wire [95:0] n1877_o;
  wire [2:0] n1879_o;
  wire [2:0] n1880_o;
  wire [2:0] n1881_o;
  wire [2:0] n1882_o;
  wire [2:0] n1883_o;
  wire [14:0] n1884_o;
  wire [95:0] n1885_o;
  wire [2:0] n1887_o;
  wire [2:0] n1888_o;
  wire [2:0] n1889_o;
  wire [2:0] n1890_o;
  wire [2:0] n1891_o;
  wire [14:0] n1892_o;
  wire [95:0] n1893_o;
  wire [2:0] n1894_o;
  wire [2:0] n1895_o;
  wire [2:0] n1896_o;
  wire [4:0] n1897_o;
  wire [31:0] n1898_o;
  wire [5:0] n1899_o;
  wire [119:0] n1900_o;
  wire [5:0] n1901_o;
  wire [119:0] n1902_o;
  assign agent_txrsp_o = n1899_o;
  assign agent_rxrsp_o = n1900_o;
  assign agent_msg_txrsp_o = n1901_o;
  assign agent_msg_rxrsp_o = n1902_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:63:10  */
  assign wrapi0_agent_comm = n1876_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:64:10  */
  assign wrapi0_agent_data = n1877_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:66:10  */
  assign wrapi0_agent_full = n1879_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:67:10  */
  assign wrapi0_agent_almost_full = n1880_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:68:10  */
  assign wrapi0_agent_empty = n1881_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:69:10  */
  assign wrapi0_agent_almost_empty = n1882_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:70:10  */
  assign wrapi0_agent_av = n1883_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:71:10  */
  assign wrapi0_agent_msg_comm = n1884_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:72:10  */
  assign wrapi0_agent_msg_data = n1885_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:74:10  */
  assign wrapi0_agent_msg_full = n1887_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:75:10  */
  assign wrapi0_agent_msg_almost_full = n1888_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:76:10  */
  assign wrapi0_agent_msg_empty = n1889_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:77:10  */
  assign wrapi0_agent_msg_almost_empty = n1890_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:78:10  */
  assign wrapi0_agent_msg_av = n1891_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:83:10  */
  assign wrapi0_bus_comm = n1892_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:84:10  */
  assign wrapi0_bus_data = n1893_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:85:10  */
  assign wrapi0_bus_av = n1894_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:86:10  */
  assign wrapi0_bus_full = n1895_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:87:10  */
  assign wrapi0_bus_lock = n1896_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:92:10  */
  assign busi0_comm = n1897_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:93:10  */
  assign busi0_data = n1898_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:94:10  */
  assign busi0_av = n1826_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:95:10  */
  assign busi0_full = n1872_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:96:10  */
  assign busi0_lock = n1849_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:103:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_0_0_0_3_1_40_0_0_1_6_0_0_1_1_0_0_0_0 wrap_gen0_n1_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n522_o),
    .agent_data_in(n524_o),
    .agent_comm_in(n526_o),
    .agent_we_in(n528_o),
    .agent_msg_av_in(n532_o),
    .agent_msg_data_in(n534_o),
    .agent_msg_comm_in(n536_o),
    .agent_msg_we_in(n538_o),
    .agent_msg_re_in(n540_o),
    .agent_re_in(n552_o),
    .agent_full_out(wrap_gen0_n1_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n1_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n1_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n1_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n1_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n1_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n1_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n1_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n1_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n1_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n1_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n1_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n1_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n1_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n1_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n1_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n1_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n1_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n1_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:54  */
  assign n521_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:58  */
  assign n522_o = n521_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:61  */
  assign n523_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:65  */
  assign n524_o = n523_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:61  */
  assign n525_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:65  */
  assign n526_o = n525_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:54  */
  assign n527_o = agent_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:58  */
  assign n528_o = n527_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n531_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:62  */
  assign n532_o = n531_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:65  */
  assign n533_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:69  */
  assign n534_o = n533_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n535_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:69  */
  assign n536_o = n535_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n537_o = agent_msg_txreq_i[116:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:62  */
  assign n538_o = n537_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:58  */
  assign n539_o = agent_msg_rxreq_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:62  */
  assign n540_o = n539_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:54  */
  assign n551_o = agent_rxreq_i[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:58  */
  assign n552_o = n551_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:57  */
  assign n561_o = wrapi0_agent_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:86  */
  assign n562_o = wrapi0_agent_almost_full[0];
  assign n570_o = {n562_o, n561_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:55  */
  assign n572_o = wrapi0_agent_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:77  */
  assign n573_o = wrapi0_agent_data[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:57  */
  assign n574_o = wrapi0_agent_comm[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:80  */
  assign n575_o = wrapi0_agent_empty[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:188:65  */
  assign n576_o = wrapi0_agent_almost_empty[0];
  assign n587_o = {n576_o, n575_o, n574_o, n573_o, n572_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:61  */
  assign n589_o = wrapi0_agent_msg_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:94  */
  assign n590_o = wrapi0_agent_msg_almost_full[0];
  assign n598_o = {n590_o, n589_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:59  */
  assign n600_o = wrapi0_agent_msg_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:85  */
  assign n601_o = wrapi0_agent_msg_data[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:61  */
  assign n602_o = wrapi0_agent_msg_comm[14:10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:88  */
  assign n603_o = wrapi0_agent_msg_empty[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:69  */
  assign n604_o = wrapi0_agent_msg_almost_empty[0];
  assign n615_o = {n604_o, n603_o, n602_o, n601_o, n600_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:103:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_4096_0_0_3_2_40_0_0_2_6_0_0_1_1_0_0_0_0 wrap_gen0_n2_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n617_o),
    .agent_data_in(n619_o),
    .agent_comm_in(n621_o),
    .agent_we_in(n623_o),
    .agent_msg_av_in(n627_o),
    .agent_msg_data_in(n629_o),
    .agent_msg_comm_in(n631_o),
    .agent_msg_we_in(n633_o),
    .agent_msg_re_in(n635_o),
    .agent_re_in(n647_o),
    .agent_full_out(wrap_gen0_n2_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n2_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n2_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n2_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n2_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n2_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n2_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n2_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n2_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n2_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n2_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n2_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n2_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n2_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n2_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n2_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n2_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n2_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n2_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:54  */
  assign n616_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:58  */
  assign n617_o = n616_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:61  */
  assign n618_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:65  */
  assign n619_o = n618_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:61  */
  assign n620_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:65  */
  assign n621_o = n620_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:54  */
  assign n622_o = agent_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:58  */
  assign n623_o = n622_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n626_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:62  */
  assign n627_o = n626_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:65  */
  assign n628_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:69  */
  assign n629_o = n628_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n630_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:69  */
  assign n631_o = n630_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n632_o = agent_msg_txreq_i[77:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:62  */
  assign n633_o = n632_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:58  */
  assign n634_o = agent_msg_rxreq_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:62  */
  assign n635_o = n634_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:54  */
  assign n646_o = agent_rxreq_i[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:58  */
  assign n647_o = n646_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:57  */
  assign n656_o = wrapi0_agent_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:86  */
  assign n657_o = wrapi0_agent_almost_full[1];
  assign n665_o = {n657_o, n656_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:55  */
  assign n667_o = wrapi0_agent_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:77  */
  assign n668_o = wrapi0_agent_data[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:57  */
  assign n669_o = wrapi0_agent_comm[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:80  */
  assign n670_o = wrapi0_agent_empty[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:188:65  */
  assign n671_o = wrapi0_agent_almost_empty[1];
  assign n682_o = {n671_o, n670_o, n669_o, n668_o, n667_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:61  */
  assign n684_o = wrapi0_agent_msg_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:94  */
  assign n685_o = wrapi0_agent_msg_almost_full[1];
  assign n693_o = {n685_o, n684_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:59  */
  assign n695_o = wrapi0_agent_msg_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:85  */
  assign n696_o = wrapi0_agent_msg_data[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:61  */
  assign n697_o = wrapi0_agent_msg_comm[9:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:88  */
  assign n698_o = wrapi0_agent_msg_empty[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:69  */
  assign n699_o = wrapi0_agent_msg_almost_empty[1];
  assign n710_o = {n699_o, n698_o, n697_o, n696_o, n695_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:103:4  */
  hibi_wrapper_r1_16_32_5_6_0_8_8_8_8_0_1_1_8192_0_0_3_3_40_0_0_3_6_0_0_1_1_0_0_0_0 wrap_gen0_n3_wrapi0 (
    .bus_clk(clk_i),
    .agent_clk(clk_i),
    .bus_sync_clk(clk_i),
    .agent_sync_clk(clk_i),
    .rst_n(reset_n_i),
    .bus_av_in(busi0_av),
    .bus_data_in(busi0_data),
    .bus_comm_in(busi0_comm),
    .bus_full_in(busi0_full),
    .bus_lock_in(busi0_lock),
    .agent_av_in(n712_o),
    .agent_data_in(n714_o),
    .agent_comm_in(n716_o),
    .agent_we_in(n718_o),
    .agent_msg_av_in(n722_o),
    .agent_msg_data_in(n724_o),
    .agent_msg_comm_in(n726_o),
    .agent_msg_we_in(n728_o),
    .agent_msg_re_in(n730_o),
    .agent_re_in(n742_o),
    .agent_full_out(wrap_gen0_n3_wrapi0_agent_full_out),
    .agent_one_p_out(wrap_gen0_n3_wrapi0_agent_one_p_out),
    .bus_av_out(wrap_gen0_n3_wrapi0_bus_av_out),
    .bus_data_out(wrap_gen0_n3_wrapi0_bus_data_out),
    .bus_comm_out(wrap_gen0_n3_wrapi0_bus_comm_out),
    .bus_lock_out(wrap_gen0_n3_wrapi0_bus_lock_out),
    .bus_full_out(wrap_gen0_n3_wrapi0_bus_full_out),
    .agent_av_out(wrap_gen0_n3_wrapi0_agent_av_out),
    .agent_data_out(wrap_gen0_n3_wrapi0_agent_data_out),
    .agent_comm_out(wrap_gen0_n3_wrapi0_agent_comm_out),
    .agent_empty_out(wrap_gen0_n3_wrapi0_agent_empty_out),
    .agent_one_d_out(wrap_gen0_n3_wrapi0_agent_one_d_out),
    .agent_msg_av_out(wrap_gen0_n3_wrapi0_agent_msg_av_out),
    .agent_msg_data_out(wrap_gen0_n3_wrapi0_agent_msg_data_out),
    .agent_msg_comm_out(wrap_gen0_n3_wrapi0_agent_msg_comm_out),
    .agent_msg_empty_out(wrap_gen0_n3_wrapi0_agent_msg_empty_out),
    .agent_msg_one_d_out(wrap_gen0_n3_wrapi0_agent_msg_one_d_out),
    .agent_msg_full_out(wrap_gen0_n3_wrapi0_agent_msg_full_out),
    .agent_msg_one_p_out(wrap_gen0_n3_wrapi0_agent_msg_one_p_out));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:54  */
  assign n711_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:147:58  */
  assign n712_o = n711_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:61  */
  assign n713_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:146:65  */
  assign n714_o = n713_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:61  */
  assign n715_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:145:65  */
  assign n716_o = n715_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:54  */
  assign n717_o = agent_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:148:58  */
  assign n718_o = n717_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:58  */
  assign n721_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:153:62  */
  assign n722_o = n721_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:65  */
  assign n723_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:152:69  */
  assign n724_o = n723_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:65  */
  assign n725_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:151:69  */
  assign n726_o = n725_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:58  */
  assign n727_o = agent_msg_txreq_i[38:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:154:62  */
  assign n728_o = n727_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:58  */
  assign n729_o = agent_msg_rxreq_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:155:62  */
  assign n730_o = n729_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:54  */
  assign n741_o = agent_rxreq_i[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:149:58  */
  assign n742_o = n741_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:57  */
  assign n751_o = wrapi0_agent_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:185:86  */
  assign n752_o = wrapi0_agent_almost_full[2];
  assign n760_o = {n752_o, n751_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:55  */
  assign n762_o = wrapi0_agent_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:186:77  */
  assign n763_o = wrapi0_agent_data[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:57  */
  assign n764_o = wrapi0_agent_comm[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:187:80  */
  assign n765_o = wrapi0_agent_empty[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:188:65  */
  assign n766_o = wrapi0_agent_almost_empty[2];
  assign n777_o = {n766_o, n765_o, n764_o, n763_o, n762_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:61  */
  assign n779_o = wrapi0_agent_msg_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:190:94  */
  assign n780_o = wrapi0_agent_msg_almost_full[2];
  assign n788_o = {n780_o, n779_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:59  */
  assign n790_o = wrapi0_agent_msg_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:191:85  */
  assign n791_o = wrapi0_agent_msg_data[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:61  */
  assign n792_o = wrapi0_agent_msg_comm[4:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:192:88  */
  assign n793_o = wrapi0_agent_msg_empty[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:193:69  */
  assign n794_o = wrapi0_agent_msg_almost_empty[2];
  assign n805_o = {n794_o, n793_o, n792_o, n791_o, n790_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:204:12  */
  assign busi0_trnsp_bus_data = n1874_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:205:12  */
  assign busi0_trnsp_bus_comm = n1875_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n806_o = wrapi0_bus_data[64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n807_o = wrapi0_bus_data[65];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n808_o = wrapi0_bus_data[66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n809_o = wrapi0_bus_data[67];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n810_o = wrapi0_bus_data[68];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n811_o = wrapi0_bus_data[69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n812_o = wrapi0_bus_data[70];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n813_o = wrapi0_bus_data[71];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n814_o = wrapi0_bus_data[72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n815_o = wrapi0_bus_data[73];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n816_o = wrapi0_bus_data[74];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n817_o = wrapi0_bus_data[75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n818_o = wrapi0_bus_data[76];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n819_o = wrapi0_bus_data[77];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n820_o = wrapi0_bus_data[78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n821_o = wrapi0_bus_data[79];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n822_o = wrapi0_bus_data[80];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n823_o = wrapi0_bus_data[81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n824_o = wrapi0_bus_data[82];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n825_o = wrapi0_bus_data[83];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n826_o = wrapi0_bus_data[84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n827_o = wrapi0_bus_data[85];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n828_o = wrapi0_bus_data[86];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n829_o = wrapi0_bus_data[87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n830_o = wrapi0_bus_data[88];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n831_o = wrapi0_bus_data[89];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n832_o = wrapi0_bus_data[90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n833_o = wrapi0_bus_data[91];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n834_o = wrapi0_bus_data[92];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n835_o = wrapi0_bus_data[93];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n836_o = wrapi0_bus_data[94];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n837_o = wrapi0_bus_data[95];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n838_o = wrapi0_bus_comm[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n839_o = wrapi0_bus_comm[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n840_o = wrapi0_bus_comm[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n841_o = wrapi0_bus_comm[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n842_o = wrapi0_bus_comm[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n843_o = wrapi0_bus_data[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n844_o = wrapi0_bus_data[33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n845_o = wrapi0_bus_data[34];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n846_o = wrapi0_bus_data[35];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n847_o = wrapi0_bus_data[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n848_o = wrapi0_bus_data[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n849_o = wrapi0_bus_data[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n850_o = wrapi0_bus_data[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n851_o = wrapi0_bus_data[40];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n852_o = wrapi0_bus_data[41];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n853_o = wrapi0_bus_data[42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n854_o = wrapi0_bus_data[43];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n855_o = wrapi0_bus_data[44];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n856_o = wrapi0_bus_data[45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n857_o = wrapi0_bus_data[46];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n858_o = wrapi0_bus_data[47];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n859_o = wrapi0_bus_data[48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n860_o = wrapi0_bus_data[49];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n861_o = wrapi0_bus_data[50];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n862_o = wrapi0_bus_data[51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n863_o = wrapi0_bus_data[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n864_o = wrapi0_bus_data[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n865_o = wrapi0_bus_data[54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n866_o = wrapi0_bus_data[55];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n867_o = wrapi0_bus_data[56];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n868_o = wrapi0_bus_data[57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n869_o = wrapi0_bus_data[58];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n870_o = wrapi0_bus_data[59];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n871_o = wrapi0_bus_data[60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n872_o = wrapi0_bus_data[61];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n873_o = wrapi0_bus_data[62];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n874_o = wrapi0_bus_data[63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n875_o = wrapi0_bus_comm[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n876_o = wrapi0_bus_comm[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n877_o = wrapi0_bus_comm[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n878_o = wrapi0_bus_comm[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n879_o = wrapi0_bus_comm[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n880_o = wrapi0_bus_data[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n881_o = wrapi0_bus_data[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n882_o = wrapi0_bus_data[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n883_o = wrapi0_bus_data[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n884_o = wrapi0_bus_data[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n885_o = wrapi0_bus_data[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n886_o = wrapi0_bus_data[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n887_o = wrapi0_bus_data[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n888_o = wrapi0_bus_data[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n889_o = wrapi0_bus_data[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n890_o = wrapi0_bus_data[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n891_o = wrapi0_bus_data[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n892_o = wrapi0_bus_data[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n893_o = wrapi0_bus_data[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n894_o = wrapi0_bus_data[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n895_o = wrapi0_bus_data[15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n896_o = wrapi0_bus_data[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n897_o = wrapi0_bus_data[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n898_o = wrapi0_bus_data[18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n899_o = wrapi0_bus_data[19];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n900_o = wrapi0_bus_data[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n901_o = wrapi0_bus_data[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n902_o = wrapi0_bus_data[22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n903_o = wrapi0_bus_data[23];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n904_o = wrapi0_bus_data[24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n905_o = wrapi0_bus_data[25];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n906_o = wrapi0_bus_data[26];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n907_o = wrapi0_bus_data[27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n908_o = wrapi0_bus_data[28];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n909_o = wrapi0_bus_data[29];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n910_o = wrapi0_bus_data[30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:215:51  */
  assign n911_o = wrapi0_bus_data[31];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n912_o = wrapi0_bus_comm[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n913_o = wrapi0_bus_comm[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n914_o = wrapi0_bus_comm[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n915_o = wrapi0_bus_comm[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:222:51  */
  assign n916_o = wrapi0_bus_comm[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n918_o = busi0_trnsp_bus_data[95:93];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n931_o = n918_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n933_o = 1'b0 | n931_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n934_o = n918_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n935_o = n933_o | n934_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n936_o = n918_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n937_o = n935_o | n936_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n939_o = 1'b1 ? n937_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n942_o = busi0_trnsp_bus_data[92:90];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n955_o = n942_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n957_o = 1'b0 | n955_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n958_o = n942_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n959_o = n957_o | n958_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n960_o = n942_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n961_o = n959_o | n960_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n963_o = 1'b1 ? n961_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n966_o = busi0_trnsp_bus_data[89:87];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n979_o = n966_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n981_o = 1'b0 | n979_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n982_o = n966_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n983_o = n981_o | n982_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n984_o = n966_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n985_o = n983_o | n984_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n987_o = 1'b1 ? n985_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n990_o = busi0_trnsp_bus_data[86:84];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1003_o = n990_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1005_o = 1'b0 | n1003_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1006_o = n990_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1007_o = n1005_o | n1006_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1008_o = n990_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1009_o = n1007_o | n1008_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1011_o = 1'b1 ? n1009_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1014_o = busi0_trnsp_bus_data[83:81];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1027_o = n1014_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1029_o = 1'b0 | n1027_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1030_o = n1014_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1031_o = n1029_o | n1030_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1032_o = n1014_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1033_o = n1031_o | n1032_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1035_o = 1'b1 ? n1033_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1038_o = busi0_trnsp_bus_data[80:78];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1051_o = n1038_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1053_o = 1'b0 | n1051_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1054_o = n1038_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1055_o = n1053_o | n1054_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1056_o = n1038_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1057_o = n1055_o | n1056_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1059_o = 1'b1 ? n1057_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1062_o = busi0_trnsp_bus_data[77:75];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1075_o = n1062_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1077_o = 1'b0 | n1075_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1078_o = n1062_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1079_o = n1077_o | n1078_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1080_o = n1062_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1081_o = n1079_o | n1080_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1083_o = 1'b1 ? n1081_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1086_o = busi0_trnsp_bus_data[74:72];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1099_o = n1086_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1101_o = 1'b0 | n1099_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1102_o = n1086_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1103_o = n1101_o | n1102_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1104_o = n1086_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1105_o = n1103_o | n1104_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1107_o = 1'b1 ? n1105_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1110_o = busi0_trnsp_bus_data[71:69];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1123_o = n1110_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1125_o = 1'b0 | n1123_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1126_o = n1110_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1127_o = n1125_o | n1126_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1128_o = n1110_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1129_o = n1127_o | n1128_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1131_o = 1'b1 ? n1129_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1134_o = busi0_trnsp_bus_data[68:66];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1147_o = n1134_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1149_o = 1'b0 | n1147_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1150_o = n1134_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1151_o = n1149_o | n1150_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1152_o = n1134_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1153_o = n1151_o | n1152_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1155_o = 1'b1 ? n1153_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1158_o = busi0_trnsp_bus_data[65:63];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1171_o = n1158_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1173_o = 1'b0 | n1171_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1174_o = n1158_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1175_o = n1173_o | n1174_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1176_o = n1158_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1177_o = n1175_o | n1176_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1179_o = 1'b1 ? n1177_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1182_o = busi0_trnsp_bus_data[62:60];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1195_o = n1182_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1197_o = 1'b0 | n1195_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1198_o = n1182_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1199_o = n1197_o | n1198_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1200_o = n1182_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1201_o = n1199_o | n1200_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1203_o = 1'b1 ? n1201_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1206_o = busi0_trnsp_bus_data[59:57];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1219_o = n1206_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1221_o = 1'b0 | n1219_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1222_o = n1206_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1223_o = n1221_o | n1222_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1224_o = n1206_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1225_o = n1223_o | n1224_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1227_o = 1'b1 ? n1225_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1230_o = busi0_trnsp_bus_data[56:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1243_o = n1230_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1245_o = 1'b0 | n1243_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1246_o = n1230_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1247_o = n1245_o | n1246_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1248_o = n1230_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1249_o = n1247_o | n1248_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1251_o = 1'b1 ? n1249_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1254_o = busi0_trnsp_bus_data[53:51];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1267_o = n1254_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1269_o = 1'b0 | n1267_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1270_o = n1254_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1271_o = n1269_o | n1270_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1272_o = n1254_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1273_o = n1271_o | n1272_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1275_o = 1'b1 ? n1273_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1278_o = busi0_trnsp_bus_data[50:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1291_o = n1278_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1293_o = 1'b0 | n1291_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1294_o = n1278_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1295_o = n1293_o | n1294_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1296_o = n1278_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1297_o = n1295_o | n1296_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1299_o = 1'b1 ? n1297_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1302_o = busi0_trnsp_bus_data[47:45];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1315_o = n1302_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1317_o = 1'b0 | n1315_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1318_o = n1302_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1319_o = n1317_o | n1318_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1320_o = n1302_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1321_o = n1319_o | n1320_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1323_o = 1'b1 ? n1321_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1326_o = busi0_trnsp_bus_data[44:42];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1339_o = n1326_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1341_o = 1'b0 | n1339_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1342_o = n1326_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1343_o = n1341_o | n1342_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1344_o = n1326_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1345_o = n1343_o | n1344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1347_o = 1'b1 ? n1345_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1350_o = busi0_trnsp_bus_data[41:39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1363_o = n1350_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1365_o = 1'b0 | n1363_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1366_o = n1350_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1367_o = n1365_o | n1366_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1368_o = n1350_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1369_o = n1367_o | n1368_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1371_o = 1'b1 ? n1369_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1374_o = busi0_trnsp_bus_data[38:36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1387_o = n1374_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1389_o = 1'b0 | n1387_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1390_o = n1374_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1391_o = n1389_o | n1390_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1392_o = n1374_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1393_o = n1391_o | n1392_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1395_o = 1'b1 ? n1393_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1398_o = busi0_trnsp_bus_data[35:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1411_o = n1398_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1413_o = 1'b0 | n1411_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1414_o = n1398_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1415_o = n1413_o | n1414_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1416_o = n1398_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1417_o = n1415_o | n1416_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1419_o = 1'b1 ? n1417_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1422_o = busi0_trnsp_bus_data[32:30];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1435_o = n1422_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1437_o = 1'b0 | n1435_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1438_o = n1422_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1439_o = n1437_o | n1438_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1440_o = n1422_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1441_o = n1439_o | n1440_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1443_o = 1'b1 ? n1441_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1446_o = busi0_trnsp_bus_data[29:27];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1459_o = n1446_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1461_o = 1'b0 | n1459_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1462_o = n1446_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1463_o = n1461_o | n1462_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1464_o = n1446_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1465_o = n1463_o | n1464_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1467_o = 1'b1 ? n1465_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1470_o = busi0_trnsp_bus_data[26:24];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1483_o = n1470_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1485_o = 1'b0 | n1483_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1486_o = n1470_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1487_o = n1485_o | n1486_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1488_o = n1470_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1489_o = n1487_o | n1488_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1491_o = 1'b1 ? n1489_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1494_o = busi0_trnsp_bus_data[23:21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1507_o = n1494_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1509_o = 1'b0 | n1507_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1510_o = n1494_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1511_o = n1509_o | n1510_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1512_o = n1494_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1513_o = n1511_o | n1512_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1515_o = 1'b1 ? n1513_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1518_o = busi0_trnsp_bus_data[20:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1531_o = n1518_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1533_o = 1'b0 | n1531_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1534_o = n1518_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1535_o = n1533_o | n1534_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1536_o = n1518_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1537_o = n1535_o | n1536_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1539_o = 1'b1 ? n1537_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1542_o = busi0_trnsp_bus_data[17:15];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1555_o = n1542_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1557_o = 1'b0 | n1555_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1558_o = n1542_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1559_o = n1557_o | n1558_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1560_o = n1542_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1561_o = n1559_o | n1560_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1563_o = 1'b1 ? n1561_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1566_o = busi0_trnsp_bus_data[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1579_o = n1566_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1581_o = 1'b0 | n1579_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1582_o = n1566_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1583_o = n1581_o | n1582_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1584_o = n1566_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1585_o = n1583_o | n1584_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1587_o = 1'b1 ? n1585_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1590_o = busi0_trnsp_bus_data[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1603_o = n1590_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1605_o = 1'b0 | n1603_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1606_o = n1590_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1607_o = n1605_o | n1606_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1608_o = n1590_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1609_o = n1607_o | n1608_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1611_o = 1'b1 ? n1609_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1614_o = busi0_trnsp_bus_data[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1627_o = n1614_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1629_o = 1'b0 | n1627_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1630_o = n1614_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1631_o = n1629_o | n1630_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1632_o = n1614_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1633_o = n1631_o | n1632_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1635_o = 1'b1 ? n1633_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1638_o = busi0_trnsp_bus_data[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1651_o = n1638_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1653_o = 1'b0 | n1651_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1654_o = n1638_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1655_o = n1653_o | n1654_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1656_o = n1638_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1657_o = n1655_o | n1656_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1659_o = 1'b1 ? n1657_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:230:61  */
  assign n1662_o = busi0_trnsp_bus_data[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1675_o = n1662_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1677_o = 1'b0 | n1675_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1678_o = n1662_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1679_o = n1677_o | n1678_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1680_o = n1662_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1681_o = n1679_o | n1680_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1683_o = 1'b1 ? n1681_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1686_o = busi0_trnsp_bus_comm[14:12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1699_o = n1686_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1701_o = 1'b0 | n1699_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1702_o = n1686_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1703_o = n1701_o | n1702_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1704_o = n1686_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1705_o = n1703_o | n1704_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1707_o = 1'b1 ? n1705_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1710_o = busi0_trnsp_bus_comm[11:9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1723_o = n1710_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1725_o = 1'b0 | n1723_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1726_o = n1710_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1727_o = n1725_o | n1726_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1728_o = n1710_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1729_o = n1727_o | n1728_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1731_o = 1'b1 ? n1729_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1734_o = busi0_trnsp_bus_comm[8:6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1747_o = n1734_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1749_o = 1'b0 | n1747_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1750_o = n1734_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1751_o = n1749_o | n1750_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1752_o = n1734_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1753_o = n1751_o | n1752_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1755_o = 1'b1 ? n1753_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1758_o = busi0_trnsp_bus_comm[5:3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1771_o = n1758_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1773_o = 1'b0 | n1771_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1774_o = n1758_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1775_o = n1773_o | n1774_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1776_o = n1758_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1777_o = n1775_o | n1776_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1779_o = 1'b1 ? n1777_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/hibi_seg_r1.vhd:234:61  */
  assign n1782_o = busi0_trnsp_bus_comm[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1795_o = n1782_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1797_o = 1'b0 | n1795_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1798_o = n1782_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1799_o = n1797_o | n1798_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1800_o = n1782_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1801_o = n1799_o | n1800_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1803_o = 1'b1 ? n1801_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1818_o = wrapi0_bus_av[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1820_o = 1'b0 | n1818_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1821_o = wrapi0_bus_av[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1822_o = n1820_o | n1821_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1823_o = wrapi0_bus_av[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1824_o = n1822_o | n1823_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1826_o = 1'b1 ? n1824_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1841_o = wrapi0_bus_lock[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1843_o = 1'b0 | n1841_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1844_o = wrapi0_bus_lock[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1845_o = n1843_o | n1844_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1846_o = wrapi0_bus_lock[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1847_o = n1845_o | n1846_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1849_o = 1'b1 ? n1847_o : 1'b0;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1864_o = wrapi0_bus_full[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1866_o = 1'b0 | n1864_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1867_o = wrapi0_bus_full[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1868_o = n1866_o | n1867_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:20  */
  assign n1869_o = wrapi0_bus_full[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:192:16  */
  assign n1870_o = n1868_o | n1869_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/func_pkg.vhd:190:5  */
  assign n1872_o = 1'b1 ? n1870_o : 1'b0;
  assign n1874_o = {n880_o, n843_o, n806_o, n881_o, n844_o, n807_o, n882_o, n845_o, n808_o, n883_o, n846_o, n809_o, n884_o, n847_o, n810_o, n885_o, n848_o, n811_o, n886_o, n849_o, n812_o, n887_o, n850_o, n813_o, n888_o, n851_o, n814_o, n889_o, n852_o, n815_o, n890_o, n853_o, n816_o, n891_o, n854_o, n817_o, n892_o, n855_o, n818_o, n893_o, n856_o, n819_o, n894_o, n857_o, n820_o, n895_o, n858_o, n821_o, n896_o, n859_o, n822_o, n897_o, n860_o, n823_o, n898_o, n861_o, n824_o, n899_o, n862_o, n825_o, n900_o, n863_o, n826_o, n901_o, n864_o, n827_o, n902_o, n865_o, n828_o, n903_o, n866_o, n829_o, n904_o, n867_o, n830_o, n905_o, n868_o, n831_o, n906_o, n869_o, n832_o, n907_o, n870_o, n833_o, n908_o, n871_o, n834_o, n909_o, n872_o, n835_o, n910_o, n873_o, n836_o, n911_o, n874_o, n837_o};
  assign n1875_o = {n912_o, n875_o, n838_o, n913_o, n876_o, n839_o, n914_o, n877_o, n840_o, n915_o, n878_o, n841_o, n916_o, n879_o, n842_o};
  assign n1876_o = {wrap_gen0_n1_wrapi0_agent_comm_out, wrap_gen0_n2_wrapi0_agent_comm_out, wrap_gen0_n3_wrapi0_agent_comm_out};
  assign n1877_o = {wrap_gen0_n1_wrapi0_agent_data_out, wrap_gen0_n2_wrapi0_agent_data_out, wrap_gen0_n3_wrapi0_agent_data_out};
  assign n1879_o = {wrap_gen0_n3_wrapi0_agent_full_out, wrap_gen0_n2_wrapi0_agent_full_out, wrap_gen0_n1_wrapi0_agent_full_out};
  assign n1880_o = {wrap_gen0_n3_wrapi0_agent_one_p_out, wrap_gen0_n2_wrapi0_agent_one_p_out, wrap_gen0_n1_wrapi0_agent_one_p_out};
  assign n1881_o = {wrap_gen0_n3_wrapi0_agent_empty_out, wrap_gen0_n2_wrapi0_agent_empty_out, wrap_gen0_n1_wrapi0_agent_empty_out};
  assign n1882_o = {wrap_gen0_n3_wrapi0_agent_one_d_out, wrap_gen0_n2_wrapi0_agent_one_d_out, wrap_gen0_n1_wrapi0_agent_one_d_out};
  assign n1883_o = {wrap_gen0_n3_wrapi0_agent_av_out, wrap_gen0_n2_wrapi0_agent_av_out, wrap_gen0_n1_wrapi0_agent_av_out};
  assign n1884_o = {wrap_gen0_n1_wrapi0_agent_msg_comm_out, wrap_gen0_n2_wrapi0_agent_msg_comm_out, wrap_gen0_n3_wrapi0_agent_msg_comm_out};
  assign n1885_o = {wrap_gen0_n1_wrapi0_agent_msg_data_out, wrap_gen0_n2_wrapi0_agent_msg_data_out, wrap_gen0_n3_wrapi0_agent_msg_data_out};
  assign n1887_o = {wrap_gen0_n3_wrapi0_agent_msg_full_out, wrap_gen0_n2_wrapi0_agent_msg_full_out, wrap_gen0_n1_wrapi0_agent_msg_full_out};
  assign n1888_o = {wrap_gen0_n3_wrapi0_agent_msg_one_p_out, wrap_gen0_n2_wrapi0_agent_msg_one_p_out, wrap_gen0_n1_wrapi0_agent_msg_one_p_out};
  assign n1889_o = {wrap_gen0_n3_wrapi0_agent_msg_empty_out, wrap_gen0_n2_wrapi0_agent_msg_empty_out, wrap_gen0_n1_wrapi0_agent_msg_empty_out};
  assign n1890_o = {wrap_gen0_n3_wrapi0_agent_msg_one_d_out, wrap_gen0_n2_wrapi0_agent_msg_one_d_out, wrap_gen0_n1_wrapi0_agent_msg_one_d_out};
  assign n1891_o = {wrap_gen0_n3_wrapi0_agent_msg_av_out, wrap_gen0_n2_wrapi0_agent_msg_av_out, wrap_gen0_n1_wrapi0_agent_msg_av_out};
  assign n1892_o = {wrap_gen0_n1_wrapi0_bus_comm_out, wrap_gen0_n2_wrapi0_bus_comm_out, wrap_gen0_n3_wrapi0_bus_comm_out};
  assign n1893_o = {wrap_gen0_n1_wrapi0_bus_data_out, wrap_gen0_n2_wrapi0_bus_data_out, wrap_gen0_n3_wrapi0_bus_data_out};
  assign n1894_o = {wrap_gen0_n3_wrapi0_bus_av_out, wrap_gen0_n2_wrapi0_bus_av_out, wrap_gen0_n1_wrapi0_bus_av_out};
  assign n1895_o = {wrap_gen0_n3_wrapi0_bus_full_out, wrap_gen0_n2_wrapi0_bus_full_out, wrap_gen0_n1_wrapi0_bus_full_out};
  assign n1896_o = {wrap_gen0_n3_wrapi0_bus_lock_out, wrap_gen0_n2_wrapi0_bus_lock_out, wrap_gen0_n1_wrapi0_bus_lock_out};
  assign n1897_o = {n1803_o, n1779_o, n1755_o, n1731_o, n1707_o};
  assign n1898_o = {n1683_o, n1659_o, n1635_o, n1611_o, n1587_o, n1563_o, n1539_o, n1515_o, n1491_o, n1467_o, n1443_o, n1419_o, n1395_o, n1371_o, n1347_o, n1323_o, n1299_o, n1275_o, n1251_o, n1227_o, n1203_o, n1179_o, n1155_o, n1131_o, n1107_o, n1083_o, n1059_o, n1035_o, n1011_o, n987_o, n963_o, n939_o};
  assign n1899_o = {n570_o, n665_o, n760_o};
  assign n1900_o = {n587_o, n682_o, n777_o};
  assign n1901_o = {n598_o, n693_o, n788_o};
  assign n1902_o = {n615_o, n710_o, n805_o};
endmodule

module hibi_mem_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  init_i,
   input  en_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire n467_o;
  wire [31:0] n468_o;
  wire [4:0] n469_o;
  wire n470_o;
  wire [1:0] n471_o;
  wire n473_o;
  wire [39:0] n474_o;
  wire n476_o;
  wire [31:0] n477_o;
  wire [4:0] n478_o;
  wire n479_o;
  wire [1:0] n480_o;
  wire n482_o;
  wire [39:0] n483_o;
  wire [42:0] memi0_mem_req;
  wire [31:0] mem_rsp;
  wire [8:0] memi0_mem_req_o_adr;
  wire memi0_mem_req_o_we;
  wire memi0_mem_req_o_ena;
  wire [31:0] memi0_mem_req_o_dat;
  wire memi0_agent_txreq_o_av;
  wire [31:0] memi0_agent_txreq_o_data;
  wire [4:0] memi0_agent_txreq_o_comm;
  wire memi0_agent_txreq_o_we;
  wire memi0_agent_rxreq_o_re;
  wire memi0_agent_msg_txreq_o_av;
  wire [31:0] memi0_agent_msg_txreq_o_data;
  wire [4:0] memi0_agent_msg_txreq_o_comm;
  wire memi0_agent_msg_txreq_o_we;
  wire memi0_agent_msg_rxreq_o_re;
  wire [3:0] memi0_status_o;
  wire [42:0] n484_o;
  wire [31:0] n486_o;
  localparam n487_o = 1'b0;
  wire [38:0] n488_o;
  wire n490_o;
  wire n491_o;
  wire n493_o;
  wire [31:0] n494_o;
  wire [4:0] n495_o;
  wire n496_o;
  wire n497_o;
  wire [38:0] n498_o;
  wire n500_o;
  wire n501_o;
  wire n503_o;
  wire [31:0] n504_o;
  wire [4:0] n505_o;
  wire n506_o;
  wire n507_o;
  wire [31:0] mem_blocki0_mem_dat;
  wire [3:0] mem_blocki0_mem_we;
  wire n509_o;
  wire [3:0] n510_o;
  wire [31:0] mem_blocki0_memi0_do_o;
  wire n512_o;
  wire [8:0] n513_o;
  wire [31:0] n514_o;
  assign agent_txreq_o_av = n467_o;
  assign agent_txreq_o_data = n468_o;
  assign agent_txreq_o_comm = n469_o;
  assign agent_txreq_o_we = n470_o;
  assign agent_rxreq_o_re = n473_o;
  assign agent_msg_txreq_o_av = n476_o;
  assign agent_msg_txreq_o_data = n477_o;
  assign agent_msg_txreq_o_comm = n478_o;
  assign agent_msg_txreq_o_we = n479_o;
  assign agent_msg_rxreq_o_re = n482_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:163:25  */
  assign n467_o = n488_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:87  */
  assign n468_o = n488_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:131:23  */
  assign n469_o = n488_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:130:23  */
  assign n470_o = n488_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:109:28  */
  assign n471_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:105:28  */
  assign n473_o = memi0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:103:28  */
  assign n474_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:97:28  */
  assign n476_o = n498_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:96:28  */
  assign n477_o = n498_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:38:5  */
  assign n478_o = n498_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:36:5  */
  assign n479_o = n498_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:34:5  */
  assign n480_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:31:5  */
  assign n482_o = memi0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:30:5  */
  assign n483_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:33:10  */
  assign memi0_mem_req = n484_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:34:10  */
  assign mem_rsp = mem_blocki0_mem_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:40:3  */
  hibi_mem_3 memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .mem_rsp_i_dat(n486_o),
    .mem_wait_i(n487_o),
    .agent_txrsp_i_full(n490_o),
    .agent_txrsp_i_almost_full(n491_o),
    .agent_rxrsp_i_av(n493_o),
    .agent_rxrsp_i_data(n494_o),
    .agent_rxrsp_i_comm(n495_o),
    .agent_rxrsp_i_empty(n496_o),
    .agent_rxrsp_i_almost_empty(n497_o),
    .agent_msg_txrsp_i_full(n500_o),
    .agent_msg_txrsp_i_almost_full(n501_o),
    .agent_msg_rxrsp_i_av(n503_o),
    .agent_msg_rxrsp_i_data(n504_o),
    .agent_msg_rxrsp_i_comm(n505_o),
    .agent_msg_rxrsp_i_empty(n506_o),
    .agent_msg_rxrsp_i_almost_empty(n507_o),
    .mem_req_o_adr(memi0_mem_req_o_adr),
    .mem_req_o_we(memi0_mem_req_o_we),
    .mem_req_o_ena(memi0_mem_req_o_ena),
    .mem_req_o_dat(memi0_mem_req_o_dat),
    .agent_txreq_o_av(memi0_agent_txreq_o_av),
    .agent_txreq_o_data(memi0_agent_txreq_o_data),
    .agent_txreq_o_comm(memi0_agent_txreq_o_comm),
    .agent_txreq_o_we(memi0_agent_txreq_o_we),
    .agent_rxreq_o_re(memi0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(memi0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(memi0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(memi0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(memi0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(memi0_agent_msg_rxreq_o_re),
    .status_o());
  assign n484_o = {memi0_mem_req_o_dat, memi0_mem_req_o_ena, memi0_mem_req_o_we, memi0_mem_req_o_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:212:7  */
  assign n486_o = mem_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:187:7  */
  assign n488_o = {memi0_agent_txreq_o_we, memi0_agent_txreq_o_comm, memi0_agent_txreq_o_data, memi0_agent_txreq_o_av};
  assign n490_o = n471_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:111:28  */
  assign n491_o = n471_o[1];
  assign n493_o = n474_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:49:10  */
  assign n494_o = n474_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:45:10  */
  assign n495_o = n474_o[37:33];
  assign n496_o = n474_o[38];
  assign n497_o = n474_o[39];
  assign n498_o = {memi0_agent_msg_txreq_o_we, memi0_agent_msg_txreq_o_comm, memi0_agent_msg_txreq_o_data, memi0_agent_msg_txreq_o_av};
  assign n500_o = n480_o[0];
  assign n501_o = n480_o[1];
  assign n503_o = n483_o[0];
  assign n504_o = n483_o[32:1];
  assign n505_o = n483_o[37:33];
  assign n506_o = n483_o[38];
  assign n507_o = n483_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:67:12  */
  assign mem_blocki0_mem_dat = mem_blocki0_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:68:12  */
  assign mem_blocki0_mem_we = n510_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:71:41  */
  assign n509_o = memi0_mem_req[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:71:22  */
  assign n510_o = n509_o ? 4'b1111 : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:73:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_blocki0_memi0 (
    .clk_i(clk_i),
    .we_i(mem_blocki0_mem_we),
    .en_i(n512_o),
    .addr_i(n513_o),
    .di_i(n514_o),
    .do_o(mem_blocki0_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:81:33  */
  assign n512_o = memi0_mem_req[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:82:33  */
  assign n513_o = memi0_mem_req[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_mem/rtl/hibi_mem_wrapper.vhd:83:33  */
  assign n514_o = memi0_mem_req[42:11];
endmodule

module hibi_wishbone_bridge_wrapper_3
  (input  clk_i,
   input  reset_n_i,
   input  en_i,
   input  init_i,
   input  [31:0] wb_req_i_adr,
   input  [31:0] wb_req_i_dat,
   input  wb_req_i_we,
   input  [3:0] wb_req_i_sel,
   input  wb_req_i_stb,
   input  wb_req_i_cyc,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output [31:0] wb_rsp_o_data,
   output wb_rsp_o_ack,
   output [3:0] agent_core_en_o,
   output [3:0] agent_core_init_o,
   output [3:0] agent_logic_en_o,
   output [3:0] agent_logic_init_o,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire [70:0] n268_o;
  wire [31:0] n270_o;
  wire n271_o;
  wire n277_o;
  wire [31:0] n278_o;
  wire [4:0] n279_o;
  wire n280_o;
  wire [1:0] n281_o;
  wire n283_o;
  wire [39:0] n284_o;
  wire n286_o;
  wire [31:0] n287_o;
  wire [4:0] n288_o;
  wire n289_o;
  wire [1:0] n290_o;
  wire n292_o;
  wire [39:0] n293_o;
  wire [32:0] bridgei0_gif_rsp;
  wire [17:0] bridgei0_gpio;
  wire [15:0] gpioi0_gpio;
  wire [32:0] memi0_gif_rsp;
  wire [75:0] host_gif_req;
  wire [65:0] host_gif_rsp;
  wire [36:0] bridgei0_mem_req;
  wire [36:0] host_mem_req;
  wire [36:0] bridge_mem_req;
  wire [31:0] memi0_port_a_rsp;
  wire [31:0] memi0_port_b_rsp;
  wire mem_wait;
  wire [31:0] bridgei0_ext_gif_rsp_o_rdata;
  wire bridgei0_ext_gif_rsp_o_ack;
  wire [1:0] bridgei0_gpio_o_c;
  wire [15:0] bridgei0_gpio_o_xw;
  wire [1:0] bridgei0_gpio_dir_o_c;
  wire [15:0] bridgei0_gpio_dir_o_rw;
  wire [2:0] bridgei0_mem_req_o_adr;
  wire bridgei0_mem_req_o_we;
  wire bridgei0_mem_req_o_ena;
  wire [31:0] bridgei0_mem_req_o_dat;
  wire bridgei0_agent_txreq_o_av;
  wire [31:0] bridgei0_agent_txreq_o_data;
  wire [4:0] bridgei0_agent_txreq_o_comm;
  wire bridgei0_agent_txreq_o_we;
  wire bridgei0_agent_rxreq_o_re;
  wire bridgei0_agent_msg_txreq_o_av;
  wire [31:0] bridgei0_agent_msg_txreq_o_data;
  wire [4:0] bridgei0_agent_msg_txreq_o_comm;
  wire bridgei0_agent_msg_txreq_o_we;
  wire bridgei0_agent_msg_rxreq_o_re;
  wire [1:0] bridgei0_status_o;
  wire [37:0] n294_o;
  wire [3:0] n295_o;
  wire [31:0] n296_o;
  wire n297_o;
  wire n298_o;
  wire [32:0] n299_o;
  wire [17:0] n301_o;
  wire [15:0] n303_o;
  wire [36:0] n306_o;
  wire [31:0] n308_o;
  wire [38:0] n309_o;
  wire n311_o;
  wire n312_o;
  wire n314_o;
  wire [31:0] n315_o;
  wire [4:0] n316_o;
  wire n317_o;
  wire n318_o;
  wire [38:0] n319_o;
  wire n321_o;
  wire n322_o;
  wire n324_o;
  wire [31:0] n325_o;
  wire [4:0] n326_o;
  wire n327_o;
  wire n328_o;
  wire [31:0] hostifi0_wb_rsp_o_data;
  wire hostifi0_wb_rsp_o_ack;
  wire [75:0] hostifi0_gif_req_o;
  wire [31:0] n330_o;
  wire [31:0] n331_o;
  wire n332_o;
  wire [3:0] n333_o;
  wire n334_o;
  wire n335_o;
  wire [32:0] n336_o;
  wire [37:0] n339_o;
  wire n340_o;
  wire [37:0] n341_o;
  wire n342_o;
  wire [37:0] n343_o;
  wire n344_o;
  wire n345_o;
  wire [37:0] n346_o;
  wire [3:0] n347_o;
  wire [2:0] n348_o;
  wire [37:0] n349_o;
  wire [31:0] n350_o;
  wire [31:0] n351_o;
  wire [2:0] n352_o;
  wire n353_o;
  wire n354_o;
  wire [31:0] n355_o;
  wire reg0_d_o;
  wire n356_o;
  wire [31:0] memi0_port_a_rsp_o_dat;
  wire [31:0] memi0_port_b_rsp_o_dat;
  wire [2:0] n358_o;
  wire n359_o;
  wire n360_o;
  wire [31:0] n361_o;
  wire [2:0] n363_o;
  wire n364_o;
  wire n365_o;
  wire [31:0] n366_o;
  wire [15:0] gpioi0_r;
  wire [15:0] gpioi0_rin;
  wire [1:0] n371_o;
  wire n372_o;
  wire [15:0] n373_o;
  wire [15:0] n374_o;
  wire [15:0] n375_o;
  wire n376_o;
  wire [15:0] n377_o;
  wire n378_o;
  wire [15:0] n379_o;
  wire n380_o;
  wire [15:0] n381_o;
  wire n382_o;
  wire [15:0] n383_o;
  wire n384_o;
  wire [15:0] n385_o;
  wire n386_o;
  wire [15:0] n387_o;
  wire n388_o;
  wire [15:0] n389_o;
  wire n390_o;
  wire [15:0] n391_o;
  wire n392_o;
  wire [15:0] n393_o;
  wire n394_o;
  wire [15:0] n395_o;
  wire n396_o;
  wire [15:0] n397_o;
  wire n398_o;
  wire [15:0] n399_o;
  wire n400_o;
  wire [15:0] n401_o;
  wire n402_o;
  wire [15:0] n403_o;
  wire n404_o;
  wire [15:0] n405_o;
  wire n406_o;
  wire [3:0] n407_o;
  wire [3:0] n408_o;
  wire [3:0] n409_o;
  wire [3:0] n410_o;
  wire [15:0] n411_o;
  wire [15:0] n412_o;
  wire n413_o;
  wire [15:0] n414_o;
  wire n415_o;
  wire [15:0] n416_o;
  wire n417_o;
  wire [15:0] n418_o;
  wire n419_o;
  wire [3:0] n420_o;
  wire [15:0] n421_o;
  wire n422_o;
  wire [15:0] n423_o;
  wire n424_o;
  wire [15:0] n425_o;
  wire n426_o;
  wire [15:0] n427_o;
  wire n428_o;
  wire [3:0] n429_o;
  wire [15:0] n430_o;
  wire n431_o;
  wire [15:0] n432_o;
  wire n433_o;
  wire [15:0] n434_o;
  wire n435_o;
  wire [15:0] n436_o;
  wire n437_o;
  wire [3:0] n438_o;
  wire [15:0] n439_o;
  wire n440_o;
  wire [15:0] n441_o;
  wire n442_o;
  wire [15:0] n443_o;
  wire n444_o;
  wire [15:0] n445_o;
  wire n446_o;
  wire [3:0] n447_o;
  wire n451_o;
  wire [15:0] n454_o;
  wire [15:0] n460_o;
  reg [15:0] n461_q;
  wire [32:0] n462_o;
  wire [65:0] n463_o;
  wire [36:0] n464_o;
  wire [36:0] n465_o;
  assign wb_rsp_o_data = n270_o;
  assign wb_rsp_o_ack = n271_o;
  assign agent_core_en_o = n420_o;
  assign agent_core_init_o = n438_o;
  assign agent_logic_en_o = n429_o;
  assign agent_logic_init_o = n447_o;
  assign agent_txreq_o_av = n277_o;
  assign agent_txreq_o_data = n278_o;
  assign agent_txreq_o_comm = n279_o;
  assign agent_txreq_o_we = n280_o;
  assign agent_rxreq_o_re = n283_o;
  assign agent_msg_txreq_o_av = n286_o;
  assign agent_msg_txreq_o_data = n287_o;
  assign agent_msg_txreq_o_comm = n288_o;
  assign agent_msg_txreq_o_we = n289_o;
  assign agent_msg_rxreq_o_re = n292_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:227:19  */
  assign n268_o = {wb_req_i_cyc, wb_req_i_stb, wb_req_i_sel, wb_req_i_we, wb_req_i_dat, wb_req_i_adr};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:174:25  */
  assign n270_o = n336_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:173:25  */
  assign n271_o = n336_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:122:28  */
  assign n277_o = n309_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:121:28  */
  assign n278_o = n309_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:100:27  */
  assign n279_o = n309_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:99:27  */
  assign n280_o = n309_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:97:27  */
  assign n281_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:32:5  */
  assign n283_o = bridgei0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:30:5  */
  assign n284_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:26:5  */
  assign n286_o = n319_o[0];
  assign n287_o = n319_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:782:14  */
  assign n288_o = n319_o[37:33];
  assign n289_o = n319_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:586:12  */
  assign n290_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  assign n292_o = bridgei0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:586:12  */
  assign n293_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:46:10  */
  assign bridgei0_gif_rsp = n299_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:48:10  */
  assign bridgei0_gpio = n301_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:50:10  */
  assign gpioi0_gpio = n411_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:52:10  */
  assign memi0_gif_rsp = n462_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:56:10  */
  assign host_gif_req = hostifi0_gif_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:57:10  */
  assign host_gif_rsp = n463_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:59:10  */
  assign bridgei0_mem_req = n306_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:60:10  */
  assign host_mem_req = n464_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:61:10  */
  assign bridge_mem_req = n465_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:63:10  */
  assign memi0_port_a_rsp = memi0_port_a_rsp_o_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:64:10  */
  assign memi0_port_b_rsp = memi0_port_b_rsp_o_dat; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:66:10  */
  assign mem_wait = 1'b0; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:86:3  */
  hibi_wishbone_bridge_3 bridgei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .ext_gif_req_i_addr(n295_o),
    .ext_gif_req_i_wdata(n296_o),
    .ext_gif_req_i_wr(n297_o),
    .ext_gif_req_i_rd(n298_o),
    .gpio_i_xr(n303_o),
    .mem_rsp_i_dat(n308_o),
    .mem_wait_i(mem_wait),
    .agent_txrsp_i_full(n311_o),
    .agent_txrsp_i_almost_full(n312_o),
    .agent_rxrsp_i_av(n314_o),
    .agent_rxrsp_i_data(n315_o),
    .agent_rxrsp_i_comm(n316_o),
    .agent_rxrsp_i_empty(n317_o),
    .agent_rxrsp_i_almost_empty(n318_o),
    .agent_msg_txrsp_i_full(n321_o),
    .agent_msg_txrsp_i_almost_full(n322_o),
    .agent_msg_rxrsp_i_av(n324_o),
    .agent_msg_rxrsp_i_data(n325_o),
    .agent_msg_rxrsp_i_comm(n326_o),
    .agent_msg_rxrsp_i_empty(n327_o),
    .agent_msg_rxrsp_i_almost_empty(n328_o),
    .ext_gif_rsp_o_rdata(bridgei0_ext_gif_rsp_o_rdata),
    .ext_gif_rsp_o_ack(bridgei0_ext_gif_rsp_o_ack),
    .gpio_o_c(bridgei0_gpio_o_c),
    .gpio_o_xw(bridgei0_gpio_o_xw),
    .gpio_dir_o_c(),
    .gpio_dir_o_rw(),
    .mem_req_o_adr(bridgei0_mem_req_o_adr),
    .mem_req_o_we(bridgei0_mem_req_o_we),
    .mem_req_o_ena(bridgei0_mem_req_o_ena),
    .mem_req_o_dat(bridgei0_mem_req_o_dat),
    .agent_txreq_o_av(bridgei0_agent_txreq_o_av),
    .agent_txreq_o_data(bridgei0_agent_txreq_o_data),
    .agent_txreq_o_comm(bridgei0_agent_txreq_o_comm),
    .agent_txreq_o_we(bridgei0_agent_txreq_o_we),
    .agent_rxreq_o_re(bridgei0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(bridgei0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(bridgei0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(bridgei0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(bridgei0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(bridgei0_agent_msg_rxreq_o_re),
    .status_o());
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:95:40  */
  assign n294_o = host_gif_req[75:38];
  assign n295_o = n294_o[3:0];
  assign n296_o = n294_o[35:4];
  assign n297_o = n294_o[36];
  assign n298_o = n294_o[37];
  assign n299_o = {bridgei0_ext_gif_rsp_o_ack, bridgei0_ext_gif_rsp_o_rdata};
  assign n301_o = {bridgei0_gpio_o_xw, bridgei0_gpio_o_c};
  assign n303_o = gpioi0_gpio[15:0];
  assign n306_o = {bridgei0_mem_req_o_dat, bridgei0_mem_req_o_ena, bridgei0_mem_req_o_we, bridgei0_mem_req_o_adr};
  assign n308_o = memi0_port_b_rsp[31:0];
  assign n309_o = {bridgei0_agent_txreq_o_we, bridgei0_agent_txreq_o_comm, bridgei0_agent_txreq_o_data, bridgei0_agent_txreq_o_av};
  assign n311_o = n281_o[0];
  assign n312_o = n281_o[1];
  assign n314_o = n284_o[0];
  assign n315_o = n284_o[32:1];
  assign n316_o = n284_o[37:33];
  assign n317_o = n284_o[38];
  assign n318_o = n284_o[39];
  assign n319_o = {bridgei0_agent_msg_txreq_o_we, bridgei0_agent_msg_txreq_o_comm, bridgei0_agent_msg_txreq_o_data, bridgei0_agent_msg_txreq_o_av};
  assign n321_o = n290_o[0];
  assign n322_o = n290_o[1];
  assign n324_o = n293_o[0];
  assign n325_o = n293_o[32:1];
  assign n326_o = n293_o[37:33];
  assign n327_o = n293_o[38];
  assign n328_o = n293_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:120:3  */
  wb2gif_c4ea21bb365bbeeaf5f2c654883e56d11e43c44e hostifi0 (
    .wb_clk_i(clk_i),
    .wb_reset_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .wb_req_i_adr(n330_o),
    .wb_req_i_dat(n331_o),
    .wb_req_i_we(n332_o),
    .wb_req_i_sel(n333_o),
    .wb_req_i_stb(n334_o),
    .wb_req_i_cyc(n335_o),
    .gif_rsp_i(host_gif_rsp),
    .wb_rsp_o_data(hostifi0_wb_rsp_o_data),
    .wb_rsp_o_ack(hostifi0_wb_rsp_o_ack),
    .gif_req_o(hostifi0_gif_req_o));
  assign n330_o = n268_o[31:0];
  assign n331_o = n268_o[63:32];
  assign n332_o = n268_o[64];
  assign n333_o = n268_o[68:65];
  assign n334_o = n268_o[69];
  assign n335_o = n268_o[70];
  assign n336_o = {hostifi0_wb_rsp_o_ack, hostifi0_wb_rsp_o_data};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:138:40  */
  assign n339_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:138:61  */
  assign n340_o = n339_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:40  */
  assign n341_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:61  */
  assign n342_o = n341_o[36];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:79  */
  assign n343_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:100  */
  assign n344_o = n343_o[37];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:139:64  */
  assign n345_o = n342_o | n344_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:74  */
  assign n346_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:95  */
  assign n347_o = n346_o[3:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:141:46  */
  assign n348_o = n347_o[2:0];  // trunc
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:142:74  */
  assign n349_o = host_gif_req[37:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:142:95  */
  assign n350_o = n349_o[35:4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:143:79  */
  assign n351_o = memi0_port_a_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:145:45  */
  assign n352_o = bridgei0_mem_req[2:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:146:45  */
  assign n353_o = bridgei0_mem_req[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:147:45  */
  assign n354_o = bridgei0_mem_req[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:148:45  */
  assign n355_o = bridgei0_mem_req[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:5  */
  reg_df9e7e9f6dc5365fbccfc282fe99c2f758d7dd4a reg0 (
    .clk_i(clk_i),
    .reset_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .d_i(n356_o),
    .d_o(reg0_d_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:150:82  */
  assign n356_o = host_mem_req[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:152:5  */
  dual_port_buffer_32_3 memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(en_i),
    .init_i(init_i),
    .port_a_req_i_adr(n358_o),
    .port_a_req_i_we(n359_o),
    .port_a_req_i_ena(n360_o),
    .port_a_req_i_dat(n361_o),
    .port_b_req_i_adr(n363_o),
    .port_b_req_i_we(n364_o),
    .port_b_req_i_ena(n365_o),
    .port_b_req_i_dat(n366_o),
    .port_a_rsp_o_dat(memi0_port_a_rsp_o_dat),
    .port_b_rsp_o_dat(memi0_port_b_rsp_o_dat));
  assign n358_o = host_mem_req[2:0];
  assign n359_o = host_mem_req[3];
  assign n360_o = host_mem_req[4];
  assign n361_o = host_mem_req[36:5];
  assign n363_o = bridge_mem_req[2:0];
  assign n364_o = bridge_mem_req[3];
  assign n365_o = bridge_mem_req[4];
  assign n366_o = bridge_mem_req[36:5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:184:14  */
  assign gpioi0_r = n461_q; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:184:17  */
  assign gpioi0_rin = n374_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:26  */
  assign n371_o = bridgei0_gpio[1:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:28  */
  assign n372_o = n371_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:193:35  */
  assign n373_o = bridgei0_gpio[17:2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:192:9  */
  assign n374_o = n372_o ? n373_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:44  */
  assign n375_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:49  */
  assign n376_o = n375_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:69  */
  assign n377_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:74  */
  assign n378_o = n377_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:94  */
  assign n379_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:99  */
  assign n380_o = n379_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:119  */
  assign n381_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:198:124  */
  assign n382_o = n381_o[3];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:44  */
  assign n383_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:49  */
  assign n384_o = n383_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:69  */
  assign n385_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:74  */
  assign n386_o = n385_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:94  */
  assign n387_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:99  */
  assign n388_o = n387_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:119  */
  assign n389_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:199:124  */
  assign n390_o = n389_o[7];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:44  */
  assign n391_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:49  */
  assign n392_o = n391_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:69  */
  assign n393_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:74  */
  assign n394_o = n393_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:94  */
  assign n395_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:99  */
  assign n396_o = n395_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:119  */
  assign n397_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:200:124  */
  assign n398_o = n397_o[11];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:44  */
  assign n399_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:49  */
  assign n400_o = n399_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:69  */
  assign n401_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:74  */
  assign n402_o = n401_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:94  */
  assign n403_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:99  */
  assign n404_o = n403_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:119  */
  assign n405_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:201:124  */
  assign n406_o = n405_o[15];
  assign n407_o = {n406_o, n404_o, n402_o, n400_o};
  assign n408_o = {n398_o, n396_o, n394_o, n392_o};
  assign n409_o = {n390_o, n388_o, n386_o, n384_o};
  assign n410_o = {n382_o, n380_o, n378_o, n376_o};
  assign n411_o = {n407_o, n408_o, n409_o, n410_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:39  */
  assign n412_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:44  */
  assign n413_o = n412_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:59  */
  assign n414_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:64  */
  assign n415_o = n414_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:79  */
  assign n416_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:84  */
  assign n417_o = n416_o[2];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:99  */
  assign n418_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:203:104  */
  assign n419_o = n418_o[3];
  assign n420_o = {n419_o, n417_o, n415_o, n413_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:39  */
  assign n421_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:44  */
  assign n422_o = n421_o[4];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:59  */
  assign n423_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:64  */
  assign n424_o = n423_o[5];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:79  */
  assign n425_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:84  */
  assign n426_o = n425_o[6];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:99  */
  assign n427_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:204:104  */
  assign n428_o = n427_o[7];
  assign n429_o = {n428_o, n426_o, n424_o, n422_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:39  */
  assign n430_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:44  */
  assign n431_o = n430_o[8];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:59  */
  assign n432_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:64  */
  assign n433_o = n432_o[9];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:79  */
  assign n434_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:84  */
  assign n435_o = n434_o[10];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:99  */
  assign n436_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:206:104  */
  assign n437_o = n436_o[11];
  assign n438_o = {n437_o, n435_o, n433_o, n431_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:39  */
  assign n439_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:44  */
  assign n440_o = n439_o[12];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:59  */
  assign n441_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:64  */
  assign n442_o = n441_o[13];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:79  */
  assign n443_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:84  */
  assign n444_o = n443_o[14];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:99  */
  assign n445_o = gpioi0_r[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:207:104  */
  assign n446_o = n445_o[15];
  assign n447_o = {n446_o, n444_o, n442_o, n440_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:214:22  */
  assign n451_o = ~reset_n_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:218:13  */
  assign n454_o = init_i ? 16'b0000000000000000 : gpioi0_rin;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:216:9  */
  assign n460_o = en_i ? n454_o : gpioi0_r;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:216:9  */
  always @(posedge clk_i or posedge n451_o)
    if (n451_o)
      n461_q <= 16'b0000000000000000;
    else
      n461_q <= n460_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/hibi_wishbone_bridge/rtl/hibi_wishbone_bridge_wrapper.vhd:214:9  */
  assign n462_o = {reg0_d_o, n351_o};
  assign n463_o = {bridgei0_gif_rsp, memi0_gif_rsp};
  assign n464_o = {n350_o, n345_o, n340_o, n348_o};
  assign n465_o = {n355_o, n354_o, n353_o, n352_o};
endmodule

module cpu
  (input  clk_i,
   input  reset_n_i,
   input  [15:0] hart_id_i,
   input  core_en_i,
   input  core_init_i,
   input  irq_i,
   input  agent_en_i,
   input  agent_init_i,
   input  agent_txrsp_i_full,
   input  agent_txrsp_i_almost_full,
   input  agent_rxrsp_i_av,
   input  [31:0] agent_rxrsp_i_data,
   input  [4:0] agent_rxrsp_i_comm,
   input  agent_rxrsp_i_empty,
   input  agent_rxrsp_i_almost_empty,
   input  agent_msg_txrsp_i_full,
   input  agent_msg_txrsp_i_almost_full,
   input  agent_msg_rxrsp_i_av,
   input  [31:0] agent_msg_rxrsp_i_data,
   input  [4:0] agent_msg_rxrsp_i_comm,
   input  agent_msg_rxrsp_i_empty,
   input  agent_msg_rxrsp_i_almost_empty,
   output agent_txreq_o_av,
   output [31:0] agent_txreq_o_data,
   output [4:0] agent_txreq_o_comm,
   output agent_txreq_o_we,
   output agent_rxreq_o_re,
   output agent_msg_txreq_o_av,
   output [31:0] agent_msg_txreq_o_data,
   output [4:0] agent_msg_txreq_o_comm,
   output agent_msg_txreq_o_we,
   output agent_msg_rxreq_o_re);
  wire n110_o;
  wire [31:0] n111_o;
  wire [4:0] n112_o;
  wire n113_o;
  wire [1:0] n114_o;
  wire n116_o;
  wire [39:0] n117_o;
  wire n119_o;
  wire [31:0] n120_o;
  wire [4:0] n121_o;
  wire n122_o;
  wire [1:0] n123_o;
  wire n125_o;
  wire [39:0] n126_o;
  wire [31:0] imem;
  wire [95:0] dmem;
  wire wait_n;
  wire [16:0] corei0_imem;
  wire [137:0] corei0_dmem;
  wire corei0_fsl_sel;
  wire [35:0] corei0_fsl_req;
  wire [31:0] dma_mem_rsp;
  wire [49:0] hibi_dmai0_mem_req;
  wire [33:0] fsl_rsp;
  wire [33:0] hibi_dmai0_fsl_rsp;
  wire [161:0] xbar_mst_req;
  wire [95:0] xbar_slv_rsp;
  wire [95:0] xbari0_mst_rsp;
  wire [161:0] xbari0_slv_req;
  wire xbari0_wait_req;
  wire [31:0] n127_o;
  wire [31:0] n128_o;
  wire [31:0] n129_o;
  wire [31:0] n130_o;
  wire n132_o;
  wire n133_o;
  wire [15:0] corei0_imem_o_adr;
  wire corei0_imem_o_ena;
  wire [53:0] corei0_dmem_o_scu;
  wire [83:0] corei0_dmem_o_simd;
  wire corei0_fsl_sel_o;
  wire corei0_fsl_req_o_blocking;
  wire corei0_fsl_req_o_ctrl;
  wire corei0_fsl_req_o_wr;
  wire corei0_fsl_req_o_rd;
  wire [31:0] corei0_fsl_req_o_data;
  wire [16:0] n134_o;
  wire [31:0] n136_o;
  wire [137:0] n137_o;
  wire [31:0] n139_o;
  wire [63:0] n140_o;
  wire [35:0] n142_o;
  wire [31:0] n144_o;
  wire [31:0] n145_o;
  wire [31:0] hibi_dmai0_fsl_rsp_o_rdata;
  wire hibi_dmai0_fsl_rsp_o_valid;
  wire hibi_dmai0_fsl_rsp_o_wait_req;
  wire [15:0] hibi_dmai0_mem_req_o_adr;
  wire hibi_dmai0_mem_req_o_we;
  wire hibi_dmai0_mem_req_o_ena;
  wire [31:0] hibi_dmai0_mem_req_o_dat;
  wire hibi_dmai0_agent_txreq_o_av;
  wire [31:0] hibi_dmai0_agent_txreq_o_data;
  wire [4:0] hibi_dmai0_agent_txreq_o_comm;
  wire hibi_dmai0_agent_txreq_o_we;
  wire hibi_dmai0_agent_rxreq_o_re;
  wire hibi_dmai0_agent_msg_txreq_o_av;
  wire [31:0] hibi_dmai0_agent_msg_txreq_o_data;
  wire [4:0] hibi_dmai0_agent_msg_txreq_o_comm;
  wire hibi_dmai0_agent_msg_txreq_o_we;
  wire hibi_dmai0_agent_msg_rxreq_o_re;
  wire n146_o;
  wire n147_o;
  wire n148_o;
  wire n149_o;
  wire [31:0] n150_o;
  wire [33:0] n151_o;
  wire [49:0] n153_o;
  wire [31:0] n155_o;
  wire [38:0] n156_o;
  wire n158_o;
  wire n159_o;
  wire n161_o;
  wire [31:0] n162_o;
  wire [4:0] n163_o;
  wire n164_o;
  wire n165_o;
  wire [38:0] n166_o;
  wire n168_o;
  wire n169_o;
  wire n171_o;
  wire [31:0] n172_o;
  wire [4:0] n173_o;
  wire n174_o;
  wire n175_o;
  wire [15:0] n177_o;
  wire [13:0] n183_o;
  localparam [15:0] n184_o = 16'b0000000000000000;
  wire [1:0] n185_o;
  wire [15:0] n186_o;
  wire n189_o;
  wire [53:0] n192_o;
  wire [15:0] n193_o;
  wire [13:0] n199_o;
  localparam [15:0] n200_o = 16'b0000000000000000;
  wire [1:0] n201_o;
  wire [15:0] n202_o;
  wire [53:0] n203_o;
  wire [3:0] n204_o;
  wire [53:0] n205_o;
  wire n206_o;
  wire [53:0] n207_o;
  wire n208_o;
  wire [53:0] n209_o;
  wire [31:0] n210_o;
  wire [15:0] n211_o;
  wire n213_o;
  wire n214_o;
  wire [31:0] n215_o;
  wire [95:0] xbari0_xbar_mst_rsp_o;
  wire [161:0] xbari0_xbar_slv_req_o;
  wire xbari0_wait_req_o;
  wire [31:0] mem_block0_mem_dat;
  wire [3:0] mem_block0_mem_we;
  wire mem_block0_mem_en;
  wire [53:0] n219_o;
  wire [21:0] n220_o;
  wire [3:0] n221_o;
  wire [53:0] n222_o;
  wire [21:0] n223_o;
  wire n224_o;
  wire [3:0] n225_o;
  wire [53:0] n227_o;
  wire [21:0] n228_o;
  wire n229_o;
  wire [31:0] mem_block0_memi0_do_o;
  wire [8:0] n230_o;
  wire [53:0] n231_o;
  wire [31:0] n232_o;
  wire [31:0] mem_block1_mem_dat;
  wire [3:0] mem_block1_mem_we;
  wire mem_block1_mem_en;
  wire [53:0] n234_o;
  wire [21:0] n235_o;
  wire [3:0] n236_o;
  wire [53:0] n237_o;
  wire [21:0] n238_o;
  wire n239_o;
  wire [3:0] n240_o;
  wire [53:0] n242_o;
  wire [21:0] n243_o;
  wire n244_o;
  wire [31:0] mem_block1_memi0_do_o;
  wire [8:0] n245_o;
  wire [53:0] n246_o;
  wire [31:0] n247_o;
  wire [31:0] mem_block2_mem_dat;
  wire [3:0] mem_block2_mem_we;
  wire mem_block2_mem_en;
  wire [53:0] n249_o;
  wire [21:0] n250_o;
  wire [3:0] n251_o;
  wire [53:0] n252_o;
  wire [21:0] n253_o;
  wire n254_o;
  wire [3:0] n255_o;
  wire [53:0] n257_o;
  wire [21:0] n258_o;
  wire n259_o;
  wire [31:0] mem_block2_memi0_do_o;
  wire [8:0] n260_o;
  wire [53:0] n261_o;
  wire [31:0] n262_o;
  wire [95:0] n264_o;
  wire [161:0] n266_o;
  wire [95:0] n267_o;
  assign agent_txreq_o_av = n110_o;
  assign agent_txreq_o_data = n111_o;
  assign agent_txreq_o_comm = n112_o;
  assign agent_txreq_o_we = n113_o;
  assign agent_rxreq_o_re = n116_o;
  assign agent_msg_txreq_o_av = n119_o;
  assign agent_msg_txreq_o_data = n120_o;
  assign agent_msg_txreq_o_comm = n121_o;
  assign agent_msg_txreq_o_we = n122_o;
  assign agent_msg_rxreq_o_re = n125_o;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:214:30  */
  assign n110_o = n156_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:212:30  */
  assign n111_o = n156_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:174:32  */
  assign n112_o = n156_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:172:32  */
  assign n113_o = n156_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:170:32  */
  assign n114_o = {agent_txrsp_i_almost_full, agent_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:119:31  */
  assign n116_o = hibi_dmai0_agent_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:117:31  */
  assign n117_o = {agent_rxrsp_i_almost_empty, agent_rxrsp_i_empty, agent_rxrsp_i_comm, agent_rxrsp_i_data, agent_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:113:31  */
  assign n119_o = n166_o[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:112:31  */
  assign n120_o = n166_o[32:1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:111:31  */
  assign n121_o = n166_o[37:33];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:110:31  */
  assign n122_o = n166_o[38];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:109:31  */
  assign n123_o = {agent_msg_txrsp_i_almost_full, agent_msg_txrsp_i_full};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:88:30  */
  assign n125_o = hibi_dmai0_agent_msg_rxreq_o_re;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:86:30  */
  assign n126_o = {agent_msg_rxrsp_i_almost_empty, agent_msg_rxrsp_i_empty, agent_msg_rxrsp_i_comm, agent_msg_rxrsp_i_data, agent_msg_rxrsp_i_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:49:10  */
  assign imem = n128_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:50:10  */
  assign dmem = n264_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:51:10  */
  assign wait_n = n133_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:53:10  */
  assign corei0_imem = n134_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:54:10  */
  assign corei0_dmem = n137_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:119:42  */
  assign corei0_fsl_sel = corei0_fsl_sel_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:56:10  */
  assign corei0_fsl_req = n142_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:58:10  */
  assign dma_mem_rsp = n145_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:59:10  */
  assign hibi_dmai0_mem_req = n153_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:62:10  */
  assign fsl_rsp = hibi_dmai0_fsl_rsp; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:63:10  */
  assign hibi_dmai0_fsl_rsp = n151_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:65:10  */
  assign xbar_mst_req = n266_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:66:10  */
  assign xbar_slv_rsp = n267_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:67:10  */
  assign xbari0_mst_rsp = xbari0_xbar_mst_rsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:68:10  */
  assign xbari0_slv_req = xbari0_xbar_slv_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:69:10  */
  assign xbari0_wait_req = xbari0_wait_req_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:77:33  */
  assign n127_o = xbari0_mst_rsp[95:64];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:77:56  */
  assign n128_o = n127_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:78:33  */
  assign n129_o = xbari0_mst_rsp[63:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:78:56  */
  assign n130_o = n129_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:80:19  */
  assign n132_o = ~xbari0_wait_req;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:80:39  */
  assign n133_o = n132_o & core_en_i;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:82:3  */
  core_0_1_b853642463464a22d7f07599b9b0772d2c008fde corei0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(core_init_i),
    .irq_i(irq_i),
    .wait_n_i(wait_n),
    .imem_i_dat(n136_o),
    .dmem_i_scu(n139_o),
    .dmem_i_simd(n140_o),
    .fsl_rsp_i(fsl_rsp),
    .imem_o_adr(corei0_imem_o_adr),
    .imem_o_ena(corei0_imem_o_ena),
    .dmem_o_scu(corei0_dmem_o_scu),
    .dmem_o_simd(corei0_dmem_o_simd),
    .fsl_sel_o(corei0_fsl_sel_o),
    .fsl_req_o_blocking(corei0_fsl_req_o_blocking),
    .fsl_req_o_ctrl(corei0_fsl_req_o_ctrl),
    .fsl_req_o_wr(corei0_fsl_req_o_wr),
    .fsl_req_o_rd(corei0_fsl_req_o_rd),
    .fsl_req_o_data(corei0_fsl_req_o_data));
  assign n134_o = {corei0_imem_o_ena, corei0_imem_o_adr};
  assign n136_o = imem[31:0];
  assign n137_o = {corei0_dmem_o_simd, corei0_dmem_o_scu};
  assign n139_o = dmem[31:0];
  assign n140_o = dmem[95:32];
  assign n142_o = {corei0_fsl_req_o_data, corei0_fsl_req_o_rd, corei0_fsl_req_o_wr, corei0_fsl_req_o_ctrl, corei0_fsl_req_o_blocking};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:107:36  */
  assign n144_o = xbari0_mst_rsp[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:107:58  */
  assign n145_o = n144_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:109:3  */
  hibi_dma_wrapper_3 hibi_dmai0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(agent_en_i),
    .init_i(agent_init_i),
    .gpio_i(hart_id_i),
    .fsl_sel_i(corei0_fsl_sel),
    .fsl_req_i_blocking(n146_o),
    .fsl_req_i_ctrl(n147_o),
    .fsl_req_i_wr(n148_o),
    .fsl_req_i_rd(n149_o),
    .fsl_req_i_data(n150_o),
    .mem_rsp_i_dat(n155_o),
    .mem_wait_i(xbari0_wait_req),
    .agent_txrsp_i_full(n158_o),
    .agent_txrsp_i_almost_full(n159_o),
    .agent_rxrsp_i_av(n161_o),
    .agent_rxrsp_i_data(n162_o),
    .agent_rxrsp_i_comm(n163_o),
    .agent_rxrsp_i_empty(n164_o),
    .agent_rxrsp_i_almost_empty(n165_o),
    .agent_msg_txrsp_i_full(n168_o),
    .agent_msg_txrsp_i_almost_full(n169_o),
    .agent_msg_rxrsp_i_av(n171_o),
    .agent_msg_rxrsp_i_data(n172_o),
    .agent_msg_rxrsp_i_comm(n173_o),
    .agent_msg_rxrsp_i_empty(n174_o),
    .agent_msg_rxrsp_i_almost_empty(n175_o),
    .fsl_rsp_o_rdata(hibi_dmai0_fsl_rsp_o_rdata),
    .fsl_rsp_o_valid(hibi_dmai0_fsl_rsp_o_valid),
    .fsl_rsp_o_wait_req(hibi_dmai0_fsl_rsp_o_wait_req),
    .mem_req_o_adr(hibi_dmai0_mem_req_o_adr),
    .mem_req_o_we(hibi_dmai0_mem_req_o_we),
    .mem_req_o_ena(hibi_dmai0_mem_req_o_ena),
    .mem_req_o_dat(hibi_dmai0_mem_req_o_dat),
    .agent_txreq_o_av(hibi_dmai0_agent_txreq_o_av),
    .agent_txreq_o_data(hibi_dmai0_agent_txreq_o_data),
    .agent_txreq_o_comm(hibi_dmai0_agent_txreq_o_comm),
    .agent_txreq_o_we(hibi_dmai0_agent_txreq_o_we),
    .agent_rxreq_o_re(hibi_dmai0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(hibi_dmai0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(hibi_dmai0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(hibi_dmai0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(hibi_dmai0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(hibi_dmai0_agent_msg_rxreq_o_re));
  assign n146_o = corei0_fsl_req[0];
  assign n147_o = corei0_fsl_req[1];
  assign n148_o = corei0_fsl_req[2];
  assign n149_o = corei0_fsl_req[3];
  assign n150_o = corei0_fsl_req[35:4];
  assign n151_o = {hibi_dmai0_fsl_rsp_o_wait_req, hibi_dmai0_fsl_rsp_o_valid, hibi_dmai0_fsl_rsp_o_rdata};
  assign n153_o = {hibi_dmai0_mem_req_o_dat, hibi_dmai0_mem_req_o_ena, hibi_dmai0_mem_req_o_we, hibi_dmai0_mem_req_o_adr};
  assign n155_o = dma_mem_rsp[31:0];
  assign n156_o = {hibi_dmai0_agent_txreq_o_we, hibi_dmai0_agent_txreq_o_comm, hibi_dmai0_agent_txreq_o_data, hibi_dmai0_agent_txreq_o_av};
  assign n158_o = n114_o[0];
  assign n159_o = n114_o[1];
  assign n161_o = n117_o[0];
  assign n162_o = n117_o[32:1];
  assign n163_o = n117_o[37:33];
  assign n164_o = n117_o[38];
  assign n165_o = n117_o[39];
  assign n166_o = {hibi_dmai0_agent_msg_txreq_o_we, hibi_dmai0_agent_msg_txreq_o_comm, hibi_dmai0_agent_msg_txreq_o_data, hibi_dmai0_agent_msg_txreq_o_av};
  assign n168_o = n123_o[0];
  assign n169_o = n123_o[1];
  assign n171_o = n126_o[0];
  assign n172_o = n126_o[32:1];
  assign n173_o = n126_o[37:33];
  assign n174_o = n126_o[38];
  assign n175_o = n126_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:138:92  */
  assign n177_o = corei0_imem[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:788:62  */
  assign n183_o = n177_o[15:2];
  assign n185_o = n184_o[15:14];
  assign n186_o = {n185_o, n183_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:141:63  */
  assign n189_o = corei0_imem[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:144:92  */
  assign n192_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:144:96  */
  assign n193_o = n192_o[47:32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/packs/rtl/core_pkg.vhd:788:62  */
  assign n199_o = n193_o[15:2];
  assign n201_o = n200_o[15:14];
  assign n202_o = {n201_o, n199_o};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:145:63  */
  assign n203_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:145:67  */
  assign n204_o = n203_o[51:48];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:146:63  */
  assign n205_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:146:67  */
  assign n206_o = n205_o[52];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:147:63  */
  assign n207_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:147:67  */
  assign n208_o = n207_o[53];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:148:63  */
  assign n209_o = corei0_dmem[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:148:67  */
  assign n210_o = n209_o[31:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:150:103  */
  assign n211_o = hibi_dmai0_mem_req[15:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:152:69  */
  assign n213_o = hibi_dmai0_mem_req[16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:153:69  */
  assign n214_o = hibi_dmai0_mem_req[17];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:154:69  */
  assign n215_o = hibi_dmai0_mem_req[49:18];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:159:3  */
  xbar_9_3_3 xbari0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(agent_en_i),
    .init_i(agent_init_i),
    .xbar_mst_req_i(xbar_mst_req),
    .xbar_slv_rsp_i(xbar_slv_rsp),
    .xbar_mst_rsp_o(xbari0_xbar_mst_rsp_o),
    .xbar_slv_req_o(xbari0_xbar_slv_req_o),
    .wait_req_o(xbari0_wait_req_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:181:12  */
  assign mem_block0_mem_dat = mem_block0_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:182:12  */
  assign mem_block0_mem_we = n225_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:183:12  */
  assign mem_block0_mem_en = n229_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:29  */
  assign n219_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:52  */
  assign n220_o = n219_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:57  */
  assign n221_o = n220_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:80  */
  assign n222_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:103  */
  assign n223_o = n222_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:108  */
  assign n224_o = n223_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:185:61  */
  assign n225_o = n224_o ? n221_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:29  */
  assign n227_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:33  */
  assign n228_o = n227_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:186:38  */
  assign n229_o = n228_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:188:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block0_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block0_mem_we),
    .en_i(mem_block0_mem_en),
    .addr_i(n230_o),
    .di_i(n232_o),
    .do_o(mem_block0_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:197:65  */
  assign n230_o = xbari0_slv_req[116:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:198:33  */
  assign n231_o = xbari0_slv_req[161:108];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:198:56  */
  assign n232_o = n231_o[53:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:209:12  */
  assign mem_block1_mem_dat = mem_block1_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:210:12  */
  assign mem_block1_mem_we = n240_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:211:12  */
  assign mem_block1_mem_en = n244_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:29  */
  assign n234_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:52  */
  assign n235_o = n234_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:57  */
  assign n236_o = n235_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:80  */
  assign n237_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:103  */
  assign n238_o = n237_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:108  */
  assign n239_o = n238_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:213:61  */
  assign n240_o = n239_o ? n236_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:29  */
  assign n242_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:52  */
  assign n243_o = n242_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:214:57  */
  assign n244_o = n243_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:216:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block1_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block1_mem_we),
    .en_i(mem_block1_mem_en),
    .addr_i(n245_o),
    .di_i(n247_o),
    .do_o(mem_block1_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:225:65  */
  assign n245_o = xbari0_slv_req[62:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:226:33  */
  assign n246_o = xbari0_slv_req[107:54];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:226:56  */
  assign n247_o = n246_o[53:22];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:237:12  */
  assign mem_block2_mem_dat = mem_block2_memi0_do_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:238:12  */
  assign mem_block2_mem_we = n255_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:239:12  */
  assign mem_block2_mem_en = n259_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:29  */
  assign n249_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:52  */
  assign n250_o = n249_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:57  */
  assign n251_o = n250_o[19:16];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:80  */
  assign n252_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:103  */
  assign n253_o = n252_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:108  */
  assign n254_o = n253_o[20];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:241:61  */
  assign n255_o = n254_o ? n251_o : 4'b0000;
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:29  */
  assign n257_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:52  */
  assign n258_o = n257_o[21:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:242:57  */
  assign n259_o = n258_o[21];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:244:5  */
  sp_sync_mem_9_32_71f8e7976e4cbc4561c9d62fb283e7f788202acb mem_block2_memi0 (
    .clk_i(clk_i),
    .we_i(mem_block2_mem_we),
    .en_i(mem_block2_mem_en),
    .addr_i(n260_o),
    .di_i(n262_o),
    .do_o(mem_block2_memi0_do_o));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:253:65  */
  assign n260_o = xbari0_slv_req[8:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:254:33  */
  assign n261_o = xbari0_slv_req[53:0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/cpu.vhd:254:56  */
  assign n262_o = n261_o[53:22];
  assign n264_o = {64'b0000000000000000000000000000000000000000000000000000000000000000, n130_o};
  assign n266_o = {32'b00000000000000000000000000000000, n189_o, 1'b0, 4'b1111, n186_o, n210_o, n208_o, n206_o, n204_o, n202_o, n215_o, n214_o, n213_o, 4'b1111, n211_o};
  assign n267_o = {mem_block0_mem_dat, mem_block1_mem_dat, mem_block2_mem_dat};
endmodule

module msmp
  (input  clk_i,
   input  reset_n_i,
   input  [31:0] host_req_i_adr,
   input  [31:0] host_req_i_dat,
   input  host_req_i_we,
   input  [3:0] host_req_i_sel,
   input  host_req_i_stb,
   input  host_req_i_cyc,
   input  [37:0] pif_i,
   output [31:0] host_rsp_o_data,
   output host_rsp_o_ack,
   output [37:0] pif_o);
  wire [70:0] n0_o;
  wire [31:0] n2_o;
  wire n3_o;
  wire [3:0] agent_core_en;
  wire [3:0] agent_core_init;
  wire [3:0] agent_logic_en;
  wire [3:0] agent_logic_init;
  wire [116:0] agent_txreq;
  wire [5:0] agent_txrsp;
  wire [2:0] agent_rxreq;
  wire [119:0] agent_rxrsp;
  wire [116:0] agent_msg_txreq;
  wire [5:0] agent_msg_txrsp;
  wire [2:0] agent_msg_rxreq;
  wire [119:0] agent_msg_rxrsp;
  wire cpu_gen0_n1_cpui_agent_txreq_o_av;
  wire [31:0] cpu_gen0_n1_cpui_agent_txreq_o_data;
  wire [4:0] cpu_gen0_n1_cpui_agent_txreq_o_comm;
  wire cpu_gen0_n1_cpui_agent_txreq_o_we;
  wire cpu_gen0_n1_cpui_agent_rxreq_o_re;
  wire cpu_gen0_n1_cpui_agent_msg_txreq_o_av;
  wire [31:0] cpu_gen0_n1_cpui_agent_msg_txreq_o_data;
  wire [4:0] cpu_gen0_n1_cpui_agent_msg_txreq_o_comm;
  wire cpu_gen0_n1_cpui_agent_msg_txreq_o_we;
  wire cpu_gen0_n1_cpui_agent_msg_rxreq_o_re;
  localparam [15:0] n5_o = 16'b0000000000000000;
  wire n6_o;
  wire n7_o;
  localparam n8_o = 1'b0;
  wire n9_o;
  wire n10_o;
  wire [38:0] n11_o;
  wire [1:0] n13_o;
  wire n14_o;
  wire n15_o;
  wire [39:0] n17_o;
  wire n18_o;
  wire [31:0] n19_o;
  wire [4:0] n20_o;
  wire n21_o;
  wire n22_o;
  wire [38:0] n23_o;
  wire [1:0] n25_o;
  wire n26_o;
  wire n27_o;
  wire [39:0] n29_o;
  wire n30_o;
  wire [31:0] n31_o;
  wire [4:0] n32_o;
  wire n33_o;
  wire n34_o;
  wire [31:0] host_gen0_hosti0_wb_rsp_o_data;
  wire host_gen0_hosti0_wb_rsp_o_ack;
  wire [3:0] host_gen0_hosti0_agent_core_en_o;
  wire [3:0] host_gen0_hosti0_agent_core_init_o;
  wire [3:0] host_gen0_hosti0_agent_logic_en_o;
  wire [3:0] host_gen0_hosti0_agent_logic_init_o;
  wire host_gen0_hosti0_agent_txreq_o_av;
  wire [31:0] host_gen0_hosti0_agent_txreq_o_data;
  wire [4:0] host_gen0_hosti0_agent_txreq_o_comm;
  wire host_gen0_hosti0_agent_txreq_o_we;
  wire host_gen0_hosti0_agent_rxreq_o_re;
  wire host_gen0_hosti0_agent_msg_txreq_o_av;
  wire [31:0] host_gen0_hosti0_agent_msg_txreq_o_data;
  wire [4:0] host_gen0_hosti0_agent_msg_txreq_o_comm;
  wire host_gen0_hosti0_agent_msg_txreq_o_we;
  wire host_gen0_hosti0_agent_msg_rxreq_o_re;
  localparam n35_o = 1'b1;
  localparam n36_o = 1'b0;
  wire [31:0] n37_o;
  wire [31:0] n38_o;
  wire n39_o;
  wire [3:0] n40_o;
  wire n41_o;
  wire n42_o;
  wire [32:0] n43_o;
  wire [38:0] n49_o;
  wire [1:0] n51_o;
  wire n52_o;
  wire n53_o;
  wire [39:0] n55_o;
  wire n56_o;
  wire [31:0] n57_o;
  wire [4:0] n58_o;
  wire n59_o;
  wire n60_o;
  wire [38:0] n61_o;
  wire [1:0] n63_o;
  wire n64_o;
  wire n65_o;
  wire [39:0] n67_o;
  wire n68_o;
  wire [31:0] n69_o;
  wire [4:0] n70_o;
  wire n71_o;
  wire n72_o;
  wire mem_gen0_memi0_agent_txreq_o_av;
  wire [31:0] mem_gen0_memi0_agent_txreq_o_data;
  wire [4:0] mem_gen0_memi0_agent_txreq_o_comm;
  wire mem_gen0_memi0_agent_txreq_o_we;
  wire mem_gen0_memi0_agent_rxreq_o_re;
  wire mem_gen0_memi0_agent_msg_txreq_o_av;
  wire [31:0] mem_gen0_memi0_agent_msg_txreq_o_data;
  wire [4:0] mem_gen0_memi0_agent_msg_txreq_o_comm;
  wire mem_gen0_memi0_agent_msg_txreq_o_we;
  wire mem_gen0_memi0_agent_msg_rxreq_o_re;
  wire n73_o;
  wire n74_o;
  wire [38:0] n75_o;
  wire [1:0] n77_o;
  wire n78_o;
  wire n79_o;
  wire [39:0] n81_o;
  wire n82_o;
  wire [31:0] n83_o;
  wire [4:0] n84_o;
  wire n85_o;
  wire n86_o;
  wire [38:0] n87_o;
  wire [1:0] n89_o;
  wire n90_o;
  wire n91_o;
  wire [39:0] n93_o;
  wire n94_o;
  wire [31:0] n95_o;
  wire [4:0] n96_o;
  wire n97_o;
  wire n98_o;
  wire [5:0] hibi_segi0_agent_txrsp_o;
  wire [119:0] hibi_segi0_agent_rxrsp_o;
  wire [5:0] hibi_segi0_agent_msg_txrsp_o;
  wire [119:0] hibi_segi0_agent_msg_rxrsp_o;
  wire [116:0] n103_o;
  wire [2:0] n104_o;
  wire [116:0] n105_o;
  wire [2:0] n106_o;
  localparam [37:0] n108_o = 38'bZ;
  assign host_rsp_o_data = n2_o;
  assign host_rsp_o_ack = n3_o;
  assign pif_o = n108_o;
  assign n0_o = {host_req_i_cyc, host_req_i_stb, host_req_i_sel, host_req_i_we, host_req_i_dat, host_req_i_adr};
  assign n2_o = n43_o[31:0];
  assign n3_o = n43_o[32];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:50:10  */
  assign agent_core_en = host_gen0_hosti0_agent_core_en_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:51:10  */
  assign agent_core_init = host_gen0_hosti0_agent_core_init_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:52:10  */
  assign agent_logic_en = host_gen0_hosti0_agent_logic_en_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:53:10  */
  assign agent_logic_init = host_gen0_hosti0_agent_logic_init_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:55:10  */
  assign agent_txreq = n103_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:56:10  */
  assign agent_txrsp = hibi_segi0_agent_txrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:57:10  */
  assign agent_rxreq = n104_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:58:10  */
  assign agent_rxrsp = hibi_segi0_agent_rxrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:60:10  */
  assign agent_msg_txreq = n105_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:61:10  */
  assign agent_msg_txrsp = hibi_segi0_agent_msg_txrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:62:10  */
  assign agent_msg_rxreq = n106_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:63:10  */
  assign agent_msg_rxrsp = hibi_segi0_agent_msg_rxrsp_o; // (signal)
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:72:5  */
  cpu cpu_gen0_n1_cpui (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .hart_id_i(n5_o),
    .core_en_i(n6_o),
    .core_init_i(n7_o),
    .irq_i(n8_o),
    .agent_en_i(n9_o),
    .agent_init_i(n10_o),
    .agent_txrsp_i_full(n14_o),
    .agent_txrsp_i_almost_full(n15_o),
    .agent_rxrsp_i_av(n18_o),
    .agent_rxrsp_i_data(n19_o),
    .agent_rxrsp_i_comm(n20_o),
    .agent_rxrsp_i_empty(n21_o),
    .agent_rxrsp_i_almost_empty(n22_o),
    .agent_msg_txrsp_i_full(n26_o),
    .agent_msg_txrsp_i_almost_full(n27_o),
    .agent_msg_rxrsp_i_av(n30_o),
    .agent_msg_rxrsp_i_data(n31_o),
    .agent_msg_rxrsp_i_comm(n32_o),
    .agent_msg_rxrsp_i_empty(n33_o),
    .agent_msg_rxrsp_i_almost_empty(n34_o),
    .agent_txreq_o_av(cpu_gen0_n1_cpui_agent_txreq_o_av),
    .agent_txreq_o_data(cpu_gen0_n1_cpui_agent_txreq_o_data),
    .agent_txreq_o_comm(cpu_gen0_n1_cpui_agent_txreq_o_comm),
    .agent_txreq_o_we(cpu_gen0_n1_cpui_agent_txreq_o_we),
    .agent_rxreq_o_re(cpu_gen0_n1_cpui_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(cpu_gen0_n1_cpui_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(cpu_gen0_n1_cpui_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(cpu_gen0_n1_cpui_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(cpu_gen0_n1_cpui_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(cpu_gen0_n1_cpui_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:77:43  */
  assign n6_o = agent_core_en[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:78:45  */
  assign n7_o = agent_core_init[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:80:44  */
  assign n9_o = agent_logic_en[0];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:81:46  */
  assign n10_o = agent_logic_init[0];
  assign n11_o = {cpu_gen0_n1_cpui_agent_txreq_o_we, cpu_gen0_n1_cpui_agent_txreq_o_comm, cpu_gen0_n1_cpui_agent_txreq_o_data, cpu_gen0_n1_cpui_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:83:41  */
  assign n13_o = agent_txrsp[5:4];
  assign n14_o = n13_o[0];
  assign n15_o = n13_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:85:41  */
  assign n17_o = agent_rxrsp[119:80];
  assign n18_o = n17_o[0];
  assign n19_o = n17_o[32:1];
  assign n20_o = n17_o[37:33];
  assign n21_o = n17_o[38];
  assign n22_o = n17_o[39];
  assign n23_o = {cpu_gen0_n1_cpui_agent_msg_txreq_o_we, cpu_gen0_n1_cpui_agent_msg_txreq_o_comm, cpu_gen0_n1_cpui_agent_msg_txreq_o_data, cpu_gen0_n1_cpui_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:87:45  */
  assign n25_o = agent_msg_txrsp[5:4];
  assign n26_o = n25_o[0];
  assign n27_o = n25_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:89:45  */
  assign n29_o = agent_msg_rxrsp[119:80];
  assign n30_o = n29_o[0];
  assign n31_o = n29_o[32:1];
  assign n32_o = n29_o[37:33];
  assign n33_o = n29_o[38];
  assign n34_o = n29_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:98:5  */
  hibi_wishbone_bridge_wrapper_3 host_gen0_hosti0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .en_i(n35_o),
    .init_i(n36_o),
    .wb_req_i_adr(n37_o),
    .wb_req_i_dat(n38_o),
    .wb_req_i_we(n39_o),
    .wb_req_i_sel(n40_o),
    .wb_req_i_stb(n41_o),
    .wb_req_i_cyc(n42_o),
    .agent_txrsp_i_full(n52_o),
    .agent_txrsp_i_almost_full(n53_o),
    .agent_rxrsp_i_av(n56_o),
    .agent_rxrsp_i_data(n57_o),
    .agent_rxrsp_i_comm(n58_o),
    .agent_rxrsp_i_empty(n59_o),
    .agent_rxrsp_i_almost_empty(n60_o),
    .agent_msg_txrsp_i_full(n64_o),
    .agent_msg_txrsp_i_almost_full(n65_o),
    .agent_msg_rxrsp_i_av(n68_o),
    .agent_msg_rxrsp_i_data(n69_o),
    .agent_msg_rxrsp_i_comm(n70_o),
    .agent_msg_rxrsp_i_empty(n71_o),
    .agent_msg_rxrsp_i_almost_empty(n72_o),
    .wb_rsp_o_data(host_gen0_hosti0_wb_rsp_o_data),
    .wb_rsp_o_ack(host_gen0_hosti0_wb_rsp_o_ack),
    .agent_core_en_o(host_gen0_hosti0_agent_core_en_o),
    .agent_core_init_o(host_gen0_hosti0_agent_core_init_o),
    .agent_logic_en_o(host_gen0_hosti0_agent_logic_en_o),
    .agent_logic_init_o(host_gen0_hosti0_agent_logic_init_o),
    .agent_txreq_o_av(host_gen0_hosti0_agent_txreq_o_av),
    .agent_txreq_o_data(host_gen0_hosti0_agent_txreq_o_data),
    .agent_txreq_o_comm(host_gen0_hosti0_agent_txreq_o_comm),
    .agent_txreq_o_we(host_gen0_hosti0_agent_txreq_o_we),
    .agent_rxreq_o_re(host_gen0_hosti0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(host_gen0_hosti0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(host_gen0_hosti0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(host_gen0_hosti0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(host_gen0_hosti0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(host_gen0_hosti0_agent_msg_rxreq_o_re));
  assign n37_o = n0_o[31:0];
  assign n38_o = n0_o[63:32];
  assign n39_o = n0_o[64];
  assign n40_o = n0_o[68:65];
  assign n41_o = n0_o[69];
  assign n42_o = n0_o[70];
  assign n43_o = {host_gen0_hosti0_wb_rsp_o_ack, host_gen0_hosti0_wb_rsp_o_data};
  assign n49_o = {host_gen0_hosti0_agent_txreq_o_we, host_gen0_hosti0_agent_txreq_o_comm, host_gen0_hosti0_agent_txreq_o_data, host_gen0_hosti0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:114:42  */
  assign n51_o = agent_txrsp[1:0];
  assign n52_o = n51_o[0];
  assign n53_o = n51_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:116:42  */
  assign n55_o = agent_rxrsp[39:0];
  assign n56_o = n55_o[0];
  assign n57_o = n55_o[32:1];
  assign n58_o = n55_o[37:33];
  assign n59_o = n55_o[38];
  assign n60_o = n55_o[39];
  assign n61_o = {host_gen0_hosti0_agent_msg_txreq_o_we, host_gen0_hosti0_agent_msg_txreq_o_comm, host_gen0_hosti0_agent_msg_txreq_o_data, host_gen0_hosti0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:118:46  */
  assign n63_o = agent_msg_txrsp[1:0];
  assign n64_o = n63_o[0];
  assign n65_o = n63_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:120:46  */
  assign n67_o = agent_msg_rxrsp[39:0];
  assign n68_o = n67_o[0];
  assign n69_o = n67_o[32:1];
  assign n70_o = n67_o[37:33];
  assign n71_o = n67_o[38];
  assign n72_o = n67_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:159:5  */
  hibi_mem_wrapper_3 mem_gen0_memi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .init_i(n73_o),
    .en_i(n74_o),
    .agent_txrsp_i_full(n78_o),
    .agent_txrsp_i_almost_full(n79_o),
    .agent_rxrsp_i_av(n82_o),
    .agent_rxrsp_i_data(n83_o),
    .agent_rxrsp_i_comm(n84_o),
    .agent_rxrsp_i_empty(n85_o),
    .agent_rxrsp_i_almost_empty(n86_o),
    .agent_msg_txrsp_i_full(n90_o),
    .agent_msg_txrsp_i_almost_full(n91_o),
    .agent_msg_rxrsp_i_av(n94_o),
    .agent_msg_rxrsp_i_data(n95_o),
    .agent_msg_rxrsp_i_comm(n96_o),
    .agent_msg_rxrsp_i_empty(n97_o),
    .agent_msg_rxrsp_i_almost_empty(n98_o),
    .agent_txreq_o_av(mem_gen0_memi0_agent_txreq_o_av),
    .agent_txreq_o_data(mem_gen0_memi0_agent_txreq_o_data),
    .agent_txreq_o_comm(mem_gen0_memi0_agent_txreq_o_comm),
    .agent_txreq_o_we(mem_gen0_memi0_agent_txreq_o_we),
    .agent_rxreq_o_re(mem_gen0_memi0_agent_rxreq_o_re),
    .agent_msg_txreq_o_av(mem_gen0_memi0_agent_msg_txreq_o_av),
    .agent_msg_txreq_o_data(mem_gen0_memi0_agent_msg_txreq_o_data),
    .agent_msg_txreq_o_comm(mem_gen0_memi0_agent_msg_txreq_o_comm),
    .agent_msg_txreq_o_we(mem_gen0_memi0_agent_msg_txreq_o_we),
    .agent_msg_rxreq_o_re(mem_gen0_memi0_agent_msg_rxreq_o_re));
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:166:46  */
  assign n73_o = agent_logic_en[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:167:48  */
  assign n74_o = agent_logic_init[1];
  assign n75_o = {mem_gen0_memi0_agent_txreq_o_we, mem_gen0_memi0_agent_txreq_o_comm, mem_gen0_memi0_agent_txreq_o_data, mem_gen0_memi0_agent_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:169:43  */
  assign n77_o = agent_txrsp[3:2];
  assign n78_o = n77_o[0];
  assign n79_o = n77_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:171:43  */
  assign n81_o = agent_rxrsp[79:40];
  assign n82_o = n81_o[0];
  assign n83_o = n81_o[32:1];
  assign n84_o = n81_o[37:33];
  assign n85_o = n81_o[38];
  assign n86_o = n81_o[39];
  assign n87_o = {mem_gen0_memi0_agent_msg_txreq_o_we, mem_gen0_memi0_agent_msg_txreq_o_comm, mem_gen0_memi0_agent_msg_txreq_o_data, mem_gen0_memi0_agent_msg_txreq_o_av};
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:173:47  */
  assign n89_o = agent_msg_txrsp[3:2];
  assign n90_o = n89_o[0];
  assign n91_o = n89_o[1];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:175:47  */
  assign n93_o = agent_msg_rxrsp[79:40];
  assign n94_o = n93_o[0];
  assign n95_o = n93_o[32:1];
  assign n96_o = n93_o[37:33];
  assign n97_o = n93_o[38];
  assign n98_o = n93_o[39];
  /* /home/deboehse/VLSI/projects/microsimd/vhdl/microsimd/designs/MPSoC/rtl/msmp.vhd:182:3  */
  hibi_seg_r1_6_16_32_5_6_1_1_0_0_8_8_8_8_40_1_0_0_1_0_0_0_3_0 hibi_segi0 (
    .clk_i(clk_i),
    .reset_n_i(reset_n_i),
    .agent_txreq_i(agent_txreq),
    .agent_rxreq_i(agent_rxreq),
    .agent_msg_txreq_i(agent_msg_txreq),
    .agent_msg_rxreq_i(agent_msg_rxreq),
    .agent_txrsp_o(hibi_segi0_agent_txrsp_o),
    .agent_rxrsp_o(hibi_segi0_agent_rxrsp_o),
    .agent_msg_txrsp_o(hibi_segi0_agent_msg_txrsp_o),
    .agent_msg_rxrsp_o(hibi_segi0_agent_msg_rxrsp_o));
  assign n103_o = {n11_o, n75_o, n49_o};
  assign n104_o = {cpu_gen0_n1_cpui_agent_rxreq_o_re, mem_gen0_memi0_agent_rxreq_o_re, host_gen0_hosti0_agent_rxreq_o_re};
  assign n105_o = {n23_o, n87_o, n61_o};
  assign n106_o = {cpu_gen0_n1_cpui_agent_msg_rxreq_o_re, mem_gen0_memi0_agent_msg_rxreq_o_re, host_gen0_hosti0_agent_msg_rxreq_o_re};
endmodule

