#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa729c0d160 .scope module, "Regfile" "Regfile" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "Read_addr_1"
    .port_info 3 /INPUT 5 "Read_addr_2"
    .port_info 4 /OUTPUT 32 "Read_data_1"
    .port_info 5 /OUTPUT 32 "Read_data_2"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 5 "Write_addr"
    .port_info 8 /INPUT 32 "Write_data"
P_0x7fa729c03ad0 .param/l "bit_size" 0 2 13, +C4<00000000000000000000000000100000>;
o0x105871008 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa729c0d470_0 .net "Read_addr_1", 4 0, o0x105871008;  0 drivers
o0x105871038 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa729c1d230_0 .net "Read_addr_2", 4 0, o0x105871038;  0 drivers
v0x7fa729c1d2e0_0 .var "Read_data_1", 31 0;
v0x7fa729c1d3a0_0 .var "Read_data_2", 31 0;
v0x7fa729c1d450 .array "RegMemory", 31 0, 31 0;
o0x1058710c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa729c1d530_0 .net "RegWrite", 0 0, o0x1058710c8;  0 drivers
o0x1058710f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa729c1d5d0_0 .net "Write_addr", 4 0, o0x1058710f8;  0 drivers
o0x105871128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa729c1d680_0 .net "Write_data", 31 0, o0x105871128;  0 drivers
v0x7fa729c1d730_0 .net *"_s11", 31 0, L_0x7fa729c1e190;  1 drivers
v0x7fa729c1d840_0 .net *"_s13", 6 0, L_0x7fa729c1e270;  1 drivers
L_0x1058a3050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa729c1d8f0_0 .net *"_s16", 1 0, L_0x1058a3050;  1 drivers
v0x7fa729c1d9a0_0 .net *"_s2", 31 0, L_0x7fa729c1dff0;  1 drivers
v0x7fa729c1da50_0 .net *"_s4", 6 0, L_0x7fa729c1e090;  1 drivers
L_0x1058a3008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa729c1db00_0 .net *"_s7", 1 0, L_0x1058a3008;  1 drivers
o0x105871278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa729c1dbb0_0 .net "clk", 0 0, o0x105871278;  0 drivers
v0x7fa729c1dc50_0 .var/i "i", 31 0;
v0x7fa729c1dd00_0 .var/i "j", 31 0;
o0x105871308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa729c1de90_0 .net "rst", 0 0, o0x105871308;  0 drivers
E_0x7fa729c03b10/0 .event negedge, v0x7fa729c1de90_0;
E_0x7fa729c03b10/1 .event posedge, v0x7fa729c1dbb0_0;
E_0x7fa729c03b10 .event/or E_0x7fa729c03b10/0, E_0x7fa729c03b10/1;
E_0x7fa729c045a0 .event edge, L_0x7fa729c1e190, v0x7fa729c1d230_0;
E_0x7fa729c03cd0 .event edge, L_0x7fa729c1dff0, v0x7fa729c0d470_0;
L_0x7fa729c1dff0 .array/port v0x7fa729c1d450, L_0x7fa729c1e090;
L_0x7fa729c1e090 .concat [ 5 2 0 0], o0x105871008, L_0x1058a3008;
L_0x7fa729c1e190 .array/port v0x7fa729c1d450, L_0x7fa729c1e270;
L_0x7fa729c1e270 .concat [ 5 2 0 0], o0x105871038, L_0x1058a3050;
    .scope S_0x7fa729c0d160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa729c1dc50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fa729c1dc50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa729c1dd00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fa729c1dd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fa729c1dc50_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x7fa729c1dd00_0;
    %flag_or 4, 8;
    %store/vec4a v0x7fa729c1d450, 4, 5;
    %load/vec4 v0x7fa729c1dd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa729c1dd00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x7fa729c1dc50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa729c1dc50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fa729c0d160;
T_1 ;
    %wait E_0x7fa729c03cd0;
    %load/vec4 v0x7fa729c0d470_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa729c1d2e0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa729c0d470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa729c1d450, 4;
    %store/vec4 v0x7fa729c1d2e0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa729c0d160;
T_2 ;
    %wait E_0x7fa729c045a0;
    %load/vec4 v0x7fa729c1d230_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa729c1d3a0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa729c1d230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa729c1d450, 4;
    %store/vec4 v0x7fa729c1d3a0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa729c0d160;
T_3 ;
    %wait E_0x7fa729c03b10;
    %load/vec4 v0x7fa729c1d530_0;
    %load/vec4 v0x7fa729c1d5d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa729c1d680_0;
    %load/vec4 v0x7fa729c1d5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa729c1d450, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Regfile.v";
