<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="rom_read_auto_pc_0_synth_1" LaunchDir="C:/Users/bop/Documents/GitHub/FPGA/ROM_test/ROM_test.runs/rom_read_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rom_read_processing_system7_0_0_synth_1" LaunchDir="C:/Users/bop/Documents/GitHub/FPGA/ROM_test/ROM_test.runs/rom_read_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rom_read_ROM_0_0_synth_1" LaunchDir="C:/Users/bop/Documents/GitHub/FPGA/ROM_test/ROM_test.runs/rom_read_ROM_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rom_read_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/bop/Documents/GitHub/FPGA/ROM_test/ROM_test.runs/rom_read_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rom_read_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/Users/bop/Documents/GitHub/FPGA/ROM_test/ROM_test.runs/rom_read_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/bop/Documents/GitHub/FPGA/ROM_test/ROM_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="rom_read_auto_pc_0_synth_1"/>
		<Parent Id="rom_read_processing_system7_0_0_synth_1"/>
		<Parent Id="rom_read_ROM_0_0_synth_1"/>
		<Parent Id="rom_read_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="rom_read_rst_ps7_0_100M_0_synth_1"/>
	</Run>
</Runs>

