/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _00_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z };
  assign out_data[9:0] = _00_;
  assign celloutsig_0_0z = ! in_data[13:5];
  assign celloutsig_0_5z = ! in_data[82:77];
  assign celloutsig_0_6z = ! { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_7z = ! { in_data[21:19], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_8z = ! { in_data[48:44], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_0z = ! in_data[155:141];
  assign celloutsig_1_1z = ! { in_data[160:157], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ! in_data[114:106];
  assign celloutsig_0_1z = ! in_data[15:8];
  assign celloutsig_1_3z = ! { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = ! { in_data[113:108], celloutsig_1_1z };
  assign celloutsig_1_5z = ! { in_data[150:118], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_6z = ! { in_data[119:116], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = ! { in_data[143:122], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = ! { in_data[156], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = ! { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_10z = ! { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_11z = ! { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_12z = ! { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_2z = ! in_data[83:81];
  assign celloutsig_1_13z = ! { in_data[167:152], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_16z = ! { in_data[152:151], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_17z = ! { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_18z = ! { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = ! { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_3z = ! in_data[26:16];
  assign celloutsig_0_4z = ! { in_data[95:91], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
