library verilog;
use verilog.vl_types.all;
entity path_math_tb is
end path_math_tb;
