ila_yunkun.v,verilog,xil_defaultlib,../../../../project_yunkun.gen/sources_1/ip/ila_yunkun/sim/ila_yunkun.v,incdir="../../../../project_yunkun.gen/sources_1/ip/ila_yunkun/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
