project:
  title:        "I2C to SPI Bridge"
  author:       "vermiscore"
  discord:      ""
  description:  "Bidirectional I2C<->SPI protocol bridge chip"
  language:     "Verilog"
  clock_hz:     100000000
  tiles: "1x1"
  top_module:  "tt_um_i2c_spi_bridge"
  source_files:
    - "project.v"
    - "top_bridge.v"
    - "i2c_slave.v"
    - "i2c_master.v"
    - "spi_master.v"
    - "spi_slave.v"
    - "fifo_buffer.v"
pinout:
  ui[0]: "I2C SCL in (slave)"
  ui[1]: ""
  ui[2]: "SPI SCK in (slave)"
  ui[3]: "SPI MOSI in (slave)"
  ui[4]: "SPI CS_N in (slave)"
  ui[5]: "SPI MISO in (from master device)"
  ui[6]: ""
  ui[7]: ""
  uo[0]: "I2C SCL out (master)"
  uo[1]: "SPI SCK out (master)"
  uo[2]: "SPI MOSI out (master)"
  uo[3]: "SPI CS_N out (master)"
  uo[4]: "SPI MISO out (slave)"
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""
  uio[0]: "I2C SDA (slave, bidirectional)"
  uio[1]: "I2C SDA (master, bidirectional)"
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""
yaml_version: 6
