/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:1.1-70.10" *)
module decade(redled, yellowled, greenled, \num(0) , \num(1) , \num(2) , \num(3) , \num1(0) , \num1(1) , \num1(2) , \num1(3) , x);
  wire _00_;
  (* init = 1'h0 *)
  wire _01_;
  (* init = 1'h0 *)
  wire _02_;
  (* init = 1'h0 *)
  wire _03_;
  (* init = 1'h0 *)
  wire _04_;
  (* init = 1'h0 *)
  wire _05_;
  (* init = 1'h0 *)
  wire _06_;
  (* init = 1'h0 *)
  wire _07_;
  (* init = 1'h0 *)
  wire _08_;
  wire _09_;
  wire _10_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:9.6-9.9" *)
  wire clk;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:4.6-4.8" *)
  wire d1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire d1_dffe_Q_D;
  wire d1_dffe_Q_D_mux4x0_Q_S0;
  wire d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1;
  wire d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire \d1_dffe_Q_EN(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire \d1_dffe_Q_EN(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire \d1_dffe_Q_EN(26) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:4.9-4.11" *)
  wire d2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(10) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(11) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(12) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(13) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(14) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(15) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(16) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(17) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(18) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(19) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(20) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(21) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(22) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(23) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(24) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(25) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(26) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(4) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(5) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(6) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(7) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(8) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(9) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_10_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_11_I0;
  wire delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_12_I0;
  wire delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1;
  wire delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_13_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_14_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_15_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_16_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_17_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_18_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_19_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_1_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_20_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_21_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_22_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_23_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_2_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_3_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_4_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_5_I0;
  wire delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_6_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_7_I0;
  wire delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_8_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1;
  wire delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_9_I0;
  wire delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:2.25-2.33" *)
  output greenled;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(3) ;
  wire num1_dffe_Q_1_EN;
  wire num1_dffe_Q_2_EN;
  wire num1_dffe_Q_3_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(3) ;
  wire num1_dffe_Q_D_LUT2_O_1_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:47.19-47.28" *)
  wire num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1;
  wire num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:58.10-58.17|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num1_dffe_Q_D_LUT3_O_I2;
  wire num1_dffe_Q_EN;
  wire num1_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire num_dff_Q_D_LUT4_O_1_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire num_dff_Q_D_LUT4_O_2_I2;
  wire num_dff_Q_D_LUT4_O_I0;
  wire num_dff_Q_D_LUT4_O_I0_LUT3_O_I2;
  wire num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1;
  wire num_dff_Q_D_LUT4_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I2;
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O;
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I3;
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire num_dff_Q_D_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dff_Q_D_LUT4_O_I2_LUT2_O_I1;
  (* init = 1'h0 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:9.10-9.12" *)
  wire q1;
  wire q1_dffe_Q_EN;
  (* init = 1'h0 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:9.13-9.15" *)
  wire q2;
  wire q2_dffe_Q_EN;
  wire q2_dffe_Q_EN_LUT3_O_I0;
  wire q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(3) ;
  wire q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:47.34-47.41" *)
  wire q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:2.8-2.14" *)
  output redled;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:3.7-3.8" *)
  input x;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:42.9-42.15" *)
  wire x_LUT2_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:41.9-41.36" *)
  wire x_LUT3_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:2.15-2.24" *)
  output yellowled;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire yellowled_dffe_Q_D;
  logic_0 _11_ (
    .a(\d1_dffe_Q_EN(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_00_),
    .P(greenled)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(_01_),
    .P(\num(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(_05_),
    .P(\num1(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X32Y3"),
    .IO_PAD("54"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .A(_06_),
    .P(\num1(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X34Y3"),
    .IO_PAD("53"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .A(_07_),
    .P(\num1(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X34Y32"),
    .IO_PAD("40"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .A(_08_),
    .P(\num1(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .A(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .P(\num(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .A(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .P(\num(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _20_ (
    .A(_04_),
    .P(\num(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _21_ (
    .A(_09_),
    .P(redled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X32Y32"),
    .IO_PAD("42"),
    .IO_TYPE("BIDIR")
  ) _22_ (
    .P(x),
    .Q(_10_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _23_ (
    .A(d2),
    .P(yellowled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe d1_dffe_Q (
    .CLK(clk),
    .D(d1_dffe_Q_D),
    .EN(\d1_dffe_Q_EN(26) ),
    .Q(d1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 d1_dffe_Q_D_mux4x0_Q (
    .A(d1),
    .B(x_LUT3_I0_O),
    .C(x_LUT3_I0_O),
    .D(d1),
    .Q(d1_dffe_Q_D),
    .S0(d1_dffe_Q_D_mux4x0_Q_S0),
    .S1(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O (
    .I0(d2),
    .I1(d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1),
    .I2(num1_dffe_Q_D_LUT2_O_1_I1),
    .O(d1_dffe_Q_D_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O (
    .I0(d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0),
    .I1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .I2(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .O(d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O (
    .I0(_04_),
    .I1(_01_),
    .O(d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) d1_dffe_Q_EN_LUT2_O (
    .I0(num_dff_Q_D_LUT4_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I1),
    .O(\d1_dffe_Q_EN(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q (
    .CLK(clk),
    .D(\d1_dffe_Q_EN(1) ),
    .Q(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_1 (
    .CLK(clk),
    .D(\d1_dffe_Q_EN(1) ),
    .Q(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_10 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(16) ),
    .Q(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_11 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(15) ),
    .Q(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_12 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(14) ),
    .Q(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_13 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(13) ),
    .Q(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_14 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(12) ),
    .Q(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_15 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(11) ),
    .Q(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_16 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(10) ),
    .Q(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_17 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(9) ),
    .Q(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_18 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(8) ),
    .Q(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_19 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(7) ),
    .Q(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_2 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(24) ),
    .Q(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_20 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(6) ),
    .Q(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_21 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(5) ),
    .Q(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_22 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(4) ),
    .Q(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_23 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(3) ),
    .Q(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_24 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(2) ),
    .Q(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_25 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(1) ),
    .Q(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_26 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(0) ),
    .Q(\d1_dffe_Q_EN(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_3 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(23) ),
    .Q(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_4 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(22) ),
    .Q(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_5 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(21) ),
    .Q(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_6 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(20) ),
    .Q(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_7 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(19) ),
    .Q(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_8 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(18) ),
    .Q(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff delay_dff_Q_9 (
    .CLK(clk),
    .D(\delay_dff_Q_9_D(17) ),
    .Q(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O (
    .I0(delay_dff_Q_9_D_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_1 (
    .I0(delay_dff_Q_9_D_LUT3_O_1_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_10 (
    .I0(delay_dff_Q_9_D_LUT3_O_10_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O (
    .I0(\delay(14) ),
    .I1(\delay(13) ),
    .I2(delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_11 (
    .I0(delay_dff_Q_9_D_LUT3_O_11_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O (
    .I0(\delay(13) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .O(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_12 (
    .I0(delay_dff_Q_9_D_LUT3_O_12_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hd555)
  ) delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0 (
    .I0(delay_dff_Q_9_D_LUT3_O_12_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1),
    .I2(\delay(11) ),
    .I3(\delay(10) ),
    .O(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6eee)
  ) delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O (
    .I0(\delay(8) ),
    .I1(\delay(9) ),
    .I2(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O),
    .I3(\delay(7) ),
    .O(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O (
    .I0(\delay(12) ),
    .I1(\delay(11) ),
    .I2(\delay(10) ),
    .I3(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_12_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_13 (
    .I0(delay_dff_Q_9_D_LUT3_O_13_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O (
    .I0(\delay(11) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_13_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_14 (
    .I0(delay_dff_Q_9_D_LUT3_O_14_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_14_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_15 (
    .I0(delay_dff_Q_9_D_LUT3_O_15_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_15_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_16 (
    .I0(delay_dff_Q_9_D_LUT3_O_16_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O (
    .I0(\delay(8) ),
    .I1(delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_16_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_17 (
    .I0(delay_dff_Q_9_D_LUT3_O_17_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O (
    .I0(\delay(7) ),
    .I1(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_17_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_18 (
    .I0(delay_dff_Q_9_D_LUT3_O_18_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_18_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_19 (
    .I0(delay_dff_Q_9_D_LUT3_O_19_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O (
    .I0(\delay(5) ),
    .I1(delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_19_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O),
    .O(delay_dff_Q_9_D_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_2 (
    .I0(delay_dff_Q_9_D_LUT3_O_2_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_20 (
    .I0(delay_dff_Q_9_D_LUT3_O_20_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O (
    .I0(\delay(4) ),
    .I1(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_20_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3 (
    .I0(\delay(6) ),
    .I1(\delay(5) ),
    .I2(\delay(4) ),
    .I3(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3 (
    .I0(\delay(9) ),
    .I1(\delay(8) ),
    .I2(\delay(7) ),
    .I3(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O),
    .O(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O (
    .I0(\delay(3) ),
    .I1(\delay(2) ),
    .I2(\delay(1) ),
    .I3(\d1_dffe_Q_EN(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_21 (
    .I0(delay_dff_Q_9_D_LUT3_O_21_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O (
    .I0(\delay(3) ),
    .I1(delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_21_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\d1_dffe_Q_EN(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_22 (
    .I0(delay_dff_Q_9_D_LUT3_O_22_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O (
    .I0(\delay(2) ),
    .I1(\delay(1) ),
    .I2(\d1_dffe_Q_EN(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_22_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_23 (
    .I0(delay_dff_Q_9_D_LUT3_O_23_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O (
    .I0(\delay(1) ),
    .I1(\d1_dffe_Q_EN(0) ),
    .O(delay_dff_Q_9_D_LUT3_O_23_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_24 (
    .I0(\d1_dffe_Q_EN(0) ),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O (
    .I0(\delay(22) ),
    .I1(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O),
    .O(delay_dff_Q_9_D_LUT3_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_3 (
    .I0(delay_dff_Q_9_D_LUT3_O_3_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .I2(delay_dff_Q_9_D_LUT3_O_4_I0),
    .O(delay_dff_Q_9_D_LUT3_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_4 (
    .I0(delay_dff_Q_9_D_LUT3_O_4_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O (
    .I0(\delay(20) ),
    .I1(\delay(19) ),
    .I2(\delay(18) ),
    .I3(delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_5 (
    .I0(delay_dff_Q_9_D_LUT3_O_5_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O (
    .I0(\delay(17) ),
    .I1(\delay(16) ),
    .I2(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1),
    .I3(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_6 (
    .I0(delay_dff_Q_9_D_LUT3_O_6_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_7 (
    .I0(delay_dff_Q_9_D_LUT3_O_7_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O (
    .I0(\delay(17) ),
    .I1(delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1),
    .O(delay_dff_Q_9_D_LUT3_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_8 (
    .I0(delay_dff_Q_9_D_LUT3_O_8_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O (
    .I0(\delay(16) ),
    .I1(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1),
    .I2(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2),
    .O(delay_dff_Q_9_D_LUT3_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .O(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O (
    .I0(\delay(13) ),
    .I1(\delay(10) ),
    .I2(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) delay_dff_Q_9_D_LUT3_O_9 (
    .I0(delay_dff_Q_9_D_LUT3_O_9_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h77f7)
  ) delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1 (
    .I0(delay_dff_Q_9_D_LUT3_O_10_I0),
    .I1(delay_dff_Q_9_D_LUT3_O_9_I0),
    .I2(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O),
    .I3(delay_dff_Q_9_D_LUT3_O_11_I0),
    .O(num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O (
    .I0(\delay(15) ),
    .I1(\delay(14) ),
    .I2(\delay(13) ),
    .I3(delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O (
    .I0(\delay(10) ),
    .I1(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2),
    .I2(delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3),
    .O(delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h9555)
  ) delay_dff_Q_9_D_LUT3_O_I0_LUT4_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .I2(\delay(22) ),
    .I3(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O),
    .O(delay_dff_Q_9_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) greenled_LUT2_O (
    .I0(d1),
    .I1(d2),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe num1_dffe_Q (
    .CLK(clk),
    .D(\num1_dffe_Q_D(3) ),
    .EN(num1_dffe_Q_EN),
    .Q(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe num1_dffe_Q_1 (
    .CLK(clk),
    .D(\num1_dffe_Q_D(2) ),
    .EN(num1_dffe_Q_1_EN),
    .Q(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) num1_dffe_Q_1_EN_LUT3_O (
    .I0(num1_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(num1_dffe_Q_1_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe num1_dffe_Q_2 (
    .CLK(clk),
    .D(\num1_dffe_Q_D(1) ),
    .EN(num1_dffe_Q_2_EN),
    .Q(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) num1_dffe_Q_2_EN_LUT3_O (
    .I0(num1_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(num1_dffe_Q_2_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe num1_dffe_Q_3 (
    .CLK(clk),
    .D(\num1_dffe_Q_D(0) ),
    .EN(num1_dffe_Q_3_EN),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) num1_dffe_Q_3_EN_LUT3_O (
    .I0(num1_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(num1_dffe_Q_3_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) num1_dffe_Q_D_LUT2_O (
    .I0(_06_),
    .I1(_05_),
    .O(\num1_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) num1_dffe_Q_D_LUT2_O_1 (
    .I0(_05_),
    .I1(num1_dffe_Q_D_LUT2_O_1_I1),
    .O(\num1_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O (
    .I0(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0_O),
    .I1(num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1),
    .O(num1_dffe_Q_D_LUT2_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O (
    .I0(num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0),
    .I1(_06_),
    .I2(_05_),
    .O(num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O (
    .I0(_07_),
    .I1(_08_),
    .O(num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) num1_dffe_Q_D_LUT3_O (
    .I0(_08_),
    .I1(_07_),
    .I2(num1_dffe_Q_D_LUT3_O_I2),
    .O(\num1_dffe_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) num1_dffe_Q_D_LUT3_O_1 (
    .I0(_07_),
    .I1(num1_dffe_Q_D_LUT3_O_I2),
    .I2(num1_dffe_Q_D_LUT2_O_1_I1),
    .O(\num1_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num1_dffe_Q_D_LUT3_O_I2_LUT2_O (
    .I0(_06_),
    .I1(_05_),
    .O(num1_dffe_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) num1_dffe_Q_EN_LUT3_O (
    .I0(num1_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(num1_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) num1_dffe_Q_EN_LUT3_O_I0_LUT2_O (
    .I0(d2),
    .I1(q2_dffe_Q_EN_LUT3_O_I0),
    .O(num1_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q (
    .CLK(clk),
    .D(\num_dff_Q_D(3) ),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_1 (
    .CLK(clk),
    .D(\num_dff_Q_D(2) ),
    .Q(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_2 (
    .CLK(clk),
    .D(\num_dff_Q_D(1) ),
    .Q(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff num_dff_Q_3 (
    .CLK(clk),
    .D(\num_dff_Q_D(0) ),
    .Q(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf1e0)
  ) num_dff_Q_D_LUT4_O (
    .I0(num_dff_Q_D_LUT4_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I1),
    .I2(num_dff_Q_D_LUT4_O_I2),
    .I3(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(3) ),
    .O(\num_dff_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1f0e)
  ) num_dff_Q_D_LUT4_O_1 (
    .I0(num_dff_Q_D_LUT4_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I1),
    .I2(num_dff_Q_D_LUT4_O_1_I2),
    .I3(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(2) ),
    .O(\num_dff_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) num_dff_Q_D_LUT4_O_1_I2_LUT3_O (
    .I0(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .I1(_01_),
    .I2(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .O(num_dff_Q_D_LUT4_O_1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1f0e)
  ) num_dff_Q_D_LUT4_O_2 (
    .I0(num_dff_Q_D_LUT4_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I1),
    .I2(num_dff_Q_D_LUT4_O_2_I2),
    .I3(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(1) ),
    .O(\num_dff_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) num_dff_Q_D_LUT4_O_2_I2_LUT2_O (
    .I0(_01_),
    .I1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .O(num_dff_Q_D_LUT4_O_2_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1f0e)
  ) num_dff_Q_D_LUT4_O_3 (
    .I0(num_dff_Q_D_LUT4_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I1),
    .I2(_01_),
    .I3(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(0) ),
    .O(\num_dff_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07e)
  ) num_dff_Q_D_LUT4_O_I0_LUT3_O (
    .I0(\delay(26) ),
    .I1(\delay(25) ),
    .I2(num_dff_Q_D_LUT4_O_I0_LUT3_O_I2),
    .O(num_dff_Q_D_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O (
    .I0(\delay(22) ),
    .I1(num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1),
    .I2(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O),
    .O(num_dff_Q_D_LUT4_O_I0_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O (
    .I0(\delay(24) ),
    .I1(\delay(23) ),
    .O(num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1151)
  ) num_dff_Q_D_LUT4_O_I1_LUT4_O (
    .I0(delay_dff_Q_9_D_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I1_LUT4_O_I1),
    .I2(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2),
    .I3(num_dff_Q_D_LUT4_O_I1_LUT4_O_I3),
    .O(num_dff_Q_D_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h081)
  ) num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O (
    .I0(\delay(23) ),
    .I1(\delay(22) ),
    .I2(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O),
    .O(num_dff_Q_D_LUT4_O_I1_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O (
    .I0(\delay(21) ),
    .I1(\delay(20) ),
    .O(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2 (
    .I0(\delay(19) ),
    .I1(\delay(18) ),
    .I2(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2),
    .O(num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2202)
  ) num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O (
    .I0(delay_dff_Q_9_D_LUT3_O_5_I0),
    .I1(num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1),
    .I2(num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2),
    .I3(delay_dff_Q_9_D_LUT3_O_8_I0),
    .O(num_dff_Q_D_LUT4_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07e)
  ) num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O (
    .I0(\delay(18) ),
    .I1(\delay(17) ),
    .I2(delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1),
    .O(num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) num_dff_Q_D_LUT4_O_I2_LUT2_O (
    .I0(_04_),
    .I1(num_dff_Q_D_LUT4_O_I2_LUT2_O_I1),
    .O(num_dff_Q_D_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O (
    .I0(_01_),
    .I1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .I2(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .O(num_dff_Q_D_LUT4_O_I2_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q1_dffe_Q (
    .CLK(clk),
    .D(d1),
    .EN(q1_dffe_Q_EN),
    .Q(q1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) q1_dffe_Q_EN_LUT3_O (
    .I0(q2_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(q1_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe q2_dffe_Q (
    .CLK(clk),
    .D(d2),
    .EN(q2_dffe_Q_EN),
    .Q(q2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) q2_dffe_Q_EN_LUT3_O (
    .I0(q2_dffe_Q_EN_LUT3_O_I0),
    .I1(num_dff_Q_D_LUT4_O_I0),
    .I2(num_dff_Q_D_LUT4_O_I1),
    .O(q2_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) q2_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(d2),
    .I1(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1),
    .I2(num1_dffe_Q_D_LUT2_O_1_I1),
    .O(q2_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1 (
    .I0(_04_),
    .I1(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1),
    .O(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1 (
    .I0(_01_),
    .I1(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1),
    .O(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A (
    .A(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(3) ),
    .B(\d1_dffe_Q_EN(1) ),
    .C(\d1_dffe_Q_EN(1) ),
    .D(_04_),
    .Q(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(3) ),
    .S0(d1_dffe_Q_D_mux4x0_Q_S0),
    .S1(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1 (
    .A(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(0) ),
    .B(\d1_dffe_Q_EN(1) ),
    .C(\d1_dffe_Q_EN(1) ),
    .D(_01_),
    .Q(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(0) ),
    .S0(d1_dffe_Q_D_mux4x0_Q_S0),
    .S1(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q (
    .A(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .B(\d1_dffe_Q_EN(1) ),
    .C(\d1_dffe_Q_EN(1) ),
    .D(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .Q(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(2) ),
    .S0(d1_dffe_Q_D_mux4x0_Q_S0),
    .S1(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1 (
    .A(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .B(\d1_dffe_Q_EN(1) ),
    .C(\d1_dffe_Q_EN(1) ),
    .D(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .Q(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(1) ),
    .S0(d1_dffe_Q_D_mux4x0_Q_S0),
    .S1(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O (
    .I0(_04_),
    .I1(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1),
    .I2(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .O(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O (
    .I0(_01_),
    .I1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ),
    .O(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0 (
    .I0(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1),
    .I1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ),
    .I2(_04_),
    .O(q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) redled_LUT2_O (
    .I0(d1),
    .I1(d2),
    .O(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) x_LUT2_I0 (
    .I0(_10_),
    .I1(q2),
    .O(x_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) x_LUT3_I0 (
    .I0(_10_),
    .I1(q1),
    .I2(q2),
    .O(x_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe yellowled_dffe_Q (
    .CLK(clk),
    .D(yellowled_dffe_Q_D),
    .EN(\d1_dffe_Q_EN(26) ),
    .Q(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 yellowled_dffe_Q_D_mux4x0_Q (
    .A(d2),
    .B(x_LUT2_I0_O),
    .C(x_LUT2_I0_O),
    .D(d2),
    .Q(yellowled_dffe_Q_D),
    .S0(d1_dffe_Q_D_mux4x0_Q_S0),
    .S1(d2)
  );
  assign _03_ = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ;
  assign _02_ = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ;
endmodule
