

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Tue Apr 23 20:37:43 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        10|          5|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond3)
	3  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	17  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	7  / true
17 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.60>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)"   --->   Operation 18 'read' 'outcols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 19 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:56]   --->   Operation 20 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.60>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)"   --->   Operation 21 'read' 'innerdim_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [../../../../Downloads/WebModel.c:56]   --->   Operation 22 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:56]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 8.60>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p = phi i15 [ 0, %0 ], [ %p_1, %2 ]"   --->   Operation 24 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %p to i64" [../../../../Downloads/WebModel.c:56]   --->   Operation 25 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i64 %p_cast, %tmp" [../../../../Downloads/WebModel.c:56]   --->   Operation 26 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%p_1 = add i15 %p, 1" [../../../../Downloads/WebModel.c:56]   --->   Operation 27 'add' 'p_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [../../../../Downloads/WebModel.c:56]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [26000 x float]* %C, i64 0, i64 %p_cast" [../../../../Downloads/WebModel.c:57]   --->   Operation 29 'getelementptr' 'C_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %C_addr, align 4" [../../../../Downloads/WebModel.c:57]   --->   Operation 30 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:56]   --->   Operation 31 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i64 %outcols_read to i16" [../../../../Downloads/WebModel.c:68]   --->   Operation 32 'trunc' 'tmp_75' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%cast = zext i64 %outcols_read to i128"   --->   Operation 33 'zext' 'cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %outrows_read to i128"   --->   Operation 34 'zext' 'cast2' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 35 'mul' 'bound' <Predicate = (exitcond3)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %innerdim_read to i16" [../../../../Downloads/WebModel.c:69]   --->   Operation 36 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader" [../../../../Downloads/WebModel.c:64]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next, %5 ]"   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %.preheader4.preheader ], [ %j_cast_mid2_v, %5 ]" [../../../../Downloads/WebModel.c:64]   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %.preheader4.preheader ], [ %i_54, %5 ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.91ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound"   --->   Operation 42 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (4.56ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 43 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 4.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.preheader4"   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows_read" [../../../../Downloads/WebModel.c:67]   --->   Operation 45 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (2.99ns)   --->   "%j_s = add i64 1, %j" [../../../../Downloads/WebModel.c:64]   --->   Operation 46 'add' 'j_s' <Predicate = (!exitcond_flatten)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.83ns)   --->   "%j_cast_mid2_v = select i1 %exitcond2, i64 %j_s, i64 %j" [../../../../Downloads/WebModel.c:64]   --->   Operation 47 'select' 'j_cast_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i64 %j_cast_mid2_v to i16" [../../../../Downloads/WebModel.c:64]   --->   Operation 48 'trunc' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [26000 x float]* %d, i64 0, i64 %j_cast_mid2_v" [../../../../Downloads/WebModel.c:71]   --->   Operation 49 'getelementptr' 'd_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [../../../../Downloads/WebModel.c:71]   --->   Operation 50 'load' 'sum' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:81]   --->   Operation 51 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 52 [1/1] (0.83ns)   --->   "%i_mid2 = select i1 %exitcond2, i64 0, i64 %i" [../../../../Downloads/WebModel.c:67]   --->   Operation 52 'select' 'i_mid2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i64 %i_mid2 to i16" [../../../../Downloads/WebModel.c:67]   --->   Operation 53 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (6.35ns)   --->   "%outrowidx = mul i16 %tmp_78, %tmp_75" [../../../../Downloads/WebModel.c:68]   --->   Operation 54 'mul' 'outrowidx' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (6.35ns)   --->   "%inneridx = mul i16 %tmp_78, %tmp_76" [../../../../Downloads/WebModel.c:69]   --->   Operation 55 'mul' 'inneridx' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/2] (2.77ns)   --->   "%sum = load float* %d_addr, align 4" [../../../../Downloads/WebModel.c:71]   --->   Operation 56 'load' 'sum' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_6 : Operation 57 [1/1] (1.35ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:73]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 9.12>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %sum, %.preheader4 ], [ %sum_1, %4 ]"   --->   Operation 58 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.preheader4 ], [ %k_2, %4 ]"   --->   Operation 59 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim_read" [../../../../Downloads/WebModel.c:73]   --->   Operation 60 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (2.99ns)   --->   "%k_2 = add i64 %k, 1" [../../../../Downloads/WebModel.c:73]   --->   Operation 61 'add' 'k_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [../../../../Downloads/WebModel.c:73]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i64 %k to i16" [../../../../Downloads/WebModel.c:73]   --->   Operation 63 'trunc' 'tmp_79' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.84ns)   --->   "%sum7 = add i16 %tmp_79, %inneridx" [../../../../Downloads/WebModel.c:73]   --->   Operation 64 'add' 'sum7' <Predicate = (!exitcond)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sum7_cast = zext i16 %sum7 to i64" [../../../../Downloads/WebModel.c:73]   --->   Operation 65 'zext' 'sum7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [26000 x float]* %A, i64 0, i64 %sum7_cast" [../../../../Downloads/WebModel.c:75]   --->   Operation 66 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (2.77ns)   --->   "%A_load = load float* %A_addr, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 67 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_7 : Operation 68 [1/1] (2.82ns)   --->   "%tmp_s = mul i16 %tmp_79, %tmp_75" [../../../../Downloads/WebModel.c:75]   --->   Operation 68 'mul' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (3.53ns)   --->   "%sum3 = add i16 %tmp_s, %tmp_77" [../../../../Downloads/WebModel.c:75]   --->   Operation 69 'add' 'sum3' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sum3_cast = zext i16 %sum3 to i64" [../../../../Downloads/WebModel.c:75]   --->   Operation 70 'zext' 'sum3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%B_addr11 = getelementptr [26000 x float]* %B, i64 0, i64 %sum3_cast" [../../../../Downloads/WebModel.c:75]   --->   Operation 71 'getelementptr' 'B_addr11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr11, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 72 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 73 [1/2] (2.77ns)   --->   "%A_load = load float* %A_addr, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 73 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_8 : Operation 74 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr11, align 4" [../../../../Downloads/WebModel.c:75]   --->   Operation 74 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 9 <SV = 8> <Delay = 8.54>
ST_9 : Operation 75 [3/3] (8.54ns)   --->   "%tmp_12 = fmul float %A_load, %B_load" [../../../../Downloads/WebModel.c:75]   --->   Operation 75 'fmul' 'tmp_12' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.54>
ST_10 : Operation 76 [2/3] (8.54ns)   --->   "%tmp_12 = fmul float %A_load, %B_load" [../../../../Downloads/WebModel.c:75]   --->   Operation 76 'fmul' 'tmp_12' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.54>
ST_11 : Operation 77 [1/3] (8.54ns)   --->   "%tmp_12 = fmul float %A_load, %B_load" [../../../../Downloads/WebModel.c:75]   --->   Operation 77 'fmul' 'tmp_12' <Predicate = (!exitcond)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.51>
ST_12 : Operation 78 [5/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 78 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.51>
ST_13 : Operation 79 [4/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 79 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.51>
ST_14 : Operation 80 [3/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 80 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 81 [2/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 81 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../../../../Downloads/WebModel.c:73]   --->   Operation 82 'specregionbegin' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:74]   --->   Operation 83 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 84 [1/5] (6.51ns)   --->   "%sum_1 = fadd float %sum1, %tmp_12" [../../../../Downloads/WebModel.c:75]   --->   Operation 84 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32)" [../../../../Downloads/WebModel.c:76]   --->   Operation 85 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:73]   --->   Operation 86 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 4.61>
ST_17 : Operation 87 [1/1] (1.84ns)   --->   "%sum4 = add i16 %outrowidx, %tmp_77" [../../../../Downloads/WebModel.c:68]   --->   Operation 87 'add' 'sum4' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%sum4_cast = zext i16 %sum4 to i64" [../../../../Downloads/WebModel.c:68]   --->   Operation 88 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [26000 x float]* %C, i64 0, i64 %sum4_cast" [../../../../Downloads/WebModel.c:78]   --->   Operation 89 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (2.77ns)   --->   "store float %sum1, float* %C_addr_5, align 4" [../../../../Downloads/WebModel.c:78]   --->   Operation 90 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_17 : Operation 91 [1/1] (2.99ns)   --->   "%i_54 = add i64 %i_mid2, 1" [../../../../Downloads/WebModel.c:67]   --->   Operation 91 'add' 'i_54' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [../../../../Downloads/WebModel.c:67]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ innerdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outcols_read        (read           ) [ 001100000000000000]
outrows_read        (read           ) [ 001111111111111111]
innerdim_read       (read           ) [ 000111111111111111]
tmp                 (mul            ) [ 000100000000000000]
StgValue_23         (br             ) [ 001100000000000000]
p                   (phi            ) [ 000100000000000000]
p_cast              (zext           ) [ 000000000000000000]
exitcond3           (icmp           ) [ 000100000000000000]
p_1                 (add            ) [ 001100000000000000]
StgValue_28         (br             ) [ 000000000000000000]
C_addr              (getelementptr  ) [ 000000000000000000]
StgValue_30         (store          ) [ 000000000000000000]
StgValue_31         (br             ) [ 001100000000000000]
tmp_75              (trunc          ) [ 000011111111111111]
cast                (zext           ) [ 000010000000000000]
cast2               (zext           ) [ 000010000000000000]
tmp_76              (trunc          ) [ 000001111111111111]
bound               (mul            ) [ 000001111111111111]
StgValue_38         (br             ) [ 000011111111111111]
indvar_flatten      (phi            ) [ 000001000000000000]
j                   (phi            ) [ 000001000000000000]
i                   (phi            ) [ 000001100000000000]
exitcond_flatten    (icmp           ) [ 000001111111111111]
indvar_flatten_next (add            ) [ 000011111111111111]
StgValue_44         (br             ) [ 000000000000000000]
exitcond2           (icmp           ) [ 000000100000000000]
j_s                 (add            ) [ 000000000000000000]
j_cast_mid2_v       (select         ) [ 000011111111111111]
tmp_77              (trunc          ) [ 000000111111111111]
d_addr              (getelementptr  ) [ 000000100000000000]
StgValue_51         (ret            ) [ 000000000000000000]
i_mid2              (select         ) [ 000000011111111111]
tmp_78              (trunc          ) [ 000000000000000000]
outrowidx           (mul            ) [ 000000011111111111]
inneridx            (mul            ) [ 000000011111111110]
sum                 (load           ) [ 000001111111111111]
StgValue_57         (br             ) [ 000001111111111111]
sum1                (phi            ) [ 000000011111111111]
k                   (phi            ) [ 000000010000000000]
exitcond            (icmp           ) [ 000001111111111111]
k_2                 (add            ) [ 000001111111111111]
StgValue_62         (br             ) [ 000000000000000000]
tmp_79              (trunc          ) [ 000000000000000000]
sum7                (add            ) [ 000000000000000000]
sum7_cast           (zext           ) [ 000000000000000000]
A_addr              (getelementptr  ) [ 000000001000000000]
tmp_s               (mul            ) [ 000000000000000000]
sum3                (add            ) [ 000000000000000000]
sum3_cast           (zext           ) [ 000000000000000000]
B_addr11            (getelementptr  ) [ 000000001000000000]
A_load              (load           ) [ 000000000111000000]
B_load              (load           ) [ 000000000111000000]
tmp_12              (fmul           ) [ 000000011111111110]
tmp_32              (specregionbegin) [ 000000000000000000]
StgValue_83         (specpipeline   ) [ 000000000000000000]
sum_1               (fadd           ) [ 000001111111111111]
empty               (specregionend  ) [ 000000000000000000]
StgValue_86         (br             ) [ 000001111111111111]
sum4                (add            ) [ 000000000000000000]
sum4_cast           (zext           ) [ 000000000000000000]
C_addr_5            (getelementptr  ) [ 000000000000000000]
StgValue_90         (store          ) [ 000000000000000000]
i_54                (add            ) [ 000011111111111111]
StgValue_92         (br             ) [ 000011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outrows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outcols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="innerdim">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="innerdim"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="outcols_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outcols_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="outrows_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="innerdim_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="innerdim_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="C_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="15" slack="0"/>
<pin id="68" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="15" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/3 StgValue_90/17 "/>
</bind>
</comp>

<comp id="78" class="1004" name="d_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="15" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="A_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="16" slack="0"/>
<pin id="95" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="B_addr11_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr11/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="15" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="C_addr_5_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_5/17 "/>
</bind>
</comp>

<comp id="125" class="1005" name="p_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="1"/>
<pin id="127" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="15" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_flatten_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="1"/>
<pin id="138" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="128" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="j_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="64" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="sum1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum1/7 "/>
</bind>
</comp>

<comp id="181" class="1005" name="k_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="k_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="64" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="5"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/12 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="1"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_75_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2"/>
<pin id="225" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="2"/>
<pin id="228" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="cast2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="2"/>
<pin id="231" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_76_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="2"/>
<pin id="240" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond_flatten_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="128" slack="0"/>
<pin id="243" dir="0" index="1" bw="128" slack="1"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_next_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="exitcond2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="4"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_cast_mid2_v_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="64" slack="0"/>
<pin id="267" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid2_v/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_77_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_mid2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="64" slack="1"/>
<pin id="280" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_78_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="5"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="k_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_79_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sum7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sum7_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sum3_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="2"/>
<pin id="318" dir="0" index="1" bw="16" slack="3"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/17 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sum4_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/17 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_54_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="2"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_54/17 "/>
</bind>
</comp>

<comp id="330" class="1007" name="outrowidx_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="3"/>
<pin id="333" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outrowidx/6 "/>
</bind>
</comp>

<comp id="335" class="1007" name="inneridx_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="2"/>
<pin id="338" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx/6 "/>
</bind>
</comp>

<comp id="340" class="1007" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="2"/>
<pin id="343" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_s/7 sum3/7 "/>
</bind>
</comp>

<comp id="347" class="1005" name="outcols_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="outrows_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="innerdim_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="2"/>
<pin id="363" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="innerdim_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_75_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="3"/>
<pin id="382" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="386" class="1005" name="cast_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="128" slack="1"/>
<pin id="388" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="391" class="1005" name="cast2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="128" slack="1"/>
<pin id="393" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_76_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="2"/>
<pin id="398" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="401" class="1005" name="bound_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="128" slack="1"/>
<pin id="403" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten_next_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="128" slack="0"/>
<pin id="411" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="414" class="1005" name="exitcond2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="j_cast_mid2_v_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_cast_mid2_v "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_77_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="2"/>
<pin id="426" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="430" class="1005" name="d_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="1"/>
<pin id="432" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="i_mid2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="2"/>
<pin id="437" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="outrowidx_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="2"/>
<pin id="442" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="outrowidx "/>
</bind>
</comp>

<comp id="445" class="1005" name="inneridx_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inneridx "/>
</bind>
</comp>

<comp id="450" class="1005" name="sum_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="455" class="1005" name="exitcond_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="459" class="1005" name="k_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="A_addr_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="1"/>
<pin id="466" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="B_addr11_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="1"/>
<pin id="471" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_addr11 "/>
</bind>
</comp>

<comp id="474" class="1005" name="A_load_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="479" class="1005" name="B_load_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_12_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="489" class="1005" name="sum_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="i_54_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="180"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="170" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="46" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="52" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="129" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="129" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="140" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="140" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="162" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="151" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="252" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="158" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="185" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="185" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="185" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="323"><net_src comp="316" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="283" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="298" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="340" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="350"><net_src comp="46" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="357"><net_src comp="52" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="364"><net_src comp="58" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="370"><net_src comp="201" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="378"><net_src comp="217" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="383"><net_src comp="223" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="389"><net_src comp="226" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="394"><net_src comp="229" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="399"><net_src comp="238" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="404"><net_src comp="232" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="412"><net_src comp="246" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="417"><net_src comp="252" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="422"><net_src comp="263" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="427"><net_src comp="272" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="433"><net_src comp="78" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="438"><net_src comp="276" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="443"><net_src comp="330" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="448"><net_src comp="335" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="453"><net_src comp="85" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="458"><net_src comp="287" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="292" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="467"><net_src comp="91" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="472"><net_src comp="104" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="477"><net_src comp="98" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="482"><net_src comp="111" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="487"><net_src comp="197" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="492"><net_src comp="192" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="497"><net_src comp="325" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 17 }
 - Input state : 
	Port: k2c_affine_matmul : A | {7 8 }
	Port: k2c_affine_matmul : B | {7 8 }
	Port: k2c_affine_matmul : d | {5 6 }
	Port: k2c_affine_matmul : outrows | {1 }
	Port: k2c_affine_matmul : outcols | {1 }
	Port: k2c_affine_matmul : innerdim | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		p_cast : 1
		exitcond3 : 2
		p_1 : 1
		StgValue_28 : 3
		C_addr : 2
		StgValue_30 : 3
		bound : 1
	State 4
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_44 : 2
		exitcond2 : 1
		j_s : 1
		j_cast_mid2_v : 2
		tmp_77 : 3
		d_addr : 3
		sum : 4
	State 6
		tmp_78 : 1
		outrowidx : 2
		inneridx : 2
	State 7
		exitcond : 1
		k_2 : 1
		StgValue_62 : 2
		tmp_79 : 1
		sum7 : 2
		sum7_cast : 3
		A_addr : 4
		A_load : 5
		tmp_s : 2
		sum3 : 3
		sum3_cast : 4
		B_addr11 : 5
		B_load : 6
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty : 1
	State 17
		sum4_cast : 1
		C_addr_5 : 2
		StgValue_90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_201         |    16   |   361   |   195   |
|    mul   |         grp_fu_232         |    16   |   361   |   195   |
|          |      outrowidx_fu_330      |    1    |    0    |    0    |
|          |       inneridx_fu_335      |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         p_1_fu_217         |    0    |    0    |    22   |
|          | indvar_flatten_next_fu_246 |    0    |    0    |   135   |
|          |         j_s_fu_257         |    0    |    0    |    71   |
|    add   |         k_2_fu_292         |    0    |    0    |    71   |
|          |         sum7_fu_302        |    0    |    0    |    23   |
|          |         sum4_fu_316        |    0    |    0    |    23   |
|          |         i_54_fu_325        |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_192         |    2    |   205   |   203   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_197         |    3    |   128   |   129   |
|----------|----------------------------|---------|---------|---------|
|          |      exitcond3_fu_212      |    0    |    0    |    29   |
|   icmp   |   exitcond_flatten_fu_241  |    0    |    0    |    50   |
|          |      exitcond2_fu_252      |    0    |    0    |    29   |
|          |       exitcond_fu_287      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|  select  |    j_cast_mid2_v_fu_263    |    0    |    0    |    64   |
|          |        i_mid2_fu_276       |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_340         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   outcols_read_read_fu_46  |    0    |    0    |    0    |
|   read   |   outrows_read_read_fu_52  |    0    |    0    |    0    |
|          |  innerdim_read_read_fu_58  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_cast_fu_207       |    0    |    0    |    0    |
|          |         cast_fu_226        |    0    |    0    |    0    |
|   zext   |        cast2_fu_229        |    0    |    0    |    0    |
|          |      sum7_cast_fu_307      |    0    |    0    |    0    |
|          |      sum3_cast_fu_312      |    0    |    0    |    0    |
|          |      sum4_cast_fu_320      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_75_fu_223       |    0    |    0    |    0    |
|          |        tmp_76_fu_238       |    0    |    0    |    0    |
|   trunc  |        tmp_77_fu_272       |    0    |    0    |    0    |
|          |        tmp_78_fu_283       |    0    |    0    |    0    |
|          |        tmp_79_fu_298       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    40   |   1055  |   1403  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_464      |   15   |
|       A_load_reg_474      |   32   |
|      B_addr11_reg_469     |   15   |
|       B_load_reg_479      |   32   |
|       bound_reg_401       |   128  |
|       cast2_reg_391       |   128  |
|        cast_reg_386       |   128  |
|       d_addr_reg_430      |   15   |
|     exitcond2_reg_414     |    1   |
|      exitcond_reg_455     |    1   |
|        i_54_reg_494       |   64   |
|       i_mid2_reg_435      |   64   |
|         i_reg_158         |   64   |
|indvar_flatten_next_reg_409|   128  |
|   indvar_flatten_reg_136  |   128  |
|   innerdim_read_reg_361   |   64   |
|      inneridx_reg_445     |   16   |
|   j_cast_mid2_v_reg_419   |   64   |
|         j_reg_147         |   64   |
|        k_2_reg_459        |   64   |
|         k_reg_181         |   64   |
|    outcols_read_reg_347   |   64   |
|     outrowidx_reg_440     |   16   |
|    outrows_read_reg_354   |   64   |
|        p_1_reg_375        |   15   |
|         p_reg_125         |   15   |
|        sum1_reg_170       |   32   |
|       sum_1_reg_489       |   32   |
|        sum_reg_450        |   32   |
|       tmp_12_reg_484      |   32   |
|       tmp_75_reg_380      |   16   |
|       tmp_76_reg_396      |   16   |
|       tmp_77_reg_424      |   16   |
|        tmp_reg_367        |   64   |
+---------------------------+--------+
|           Total           |  1693  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |  15  |   30   ||    9    |
|  grp_access_fu_71 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_85 |  p0  |   2  |  15  |   30   ||    9    |
|  grp_access_fu_98 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  15  |   30   ||    9    |
|     i_reg_158     |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_201    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_201    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_232    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_232    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_340    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   856  ||  14.85  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  1055  |  1403  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   99   |
|  Register |    -   |    -   |  1693  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   14   |  2748  |  1502  |
+-----------+--------+--------+--------+--------+
