<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Jun 04 16:35:54 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets UartClk[2]]
            1763 items scored, 1755 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.575ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_285__i5  (from UartClk[2] +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i4  (to UartClk[2] +)

   Delay:                  10.290ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     10.290ns data_path \uart_rx1/r_Clock_Count_285__i5 to \uart_rx1/r_Rx_Byte_i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.575ns

 Path Details: \uart_rx1/r_Clock_Count_285__i5 to \uart_rx1/r_Rx_Byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_285__i5 (from UartClk[2])
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[5]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut
Route         2   e 1.141                                  \uart_rx1/n2679
LUT4        ---     0.493              D to Z              \uart_rx1/i1269_rep_2_4_lut
Route         2   e 1.141                                  \uart_rx1/n2523
LUT4        ---     0.493              A to Z              \uart_rx1/i1_rep_1_4_lut
Route        17   e 1.819                                  \uart_rx1/r_SM_Main_2__N_1945[2]
LUT4        ---     0.493              C to Z              \uart_rx1/i1_3_lut_4_lut_adj_25
Route         2   e 1.141                                  \uart_rx1/n2494
LUT4        ---     0.493              B to Z              \uart_rx1/i2348_4_lut
Route         1   e 0.941                                  \uart_rx1/UartClk[2]_enable_21
                  --------
                   10.290  (28.3% logic, 71.7% route), 6 logic levels.


Error:  The following path violates requirements by 5.575ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_285__i5  (from UartClk[2] +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i3  (to UartClk[2] +)

   Delay:                  10.290ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     10.290ns data_path \uart_rx1/r_Clock_Count_285__i5 to \uart_rx1/r_Rx_Byte_i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.575ns

 Path Details: \uart_rx1/r_Clock_Count_285__i5 to \uart_rx1/r_Rx_Byte_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_285__i5 (from UartClk[2])
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[5]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut
Route         2   e 1.141                                  \uart_rx1/n2679
LUT4        ---     0.493              D to Z              \uart_rx1/i1269_rep_2_4_lut
Route         2   e 1.141                                  \uart_rx1/n2523
LUT4        ---     0.493              A to Z              \uart_rx1/i1_rep_1_4_lut
Route        17   e 1.819                                  \uart_rx1/r_SM_Main_2__N_1945[2]
LUT4        ---     0.493              C to Z              \uart_rx1/i1_3_lut_4_lut_adj_25
Route         2   e 1.141                                  \uart_rx1/n2494
LUT4        ---     0.493              C to Z              \uart_rx1/i2345_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/UartClk[2]_enable_22
                  --------
                   10.290  (28.3% logic, 71.7% route), 6 logic levels.


Error:  The following path violates requirements by 5.575ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_285__i6  (from UartClk[2] +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i4  (to UartClk[2] +)

   Delay:                  10.290ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     10.290ns data_path \uart_rx1/r_Clock_Count_285__i6 to \uart_rx1/r_Rx_Byte_i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.575ns

 Path Details: \uart_rx1/r_Clock_Count_285__i6 to \uart_rx1/r_Rx_Byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_285__i6 (from UartClk[2])
Route         4   e 1.398                                  \uart_rx1/r_Clock_Count[6]
LUT4        ---     0.493              C to Z              \uart_rx1/i1_2_lut_3_lut_adj_19
Route         1   e 0.941                                  \uart_rx1/n2651
LUT4        ---     0.493              A to Z              \uart_rx1/i1269_rep_2_4_lut
Route         2   e 1.141                                  \uart_rx1/n2523
LUT4        ---     0.493              A to Z              \uart_rx1/i1_rep_1_4_lut
Route        17   e 1.819                                  \uart_rx1/r_SM_Main_2__N_1945[2]
LUT4        ---     0.493              C to Z              \uart_rx1/i1_3_lut_4_lut_adj_25
Route         2   e 1.141                                  \uart_rx1/n2494
LUT4        ---     0.493              B to Z              \uart_rx1/i2348_4_lut
Route         1   e 0.941                                  \uart_rx1/UartClk[2]_enable_21
                  --------
                   10.290  (28.3% logic, 71.7% route), 6 logic levels.

Warning: 10.575 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets osc_clk_derived_991]
            307 items scored, 307 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.698ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \CIC2/d2_i0  (from osc_clk_derived_991 +)
   Destination:    FD1S3AX    D              \CIC2/d2_i62  (to osc_clk_derived_991 +)

   Delay:                   9.538ns  (69.0% logic, 31.0% route), 33 logic levels.

 Constraint Details:

      9.538ns data_path \CIC2/d2_i0 to \CIC2/d2_i62 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.698ns

 Path Details: \CIC2/d2_i0 to \CIC2/d2_i62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CIC2/d2_i0 (from osc_clk_derived_991)
Route         4   e 1.398                                  \CIC2/d2[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           \CIC2/d1_62__I_0_2
Route         1   e 0.020                                  \CIC2/n1914
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_4
Route         1   e 0.020                                  \CIC2/n1915
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_6
Route         1   e 0.020                                  \CIC2/n1916
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_8
Route         1   e 0.020                                  \CIC2/n1917
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_10
Route         1   e 0.020                                  \CIC2/n1918
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_12
Route         1   e 0.020                                  \CIC2/n1919
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_14
Route         1   e 0.020                                  \CIC2/n1920
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_16
Route         1   e 0.020                                  \CIC2/n1921
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_18
Route         1   e 0.020                                  \CIC2/n1922
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_20
Route         1   e 0.020                                  \CIC2/n1923
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_22
Route         1   e 0.020                                  \CIC2/n1924
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_24
Route         1   e 0.020                                  \CIC2/n1925
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_26
Route         1   e 0.020                                  \CIC2/n1926
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_28
Route         1   e 0.020                                  \CIC2/n1927
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_30
Route         1   e 0.020                                  \CIC2/n1928
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_32
Route         1   e 0.020                                  \CIC2/n1929
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_34
Route         1   e 0.020                                  \CIC2/n1930
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_36
Route         1   e 0.020                                  \CIC2/n1931
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_38
Route         1   e 0.020                                  \CIC2/n1932
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_40
Route         1   e 0.020                                  \CIC2/n1933
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_42
Route         1   e 0.020                                  \CIC2/n1934
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_44
Route         1   e 0.020                                  \CIC2/n1935
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_46
Route         1   e 0.020                                  \CIC2/n1936
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_48
Route         1   e 0.020                                  \CIC2/n1937
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_50
Route         1   e 0.020                                  \CIC2/n1938
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_52
Route         1   e 0.020                                  \CIC2/n1939
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_54
Route         1   e 0.020                                  \CIC2/n1940
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_56
Route         1   e 0.020                                  \CIC2/n1941
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_58
Route         1   e 0.020                                  \CIC2/n1942
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_60
Route         1   e 0.020                                  \CIC2/n1943
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d1_62__I_0_62
Route         1   e 0.020                                  \CIC2/n1944
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC2/d1_62__I_0_64
Route         1   e 0.941                                  \CIC2/d2_62__N_678[62]
                  --------
                    9.538  (69.0% logic, 31.0% route), 33 logic levels.


Error:  The following path violates requirements by 4.698ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \CIC2/d2_i0  (from osc_clk_derived_991 +)
   Destination:    FD1S3AX    D              \CIC2/d3_i62  (to osc_clk_derived_991 +)

   Delay:                   9.538ns  (69.0% logic, 31.0% route), 33 logic levels.

 Constraint Details:

      9.538ns data_path \CIC2/d2_i0 to \CIC2/d3_i62 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.698ns

 Path Details: \CIC2/d2_i0 to \CIC2/d3_i62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CIC2/d2_i0 (from osc_clk_derived_991)
Route         4   e 1.398                                  \CIC2/d2[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC2/d2_62__I_0_2
Route         1   e 0.020                                  \CIC2/n1946
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_4
Route         1   e 0.020                                  \CIC2/n1947
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_6
Route         1   e 0.020                                  \CIC2/n1948
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_8
Route         1   e 0.020                                  \CIC2/n1949
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_10
Route         1   e 0.020                                  \CIC2/n1950
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_12
Route         1   e 0.020                                  \CIC2/n1951
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_14
Route         1   e 0.020                                  \CIC2/n1952
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_16
Route         1   e 0.020                                  \CIC2/n1953
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_18
Route         1   e 0.020                                  \CIC2/n1954
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_20
Route         1   e 0.020                                  \CIC2/n1955
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_22
Route         1   e 0.020                                  \CIC2/n1956
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_24
Route         1   e 0.020                                  \CIC2/n1957
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_26
Route         1   e 0.020                                  \CIC2/n1958
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_28
Route         1   e 0.020                                  \CIC2/n1959
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_30
Route         1   e 0.020                                  \CIC2/n1960
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_32
Route         1   e 0.020                                  \CIC2/n1961
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_34
Route         1   e 0.020                                  \CIC2/n1962
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_36
Route         1   e 0.020                                  \CIC2/n1963
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_38
Route         1   e 0.020                                  \CIC2/n1964
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_40
Route         1   e 0.020                                  \CIC2/n1965
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_42
Route         1   e 0.020                                  \CIC2/n1966
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_44
Route         1   e 0.020                                  \CIC2/n1967
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_46
Route         1   e 0.020                                  \CIC2/n1968
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_48
Route         1   e 0.020                                  \CIC2/n1969
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_50
Route         1   e 0.020                                  \CIC2/n1970
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_52
Route         1   e 0.020                                  \CIC2/n1971
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_54
Route         1   e 0.020                                  \CIC2/n1972
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_56
Route         1   e 0.020                                  \CIC2/n1973
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_58
Route         1   e 0.020                                  \CIC2/n1974
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_60
Route         1   e 0.020                                  \CIC2/n1975
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_62
Route         1   e 0.020                                  \CIC2/n1976
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC2/d2_62__I_0_64
Route         1   e 0.941                                  \CIC2/d3_62__N_741[62]
                  --------
                    9.538  (69.0% logic, 31.0% route), 33 logic levels.


Error:  The following path violates requirements by 4.698ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \CIC2/d3_i0  (from osc_clk_derived_991 +)
   Destination:    FD1S3AX    D              \CIC2/d3_i62  (to osc_clk_derived_991 +)

   Delay:                   9.538ns  (69.0% logic, 31.0% route), 33 logic levels.

 Constraint Details:

      9.538ns data_path \CIC2/d3_i0 to \CIC2/d3_i62 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.698ns

 Path Details: \CIC2/d3_i0 to \CIC2/d3_i62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CIC2/d3_i0 (from osc_clk_derived_991)
Route         4   e 1.398                                  \CIC2/d3[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           \CIC2/d2_62__I_0_2
Route         1   e 0.020                                  \CIC2/n1946
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_4
Route         1   e 0.020                                  \CIC2/n1947
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_6
Route         1   e 0.020                                  \CIC2/n1948
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_8
Route         1   e 0.020                                  \CIC2/n1949
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_10
Route         1   e 0.020                                  \CIC2/n1950
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_12
Route         1   e 0.020                                  \CIC2/n1951
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_14
Route         1   e 0.020                                  \CIC2/n1952
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_16
Route         1   e 0.020                                  \CIC2/n1953
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_18
Route         1   e 0.020                                  \CIC2/n1954
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_20
Route         1   e 0.020                                  \CIC2/n1955
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_22
Route         1   e 0.020                                  \CIC2/n1956
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_24
Route         1   e 0.020                                  \CIC2/n1957
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_26
Route         1   e 0.020                                  \CIC2/n1958
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_28
Route         1   e 0.020                                  \CIC2/n1959
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_30
Route         1   e 0.020                                  \CIC2/n1960
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_32
Route         1   e 0.020                                  \CIC2/n1961
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_34
Route         1   e 0.020                                  \CIC2/n1962
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_36
Route         1   e 0.020                                  \CIC2/n1963
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_38
Route         1   e 0.020                                  \CIC2/n1964
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_40
Route         1   e 0.020                                  \CIC2/n1965
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_42
Route         1   e 0.020                                  \CIC2/n1966
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_44
Route         1   e 0.020                                  \CIC2/n1967
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_46
Route         1   e 0.020                                  \CIC2/n1968
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_48
Route         1   e 0.020                                  \CIC2/n1969
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_50
Route         1   e 0.020                                  \CIC2/n1970
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_52
Route         1   e 0.020                                  \CIC2/n1971
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_54
Route         1   e 0.020                                  \CIC2/n1972
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_56
Route         1   e 0.020                                  \CIC2/n1973
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_58
Route         1   e 0.020                                  \CIC2/n1974
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_60
Route         1   e 0.020                                  \CIC2/n1975
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC2/d2_62__I_0_62
Route         1   e 0.020                                  \CIC2/n1976
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC2/d2_62__I_0_64
Route         1   e 0.941                                  \CIC2/d3_62__N_741[62]
                  --------
                    9.538  (69.0% logic, 31.0% route), 33 logic levels.

Warning: 9.698 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            712 items scored, 712 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.022ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CIC1/count__i10  (from osc_clk +)
   Destination:    FD1P3AX    SP             \CIC1/d_tmp_i0_i1  (to osc_clk +)

   Delay:                   8.737ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.737ns data_path \CIC1/count__i10 to \CIC1/d_tmp_i0_i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 4.022ns

 Path Details: \CIC1/count__i10 to \CIC1/d_tmp_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CIC1/count__i10 (from osc_clk)
Route         2   e 1.198                                  \CIC1/count[10]
LUT4        ---     0.493              A to Z              \CIC1/i1_2_lut
Route         1   e 0.941                                  \CIC1/n2879
LUT4        ---     0.493              B to Z              \CIC1/i1_4_lut_adj_2
Route         1   e 0.941                                  \CIC1/n2889
LUT4        ---     0.493              B to Z              \CIC1/i1_4_lut
Route         5   e 1.405                                  \CIC1/n1032
LUT4        ---     0.493              B to Z              \CIC1/i2325_3_lut
Route        23   e 1.836                                  \CIC1/d_clk_tmp_N_478
                  --------
                    8.737  (27.7% logic, 72.3% route), 5 logic levels.


Error:  The following path violates requirements by 4.022ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CIC1/count__i10  (from osc_clk +)
   Destination:    FD1P3AX    SP             \CIC1/d_tmp_i0_i2  (to osc_clk +)

   Delay:                   8.737ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.737ns data_path \CIC1/count__i10 to \CIC1/d_tmp_i0_i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 4.022ns

 Path Details: \CIC1/count__i10 to \CIC1/d_tmp_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CIC1/count__i10 (from osc_clk)
Route         2   e 1.198                                  \CIC1/count[10]
LUT4        ---     0.493              A to Z              \CIC1/i1_2_lut
Route         1   e 0.941                                  \CIC1/n2879
LUT4        ---     0.493              B to Z              \CIC1/i1_4_lut_adj_2
Route         1   e 0.941                                  \CIC1/n2889
LUT4        ---     0.493              B to Z              \CIC1/i1_4_lut
Route         5   e 1.405                                  \CIC1/n1032
LUT4        ---     0.493              B to Z              \CIC1/i2325_3_lut
Route        23   e 1.836                                  \CIC1/d_clk_tmp_N_478
                  --------
                    8.737  (27.7% logic, 72.3% route), 5 logic levels.


Error:  The following path violates requirements by 4.022ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CIC1/count__i10  (from osc_clk +)
   Destination:    FD1P3AX    SP             \CIC1/d_tmp_i0_i3  (to osc_clk +)

   Delay:                   8.737ns  (27.7% logic, 72.3% route), 5 logic levels.

 Constraint Details:

      8.737ns data_path \CIC1/count__i10 to \CIC1/d_tmp_i0_i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 4.022ns

 Path Details: \CIC1/count__i10 to \CIC1/d_tmp_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CIC1/count__i10 (from osc_clk)
Route         2   e 1.198                                  \CIC1/count[10]
LUT4        ---     0.493              A to Z              \CIC1/i1_2_lut
Route         1   e 0.941                                  \CIC1/n2879
LUT4        ---     0.493              B to Z              \CIC1/i1_4_lut_adj_2
Route         1   e 0.941                                  \CIC1/n2889
LUT4        ---     0.493              B to Z              \CIC1/i1_4_lut
Route         5   e 1.405                                  \CIC1/n1032
LUT4        ---     0.493              B to Z              \CIC1/i2325_3_lut
Route        23   e 1.836                                  \CIC1/d_clk_tmp_N_478
                  --------
                    8.737  (27.7% logic, 72.3% route), 5 logic levels.

Warning: 9.022 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets UartClk[2]]              |     5.000 ns|    10.575 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_clk_derived_991]     |     5.000 ns|     9.698 ns|    33 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     9.022 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\CIC1/n1032                             |       5|     557|     20.08%
                                        |        |        |
\uart_rx1/n1178                         |      16|     544|     19.61%
                                        |        |        |
\uart_rx1/r_SM_Main_2__N_1945[2]        |      17|     528|     19.03%
                                        |        |        |
\CIC1/d_clk_tmp_N_478                   |      23|     322|     11.61%
                                        |        |        |
\uart_rx1/UartClk[2]_enable_56          |      16|     304|     10.96%
                                        |        |        |
\uart_rx1/n2461                         |       1|     288|     10.38%
                                        |        |        |
\uart_rx1/n2523                         |       2|     288|     10.38%
                                        |        |        |
\uart_tx1/n1205                         |      16|     288|     10.38%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2774  Score: 7572448

Constraints cover  44845 paths, 2740 nets, and 5903 connections (93.2% coverage)


Peak memory: 82112512 bytes, TRCE: 4571136 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
