0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0010: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0027: mov_imm:
	regs[5] = 0x32181f2a, opcode= 0x01
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0033: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0036: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x003c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x003f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x004e: mov_imm:
	regs[5] = 0xc36198f8, opcode= 0x01
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0057: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x005a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0060: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0066: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0069: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x006c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0070: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0075: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0078: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x007b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x007e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0081: mov_imm:
	regs[5] = 0x41533f81, opcode= 0x01
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x08
0x008d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x009a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x009f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00b7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00c0: mov_imm:
	regs[5] = 0x391e3a04, opcode= 0x01
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00de: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00f6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x00f9: mov_imm:
	regs[5] = 0x2a90c42b, opcode= 0x01
0x00ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x08
0x011a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x011d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0120: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x012c: mov_imm:
	regs[5] = 0xd3d59112, opcode= 0x01
0x0132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0135: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0138: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0153: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0156: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0159: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x015c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x015f: mov_imm:
	regs[5] = 0x30d718ca, opcode= 0x01
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x08
0x016b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x016e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0171: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x08
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0183: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x08
0x018c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x018f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0198: mov_imm:
	regs[5] = 0x4765c877, opcode= 0x01
0x019e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01a1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01a4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x01aa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01b6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x01bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01ce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01d7: mov_imm:
	regs[5] = 0x820b9650, opcode= 0x01
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x01f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0204: mov_imm:
	regs[5] = 0x92f0cd6e, opcode= 0x01
0x020a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0216: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x021c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0222: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0225: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x022b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0234: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x023a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x023d: mov_imm:
	regs[5] = 0x6bbb262e, opcode= 0x01
0x0243: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x08
0x024c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x024f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0258: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x025b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x025e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0261: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0267: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0270: mov_imm:
	regs[5] = 0x9d6d677c, opcode= 0x01
0x0276: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x027f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0288: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x028e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0294: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0297: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x029a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x029d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02a0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02a6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02af: mov_imm:
	regs[5] = 0xc64dc0b9, opcode= 0x01
0x02b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02b8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x02c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02d3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02d6: mov_imm:
	regs[5] = 0x954cafbe, opcode= 0x01
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02e5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x02e8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02f4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x02fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x02fd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x030c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0315: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0318: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x031c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0321: mov_imm:
	regs[5] = 0x55dfc110, opcode= 0x01
0x0327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x032a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x032d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0331: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0336: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0345: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x08
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0354: mov_imm:
	regs[5] = 0x19405176, opcode= 0x01
0x035a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x035d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0360: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0366: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x036c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0370: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0375: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x037b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x037e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0384: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0387: mov_imm:
	regs[5] = 0xd5f28036, opcode= 0x01
0x038d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0396: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0399: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x039c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x039f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03b1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03ba: mov_imm:
	regs[5] = 0x6c800cc5, opcode= 0x01
0x03c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03c9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x03cc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x03d2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x03d8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03db: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x03e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03e4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03ea: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x03ed: mov_imm:
	regs[5] = 0x2a2f3dca, opcode= 0x01
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03fc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0405: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0408: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x08
0x041a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x041d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0429: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x042c: mov_imm:
	regs[5] = 0x699e6de7, opcode= 0x01
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0438: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0441: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x08
0x044a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x047d: mov_imm:
	regs[5] = 0xbe1d445e, opcode= 0x01
0x0483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0486: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0489: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x048c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x048f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0495: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x049b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x049e: mov_imm:
	regs[5] = 0x5a29ca9f, opcode= 0x01
0x04a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04b0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x04b6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x04bc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04bf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x04c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04ce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x04d1: mov_imm:
	regs[5] = 0xd50a30c6, opcode= 0x01
0x04d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04da: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x04ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04f5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x08
0x050a: mov_imm:
	regs[5] = 0xd60f097d, opcode= 0x01
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0516: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0528: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x052b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x053a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x053d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0540: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0543: mov_imm:
	regs[5] = 0x35a61435, opcode= 0x01
0x0549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0552: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x08
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0567: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x056a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x056d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0570: mov_imm:
	regs[5] = 0x5da36a19, opcode= 0x01
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x08
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0582: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x08
0x058e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x08
0x059a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x059d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x05a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05b8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x05bb: mov_imm:
	regs[5] = 0x6fac7305, opcode= 0x01
0x05c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05c4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x05c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05cd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05d0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x05d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05df: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05e2: mov_imm:
	regs[5] = 0xb678e9a0, opcode= 0x01
0x05e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05eb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05f4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x05fa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0600: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0603: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x060c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x060f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0612: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0615: mov_imm:
	regs[5] = 0xcecd4a88, opcode= 0x01
0x061b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0624: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0627: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x062a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x062d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0633: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0639: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x063c: mov_imm:
	regs[5] = 0xae482c0a, opcode= 0x01
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x064b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x064e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x08
0x065a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0660: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0669: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x066c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x066f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0672: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x08
0x067b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x067e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0682: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0687: mov_imm:
	regs[5] = 0x3b086fa5, opcode= 0x01
0x068d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0696: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x069f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x06ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06c6: mov_imm:
	regs[5] = 0x31652bee, opcode= 0x01
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06de: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x06e4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x06ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x06f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0708: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x070b: mov_imm:
	regs[5] = 0x23561a73, opcode= 0x01
0x0711: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0714: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0717: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x071a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x071d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0720: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0723: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x08
0x072c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0730: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0735: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0738: mov_imm:
	regs[5] = 0x91370080, opcode= 0x01
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0750: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0756: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x075c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x075f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0762: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0765: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0768: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x076b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0774: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x08
0x077d: mov_imm:
	regs[5] = 0xa3d6b5af, opcode= 0x01
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x08
0x078c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0795: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0798: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x079b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x079e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07a1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x07aa: mov_imm:
	regs[5] = 0x63b3fedc, opcode= 0x01
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07b9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07bc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x07c2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07ce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x07d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07e0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x07e3: mov_imm:
	regs[5] = 0xb9ad2fa0, opcode= 0x01
0x07e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07f2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07f5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x07fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0807: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x080a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x080d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0810: mov_imm:
	regs[5] = 0x1a172e6c, opcode= 0x01
0x0817: jmp_imm:
	pc += 0x1, opcode= 0x08
0x081c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x081f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0822: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0828: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0834: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x08
0x083d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0840: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0843: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0846: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0849: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x084f: mov_imm:
	regs[5] = 0x10a8da40, opcode= 0x01
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0858: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x085b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x085e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0861: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0864: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0867: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x086a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x086d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0870: mov_imm:
	regs[5] = 0x78c9088, opcode= 0x01
0x0876: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0879: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0882: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0889: jmp_imm:
	pc += 0x1, opcode= 0x08
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x08
0x089d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x08a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08b2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x08b5: mov_imm:
	regs[5] = 0x9af5d4f2, opcode= 0x01
0x08bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08be: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08c7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x08d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08d9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08e5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x08e8: mov_imm:
	regs[5] = 0xf6f79a9d, opcode= 0x01
0x08ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x08fa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0900: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x08
0x090c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x090f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0912: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0915: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x08
0x091e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0921: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x08
0x092a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x092d: mov_imm:
	regs[5] = 0x58a658a2, opcode= 0x01
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0948: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0951: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x08
0x095a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x095d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0960: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0969: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0972: mov_imm:
	regs[5] = 0x7a119647, opcode= 0x01
0x0978: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x097b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x097e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x08
0x098a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0990: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0999: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x09a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09a8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09ae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x09b1: mov_imm:
	regs[5] = 0x4da6ae70, opcode= 0x01
0x09b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x09cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09cf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09d5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09de: mov_imm:
	regs[5] = 0xe365858c, opcode= 0x01
0x09e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09f6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x09fc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a08: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a0b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a20: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a26: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a29: mov_imm:
	regs[5] = 0xdfd25b79, opcode= 0x01
0x0a30: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a38: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a3b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a3e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a4d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a5c: mov_imm:
	regs[5] = 0x7c5a887e, opcode= 0x01
0x0a62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a6b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a6e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a74: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a80: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a83: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0a89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a8c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a92: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a95: mov_imm:
	regs[5] = 0x7b0ba55e, opcode= 0x01
0x0a9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a9e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0aa1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0aaa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ab3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ab6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ab9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0abc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0abf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0ac2: mov_imm:
	regs[5] = 0x3ab2b163, opcode= 0x01
0x0ac8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0acb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ace: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ad4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ae6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0ae9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0af2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0af5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0af8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0afc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b01: mov_imm:
	regs[5] = 0xf3a3c99, opcode= 0x01
0x0b07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b0a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b13: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b16: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b1f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b25: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b2e: mov_imm:
	regs[5] = 0x5530a89b, opcode= 0x01
0x0b34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b38: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b3d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b40: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b46: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b4c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b4f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b58: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b5e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b67: mov_imm:
	regs[5] = 0x62d4fa18, opcode= 0x01
0x0b6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b70: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b7c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0b82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b8b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b91: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b94: mov_imm:
	regs[5] = 0x33a26d63, opcode= 0x01
0x0b9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b9d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bb2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0bb8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0bbb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0bc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bd6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0bd9: mov_imm:
	regs[5] = 0x41cf60d0, opcode= 0x01
0x0bdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0beb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0bf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c03: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c07: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c0c: mov_imm:
	regs[5] = 0x658c6785, opcode= 0x01
0x0c13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c24: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c30: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c36: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c48: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c54: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c5d: mov_imm:
	regs[5] = 0xb12e21a1, opcode= 0x01
0x0c63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c66: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c69: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c72: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0c78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c7b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c87: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c8a: mov_imm:
	regs[5] = 0xde251ef8, opcode= 0x01
0x0c90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c93: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c96: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0c9c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ca2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0cb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cc0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0cc3: mov_imm:
	regs[5] = 0x57d1b264, opcode= 0x01
0x0cc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ccc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ccf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cd8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0cdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0cde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ce7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ced: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cf6: mov_imm:
	regs[5] = 0xe78c3b95, opcode= 0x01
0x0cfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d08: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d0e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d11: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d1a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d20: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d29: mov_imm:
	regs[5] = 0x92e69abd, opcode= 0x01
0x0d2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d32: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d3b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d3e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d4d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d56: mov_imm:
	regs[5] = 0x188d1f57, opcode= 0x01
0x0d5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d65: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d6e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d74: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d7a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d7d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d95: mov_imm:
	regs[5] = 0x9dbe0c1c, opcode= 0x01
0x0d9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d9e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0da1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0daa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0dae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0db3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0db6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dbf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0dc5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0dc8: mov_imm:
	regs[5] = 0xe294ad8, opcode= 0x01
0x0dce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dda: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0de6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0df2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0df5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e0a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e10: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e13: mov_imm:
	regs[5] = 0x9178ab45, opcode= 0x01
0x0e19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e1c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e1f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e22: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e2b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e37: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e40: mov_imm:
	regs[5] = 0x7d4b0fe1, opcode= 0x01
0x0e46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e49: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e4c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0e52: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0e58: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e5b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e6a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e76: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e7f: mov_imm:
	regs[5] = 0xd6053ca1, opcode= 0x01
0x0e85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e88: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e8b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e8e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ea0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ea3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ea6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0eac: mov_imm:
	regs[5] = 0x52abb45b, opcode= 0x01
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ebb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ec4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0eca: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ed6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ed9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0edc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0edf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ee2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ee5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ee8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ef1: mov_imm:
	regs[5] = 0x64e8c528, opcode= 0x01
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0efd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f06: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f0a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f0f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f12: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f21: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f2a: mov_imm:
	regs[5] = 0x39f68006, opcode= 0x01
0x0f30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f33: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f36: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f3c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f42: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f45: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f4e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f52: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f60: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f63: mov_imm:
	regs[5] = 0x7a9781cd, opcode= 0x01
0x0f69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f6c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f6f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f72: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0f78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f7b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f87: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f8a: mov_imm:
	regs[5] = 0xa3839805, opcode= 0x01
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f99: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f9c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0fa2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0fa8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0fb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fb4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fc3: mov_imm:
	regs[5] = 0xf6c21de, opcode= 0x01
0x0fc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fcc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0fcf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0fd2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0fd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fe1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fe4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fe7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ff0: mov_imm:
	regs[5] = 0x37bf92d5, opcode= 0x01
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ffc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fff: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1002: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1008: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x100e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1017: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x101a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x101d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1020: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1023: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1026: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1029: mov_imm:
	regs[5] = 0xb197c5fc, opcode= 0x01
0x102f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1038: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x103b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x103e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1041: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1044: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x08
0x104d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1050: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1053: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1056: mov_imm:
	regs[5] = 0x6f34a45d, opcode= 0x01
0x105c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x105f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1062: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1068: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x106e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1071: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1074: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1077: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x107a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1083: mov_imm:
	regs[5] = 0x67c39b0d, opcode= 0x01
0x1089: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1092: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x08
0x109b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x10aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10b9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x10bc: mov_imm:
	regs[5] = 0x1f29a33f, opcode= 0x01
0x10c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x10ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x10d4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x10da: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x10e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10f6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10fb: mov_imm:
	regs[5] = 0xc32fc2ea, opcode= 0x01
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1110: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1119: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x111c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x111f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1128: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x112b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x112e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1137: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x113a: mov_imm:
	regs[5] = 0x102e819c, opcode= 0x01
0x1140: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1149: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1152: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1158: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x115e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1161: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1165: jmp_imm:
	pc += 0x1, opcode= 0x08
0x116a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1173: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1176: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1179: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x117c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x117f: mov_imm:
	regs[5] = 0x8230ab, opcode= 0x01
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1192: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1197: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x119a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x119e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11a3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11b5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11be: mov_imm:
	regs[5] = 0xf8e047d4, opcode= 0x01
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11cd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x11d0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x11d6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x11dc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11e5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x11eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11ee: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11f4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11f7: mov_imm:
	regs[5] = 0xa812c815, opcode= 0x01
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1209: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x120c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x120f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1212: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1215: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1218: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x121b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1224: mov_imm:
	regs[5] = 0x91ad6ed9, opcode= 0x01
0x122a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x122d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1230: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1236: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x123c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x123f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1242: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1245: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1248: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x124b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x124e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1251: mov_imm:
	regs[5] = 0x2acf44d3, opcode= 0x01
0x1257: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1260: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1269: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x126c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x127b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1284: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1287: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x128a: mov_imm:
	regs[5] = 0x3657b037, opcode= 0x01
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x129c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12b1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x12b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12ba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x12cf: mov_imm:
	regs[5] = 0xe18eb48a, opcode= 0x01
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1302: mov_imm:
	regs[5] = 0xb342c85, opcode= 0x01
0x1308: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x08
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1329: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1332: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1335: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1338: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x133b: mov_imm:
	regs[5] = 0xd6ffd899, opcode= 0x01
0x1341: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1344: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1347: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x134a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x134d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1350: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x135a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x135f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1362: mov_imm:
	regs[5] = 0x5c3feeb0, opcode= 0x01
0x1368: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1371: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x08
0x137a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1386: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x138c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x138f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1398: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x139b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x139e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13a4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13a7: mov_imm:
	regs[5] = 0xa5d8ec91, opcode= 0x01
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13b6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x13b9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13c2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x13ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13dd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13e6: mov_imm:
	regs[5] = 0x5adf2e1b, opcode= 0x01
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13ef: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x13f2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x13f8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x13fe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1401: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1405: jmp_imm:
	pc += 0x1, opcode= 0x08
0x140a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x140d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1410: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1413: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1416: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x141f: mov_imm:
	regs[5] = 0x9aa3001a, opcode= 0x01
0x1425: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1428: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x142b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x142e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1431: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1434: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x08
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1440: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x08
0x144c: mov_imm:
	regs[5] = 0xd2b4b978, opcode= 0x01
0x1452: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x08
0x145b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x145e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1464: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x146a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1479: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x147c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1485: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x08
0x148e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1491: mov_imm:
	regs[5] = 0xaf6896c8, opcode= 0x01
0x1497: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x149a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x14ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14b5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14bb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14be: mov_imm:
	regs[5] = 0xef2c44e1, opcode= 0x01
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x14df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14e2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14ee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14f1: mov_imm:
	regs[5] = 0xf1322bba, opcode= 0x01
0x14f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14fa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1503: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1506: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1509: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1512: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1516: jmp_imm:
	pc += 0x1, opcode= 0x08
0x151b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x151e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1521: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x08
0x152a: mov_imm:
	regs[5] = 0x65af1938, opcode= 0x01
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1542: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x08
0x154e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1551: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x08
0x155a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x155d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1560: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1563: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1566: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x156f: mov_imm:
	regs[5] = 0xeb58cd1a, opcode= 0x01
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x157e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x158d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1590: mov_imm:
	regs[5] = 0xa36dea98, opcode= 0x01
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x08
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x159f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x15a2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15ae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x15c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15d2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x15d5: mov_imm:
	regs[5] = 0x1dab8d62, opcode= 0x01
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15e4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x15e7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15ea: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x15f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15f9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15ff: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1608: mov_imm:
	regs[5] = 0xaefb53b4, opcode= 0x01
0x160e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1611: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1614: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x161a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1626: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1629: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x162c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x162f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1632: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1635: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1638: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1641: mov_imm:
	regs[5] = 0xd895532b, opcode= 0x01
0x1647: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1650: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1653: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x08
0x165c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x165f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1662: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1665: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1669: jmp_imm:
	pc += 0x1, opcode= 0x08
0x166e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1671: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1674: mov_imm:
	regs[5] = 0x9b09510f, opcode= 0x01
0x167a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x167e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1683: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1686: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x168c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1692: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x08
0x169e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x16a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16b0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x16b3: mov_imm:
	regs[5] = 0xaea0330f, opcode= 0x01
0x16b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16c2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16dd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16e9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16f2: mov_imm:
	regs[5] = 0xe5dd4669, opcode= 0x01
0x16f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16fb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1710: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1716: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1719: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1725: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1728: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x172c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1731: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x08
0x173a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x173d: mov_imm:
	regs[5] = 0x7238ec1f, opcode= 0x01
0x1743: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1746: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x174f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1752: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x08
0x175b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x175e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1767: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x176a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x176d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1770: mov_imm:
	regs[5] = 0x7dcc2e06, opcode= 0x01
0x1776: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1779: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x178e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1791: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1794: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1797: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x179a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x179d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17a0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17a9: mov_imm:
	regs[5] = 0x5109c6f7, opcode= 0x01
0x17af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17b8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x17bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x17c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17dc: mov_imm:
	regs[5] = 0xe2127853, opcode= 0x01
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17f1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17f4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x17fa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1800: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1809: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1812: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x08
0x181b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1824: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1827: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x182a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x182d: mov_imm:
	regs[5] = 0x11967708, opcode= 0x01
0x1833: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x08
0x183c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x183f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1848: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1851: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x08
0x185a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1863: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x08
0x186c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1875: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1878: mov_imm:
	regs[5] = 0xc254d7f4, opcode= 0x01
0x187e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1881: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1884: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x188a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1890: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1893: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1896: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1899: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18a2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18a8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18b1: mov_imm:
	regs[5] = 0x33a566, opcode= 0x01
0x18b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18c9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18cc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x18d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ea: mov_imm:
	regs[5] = 0x139a86c6, opcode= 0x01
0x18f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18f3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x18f6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x18fc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1902: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1905: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1908: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1911: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1914: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1917: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1920: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1923: mov_imm:
	regs[5] = 0xb73c986e, opcode= 0x01
0x1929: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x192c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x192f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1938: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1941: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1944: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1947: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1950: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1953: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1956: mov_imm:
	regs[5] = 0xe1157c30, opcode= 0x01
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1962: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1965: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1968: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x196e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1974: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1977: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x197a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x197d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1980: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1983: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1986: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1989: mov_imm:
	regs[5] = 0x29cc321a, opcode= 0x01
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1995: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x08
0x199e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x19a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x19b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19b9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19bc: mov_imm:
	regs[5] = 0x9111d3aa, opcode= 0x01
0x19c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19c5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x19c8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x19ce: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x19d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x19e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19ec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x19ef: mov_imm:
	regs[5] = 0x2a75fa01, opcode= 0x01
0x19f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a01: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a19: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a25: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a2e: mov_imm:
	regs[5] = 0x56cccb5d, opcode= 0x01
0x1a34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a37: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a3a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1a40: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1a46: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a49: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a59: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a68: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a6d: mov_imm:
	regs[5] = 0xb3895f77, opcode= 0x01
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a76: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a79: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a7c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a91: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1aa0: mov_imm:
	regs[5] = 0x2cdd43a7, opcode= 0x01
0x1aa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aaf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ab8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ac4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1aca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ad3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ad6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ad9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1adc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1adf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ae2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ae5: mov_imm:
	regs[5] = 0x1c1b0a33, opcode= 0x01
0x1aeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1aee: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1af1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1af4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1af7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1afa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1afd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b03: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b06: mov_imm:
	regs[5] = 0x7bdf4940, opcode= 0x01
0x1b0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b0f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b12: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b1e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b2a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b2e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b33: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b3c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b42: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b4b: mov_imm:
	regs[5] = 0xfa81137a, opcode= 0x01
0x1b51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b54: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b5a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1b66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b69: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b6f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b72: mov_imm:
	regs[5] = 0xf35dc30d, opcode= 0x01
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b81: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b84: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b8a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b90: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b99: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ba2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1bb7: mov_imm:
	regs[5] = 0x1a55e604, opcode= 0x01
0x1bbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bc6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1bc9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bcc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1be1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1be4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1be7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1bea: mov_imm:
	regs[5] = 0xffdc1488, opcode= 0x01
0x1bf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bf9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c08: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c14: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c1d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c26: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c2c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c2f: mov_imm:
	regs[5] = 0x47a42b07, opcode= 0x01
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c3f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c44: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c47: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c50: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c65: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c71: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c74: mov_imm:
	regs[5] = 0x8ee2c68e, opcode= 0x01
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ca1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ca4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ca7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1caa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cb0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1cb3: mov_imm:
	regs[5] = 0xdc2cdefd, opcode= 0x01
0x1cb9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cc2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1cc5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1cc8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cdd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ce9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1cec: mov_imm:
	regs[5] = 0xf9c3caa5, opcode= 0x01
0x1cf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cf5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1cf8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1cfe: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1d04: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d0d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d1c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d28: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d2b: mov_imm:
	regs[5] = 0x9c17c8ba, opcode= 0x01
0x1d31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d34: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d3a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d43: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d49: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d4c: mov_imm:
	regs[5] = 0xdd278ec9, opcode= 0x01
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d61: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d64: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1d6a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1d70: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d73: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1d79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d7c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d82: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d85: mov_imm:
	regs[5] = 0x5f166faf, opcode= 0x01
0x1d8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d8e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d91: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d94: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1da0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1da3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1da6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1da9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1dac: mov_imm:
	regs[5] = 0xf0c4e167, opcode= 0x01
0x1db2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1db5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1dbe: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1dc4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dcd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1dd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1dd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1dd6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ddc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ddf: mov_imm:
	regs[5] = 0xb5c30b39, opcode= 0x01
0x1de5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1df1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1df4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1df7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1dfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e03: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e0f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e12: mov_imm:
	regs[5] = 0x626bbf0d, opcode= 0x01
0x1e18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e1b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e24: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e2a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e30: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e33: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e48: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e4e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e51: mov_imm:
	regs[5] = 0x5385f799, opcode= 0x01
0x1e57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e60: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e63: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e66: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1e6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e6f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e76: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e7b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e7e: mov_imm:
	regs[5] = 0xac64c653, opcode= 0x01
0x1e84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e96: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e9c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ea5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ea8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1eab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1eae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1eb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ebe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ec3: mov_imm:
	regs[5] = 0xc26b1e98, opcode= 0x01
0x1ec9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ecc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1ecf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ed2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ed5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ed8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1eed: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ef0: mov_imm:
	regs[5] = 0xa8464192, opcode= 0x01
0x1ef6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ef9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f0e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f1a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f1d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f2c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f32: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f35: mov_imm:
	regs[5] = 0x6f5b1e07, opcode= 0x01
0x1f3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f3e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f47: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f4a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f5f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f65: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f6e: mov_imm:
	regs[5] = 0x7cf6af87, opcode= 0x01
0x1f74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f77: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f7a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f80: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f8c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f8f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1f9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f9e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fa4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1fa7: mov_imm:
	regs[5] = 0x8d9f00e6, opcode= 0x01
0x1fad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fb0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fb9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1fbc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1fc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fcb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fd1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1fd4: mov_imm:
	regs[5] = 0xba9b75b7, opcode= 0x01
0x1fda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fe3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1fe6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1fec: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1ff2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ff5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ff8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x1ffb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2004: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2007: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x200a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x200d: mov_imm:
	regs[5] = 0xe0886fbd, opcode= 0x01
0x2013: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2016: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2019: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x201c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2025: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2028: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x202b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x202e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2031: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2034: mov_imm:
	regs[5] = 0x501c5351, opcode= 0x01
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2040: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2043: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2046: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x204c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2052: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2055: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2058: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x205b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2064: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2067: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2070: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2073: mov_imm:
	regs[5] = 0x9ad55a81, opcode= 0x01
0x2079: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x207c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x207f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2082: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2085: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2088: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x208b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x208e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2097: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x209a: mov_imm:
	regs[5] = 0x578e8255, opcode= 0x01
0x20a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20a3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20a6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x20c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20d0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20d3: mov_imm:
	regs[5] = 0x3591b248, opcode= 0x01
0x20d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20e2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2100: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2109: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x210c: mov_imm:
	regs[5] = 0xabb894e9, opcode= 0x01
0x2112: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2115: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2118: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x211e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2124: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x08
0x213c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x213f: mov_imm:
	regs[5] = 0x8f0924ae, opcode= 0x01
0x2145: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2148: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x214b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x214e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2151: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2154: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x08
0x215d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2169: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x216c: mov_imm:
	regs[5] = 0xef5fee21, opcode= 0x01
0x2172: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x08
0x217b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x217e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2184: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2190: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2193: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2196: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2199: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x219c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21ae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x21b1: mov_imm:
	regs[5] = 0x9b303093, opcode= 0x01
0x21b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21c0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x21c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x21cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21cf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21db: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x21de: mov_imm:
	regs[5] = 0xe1d09ad5, opcode= 0x01
0x21e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21e7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21f0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x21f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21fc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2202: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2205: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2208: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x220b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x220e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2211: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2214: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2217: mov_imm:
	regs[5] = 0x50b57435, opcode= 0x01
0x221d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2226: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2229: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x222c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x222f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2232: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2235: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2238: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x223b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x223e: mov_imm:
	regs[5] = 0x8da4638, opcode= 0x01
0x2244: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2247: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x224a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2250: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2256: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2259: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x225c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x225f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2262: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2265: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2268: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x226b: mov_imm:
	regs[5] = 0x1d01bce0, opcode= 0x01
0x2271: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2274: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2277: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x227a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x227d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2280: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2283: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2286: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2289: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x228c: mov_imm:
	regs[5] = 0x3b8ccdb2, opcode= 0x01
0x2293: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2298: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x229b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x229e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x22a4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x22aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22ad: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x22b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22c2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x22c5: mov_imm:
	regs[5] = 0xf365d6f8, opcode= 0x01
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22ce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22e0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x22e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22e9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x22f8: mov_imm:
	regs[5] = 0xe46910de, opcode= 0x01
0x22fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2301: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x230a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2310: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2319: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x231c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x231f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2322: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2325: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2328: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x232b: mov_imm:
	regs[5] = 0x35c9ee18, opcode= 0x01
0x2331: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2334: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2337: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2340: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2343: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2346: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2349: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2352: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2355: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2358: mov_imm:
	regs[5] = 0xe5b14655, opcode= 0x01
0x235e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2361: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2364: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x236a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2370: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2373: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2376: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x237f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2382: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2386: jmp_imm:
	pc += 0x1, opcode= 0x08
0x238b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x238e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2391: mov_imm:
	regs[5] = 0xd6097dc, opcode= 0x01
0x2397: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23a0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x23a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x23b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23b5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23c7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23ca: mov_imm:
	regs[5] = 0x4c003827, opcode= 0x01
0x23d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23d3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x23d6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23e2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x23e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23ee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23f1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x23f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2400: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2403: mov_imm:
	regs[5] = 0xaf18d3ca, opcode= 0x01
0x2409: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x240f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2412: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2415: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2418: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2421: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x08
0x242a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2433: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x08
0x243c: mov_imm:
	regs[5] = 0x84a1c7f8, opcode= 0x01
0x2442: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x08
0x244b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2454: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2460: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2466: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2469: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x246c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x246f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2478: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x247b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x247e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2481: mov_imm:
	regs[5] = 0xff1f5a06, opcode= 0x01
0x2487: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x248a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x248d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2496: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2499: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x249c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x249f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x24a8: mov_imm:
	regs[5] = 0x1e7e65e1, opcode= 0x01
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24b1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ba: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24c6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x24cc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24d5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24e4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24f0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24f9: mov_imm:
	regs[5] = 0xb063a58b, opcode= 0x01
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2505: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2508: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2511: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2514: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2517: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x251a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x251d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2529: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x252c: mov_imm:
	regs[5] = 0x3bf0a8d8, opcode= 0x01
0x2532: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2535: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2538: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x253e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2544: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2547: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2553: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2556: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x256b: mov_imm:
	regs[5] = 0xf42f719a, opcode= 0x01
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x08
0x257a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x257d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2580: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x258f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2598: mov_imm:
	regs[5] = 0x61b7d78c, opcode= 0x01
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25a7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x25aa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x25b0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x25b6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25dd: mov_imm:
	regs[5] = 0x5b5a546, opcode= 0x01
0x25e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25ec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25ef: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25f8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2601: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2604: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2607: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x260a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x260d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2610: mov_imm:
	regs[5] = 0xf1b5516b, opcode= 0x01
0x2616: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x261c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2628: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2634: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2637: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2640: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2643: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2646: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2649: mov_imm:
	regs[5] = 0x8b99be4, opcode= 0x01
0x264f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2658: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x265b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x265e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2667: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x266d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2671: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2676: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x267a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x267f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2682: mov_imm:
	regs[5] = 0xc09dc721, opcode= 0x01
0x2688: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x268b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2694: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26a0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x26a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x26cd: mov_imm:
	regs[5] = 0xee468398, opcode= 0x01
0x26d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26d6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x26ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26fd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2700: mov_imm:
	regs[5] = 0x6745fda0, opcode= 0x01
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x08
0x270c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2710: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2715: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2718: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x271e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2724: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2727: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x272a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x272d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2730: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2733: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2736: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2739: mov_imm:
	regs[5] = 0x85b49e33, opcode= 0x01
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2745: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2748: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x274b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2754: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2760: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2763: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2766: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x276f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2778: mov_imm:
	regs[5] = 0x385904c7, opcode= 0x01
0x277e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2781: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2784: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x278a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2790: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2793: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x08
0x279c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x27be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27c3: mov_imm:
	regs[5] = 0x568e5b05, opcode= 0x01
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27cf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27d2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27e1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x27e4: mov_imm:
	regs[5] = 0x4e2f1be3, opcode= 0x01
0x27ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x27f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x27fc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2802: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2806: jmp_imm:
	pc += 0x1, opcode= 0x08
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2814: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2818: jmp_imm:
	pc += 0x1, opcode= 0x08
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2823: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2826: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2829: mov_imm:
	regs[5] = 0xe72a8825, opcode= 0x01
0x2830: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2839: jmp_imm:
	pc += 0x1, opcode= 0x08
0x283e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2841: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x08
0x284a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2853: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2856: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2859: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x285c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x285f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2862: mov_imm:
	regs[5] = 0x9e530423, opcode= 0x01
0x2868: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x286b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x286e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2874: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2880: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2883: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2886: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x288f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2892: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2895: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x289b: mov_imm:
	regs[5] = 0x74c28f4c, opcode= 0x01
0x28a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28a4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x28a8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28ad: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28b0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x28b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28bf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x28c2: mov_imm:
	regs[5] = 0x9fcdda80, opcode= 0x01
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x28ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x28d4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x28db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28e3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28f2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x28fb: mov_imm:
	regs[5] = 0x7c12acdb, opcode= 0x01
0x2901: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2910: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2919: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2922: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2925: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2928: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x292c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2931: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x08
0x293a: mov_imm:
	regs[5] = 0x7a2a4435, opcode= 0x01
0x2940: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2949: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x294c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2958: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x295e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2967: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x296a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x296d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2970: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2973: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2976: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2979: mov_imm:
	regs[5] = 0x5a419f85, opcode= 0x01
0x297f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2982: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x08
0x298b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2994: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2997: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x299a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x299d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29a9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x29ac: mov_imm:
	regs[5] = 0x70d905f4, opcode= 0x01
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29bb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29c4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29d0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x29d6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29d9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x29df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29e2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29e8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29f1: mov_imm:
	regs[5] = 0x34ee98ba, opcode= 0x01
0x29f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a00: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a03: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a0c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a1b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a27: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a2a: mov_imm:
	regs[5] = 0x9e15429b, opcode= 0x01
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a39: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a3c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a42: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2a48: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a4b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a54: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a58: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a60: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a63: mov_imm:
	regs[5] = 0x74c41a17, opcode= 0x01
0x2a69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a6c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a6f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a72: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2a78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a81: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a87: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a8a: mov_imm:
	regs[5] = 0xb2b8b297, opcode= 0x01
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a99: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aa2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ab4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ab7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2aba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ac3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2acc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ad5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ad8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2adc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ae1: mov_imm:
	regs[5] = 0x9fa06551, opcode= 0x01
0x2ae7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2aea: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2aed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2af6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2af9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2afd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b06: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b0b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b11: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b14: mov_imm:
	regs[5] = 0x368b9298, opcode= 0x01
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b23: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b26: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2b2c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b38: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b3b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b56: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b5f: mov_imm:
	regs[5] = 0x7531de90, opcode= 0x01
0x2b65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b83: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b8f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b92: mov_imm:
	regs[5] = 0x30a3ad34, opcode= 0x01
0x2b98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b9b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ba4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2baa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2bb0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bb3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2bb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2bb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bc2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2bd1: mov_imm:
	regs[5] = 0x27cb365a, opcode= 0x01
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2be0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2be3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2be6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2be9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c01: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c0a: mov_imm:
	regs[5] = 0x8e0bcd01, opcode= 0x01
0x2c10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c13: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c22: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c28: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c31: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c40: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c43: mov_imm:
	regs[5] = 0xc3075d39, opcode= 0x01
0x2c49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c4c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c6d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c70: mov_imm:
	regs[5] = 0x2a666616, opcode= 0x01
0x2c76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c79: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c7c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c82: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c88: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c8b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2c91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c94: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c9a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c9d: mov_imm:
	regs[5] = 0x4cfb7dfc, opcode= 0x01
0x2ca3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ca6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ca9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cb2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2cb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2cb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cc1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cc7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2cca: mov_imm:
	regs[5] = 0xdd6e13f7, opcode= 0x01
0x2cd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2cfa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d06: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d09: mov_imm:
	regs[5] = 0xa6befbdf, opcode= 0x01
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d18: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d1b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d1e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d33: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d39: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d3c: mov_imm:
	regs[5] = 0x14d41a87, opcode= 0x01
0x2d42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d46: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d4b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d4e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d54: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2d5a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d63: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2d6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d72: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d78: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d7c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d81: mov_imm:
	regs[5] = 0x5fc669fb, opcode= 0x01
0x2d87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2da5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2da8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2db7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2dba: mov_imm:
	regs[5] = 0x80fe7c94, opcode= 0x01
0x2dc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dc3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2dc6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dd2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2dd8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ddb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ddf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2de4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ded: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2df1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2df6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2df9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dfc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2dff: mov_imm:
	regs[5] = 0x60126b98, opcode= 0x01
0x2e05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e08: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e0b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e0e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e12: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e23: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e29: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e32: mov_imm:
	regs[5] = 0x127af961, opcode= 0x01
0x2e38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e3b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e44: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e4a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e56: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e59: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e68: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e7a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e7d: mov_imm:
	regs[5] = 0x24d5636d, opcode= 0x01
0x2e83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e86: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e8f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e92: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ea1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ea4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ea7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2eaa: mov_imm:
	regs[5] = 0x7af3735c, opcode= 0x01
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ec8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ecb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ece: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ed7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ee3: mov_imm:
	regs[5] = 0xffe377ad, opcode= 0x01
0x2ee9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2eef: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ef2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ef5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2efe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f01: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f07: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f10: mov_imm:
	regs[5] = 0x91736601, opcode= 0x01
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f19: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f1c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f22: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f2e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f3a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f40: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f43: mov_imm:
	regs[5] = 0xacb3bdb4, opcode= 0x01
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f64: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f79: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f7c: mov_imm:
	regs[5] = 0x9e39d278, opcode= 0x01
0x2f82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f85: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f8e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2fb5: mov_imm:
	regs[5] = 0x51e2beb3, opcode= 0x01
0x2fbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x2fd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fd9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fe2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fe5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fe8: mov_imm:
	regs[5] = 0xd213d6c7, opcode= 0x01
0x2fef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3024: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x302a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x302d: mov_imm:
	regs[5] = 0x6fa2695c, opcode= 0x01
0x3033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x08
0x303c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x303f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x304b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3057: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3060: mov_imm:
	regs[5] = 0xcbc0baec, opcode= 0x01
0x3066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3069: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x306c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3072: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3078: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x307b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x08
0x308d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3090: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30a5: mov_imm:
	regs[5] = 0x42b6f77c, opcode= 0x01
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30bd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x30cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30cf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30db: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x30de: mov_imm:
	regs[5] = 0x4ca56f46, opcode= 0x01
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30f6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x30fc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3108: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x310b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3114: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3117: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x311a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x311d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3120: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3123: mov_imm:
	regs[5] = 0xf490c882, opcode= 0x01
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x312f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3138: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x313b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x313e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3144: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x08
0x314d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3153: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3156: mov_imm:
	regs[5] = 0xdf9272a4, opcode= 0x01
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3165: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x08
0x316e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3174: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x317a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x317d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3183: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3186: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x318f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3192: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3195: mov_imm:
	regs[5] = 0xbebd0b6f, opcode= 0x01
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31aa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31b3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x31b6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x31bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31bf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31c8: mov_imm:
	regs[5] = 0xb72706bd, opcode= 0x01
0x31ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x31d4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x31da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x31e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31e3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x31e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31f2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3201: mov_imm:
	regs[5] = 0x848aa33e, opcode= 0x01
0x3207: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x320a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3213: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3216: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x321c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x321f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3222: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3225: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3228: mov_imm:
	regs[5] = 0xe5143071, opcode= 0x01
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x08
0x323d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3240: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3246: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x324c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3255: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3258: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x325b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3264: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x08
0x326d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3270: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3279: mov_imm:
	regs[5] = 0x211d8b3, opcode= 0x01
0x327f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3282: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3285: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3288: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x328c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x08
0x329a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x329d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32a3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32a6: mov_imm:
	regs[5] = 0xe0047bf3, opcode= 0x01
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32b5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x32b8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32c4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x32ca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32cd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x32d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32d6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32dc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x32df: mov_imm:
	regs[5] = 0x32dce948, opcode= 0x01
0x32e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32e8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x32fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3300: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3303: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3306: mov_imm:
	regs[5] = 0x189ccb89, opcode= 0x01
0x330c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x330f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3312: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3318: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3324: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3327: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x332a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x332d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3336: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x333c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x333f: mov_imm:
	regs[5] = 0xa036d64e, opcode= 0x01
0x3345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3348: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x334b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x335a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x335e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3363: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x336a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x336f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3372: mov_imm:
	regs[5] = 0xb9a7d667, opcode= 0x01
0x3378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3381: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3384: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x338a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3390: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3393: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3396: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3399: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x339f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33a5: mov_imm:
	regs[5] = 0x53d1f20c, opcode= 0x01
0x33ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x33b1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33b4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x33ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33bd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33d2: mov_imm:
	regs[5] = 0xb4185ea6, opcode= 0x01
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33ea: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x33f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33fc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3405: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3411: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3414: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3420: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3429: mov_imm:
	regs[5] = 0x9f7647c9, opcode= 0x01
0x342f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3432: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3435: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3438: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x343b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x343e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3441: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3444: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x08
0x344d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3456: mov_imm:
	regs[5] = 0x1cde335f, opcode= 0x01
0x345c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3460: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3465: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3468: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x346e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3474: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3477: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x347a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x347d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3480: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3483: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3486: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3489: mov_imm:
	regs[5] = 0x100f8967, opcode= 0x01
0x348f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3492: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3495: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3498: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x34b0: mov_imm:
	regs[5] = 0xdaca23f3, opcode= 0x01
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34b9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34c2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x34c8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x34ce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x34d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34da: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34e6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34e9: mov_imm:
	regs[5] = 0xc31ff357, opcode= 0x01
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3501: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3504: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x350a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x350d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3519: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x351c: mov_imm:
	regs[5] = 0x376f0c84, opcode= 0x01
0x3522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3525: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x08
0x352e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3534: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x353a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3543: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x354c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x354f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x08
0x355b: mov_imm:
	regs[5] = 0xc4ee85a4, opcode= 0x01
0x3561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3564: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3568: jmp_imm:
	pc += 0x1, opcode= 0x08
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3570: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x357c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x357f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3588: mov_imm:
	regs[5] = 0xda6a8d43, opcode= 0x01
0x358e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3592: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3597: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x359a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x35a0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x35a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x35a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d3: mov_imm:
	regs[5] = 0xd86283f5, opcode= 0x01
0x35d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35e2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x35e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x35f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35fd: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3600: mov_imm:
	regs[5] = 0x456290b9, opcode= 0x01
0x3606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x360a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x360f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3618: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3624: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x362a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x362d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x08
0x363c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x363f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3642: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3645: mov_imm:
	regs[5] = 0xa991d0e2, opcode= 0x01
0x364b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x364e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3651: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3654: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x365a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x365d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3660: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3663: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3666: mov_imm:
	regs[5] = 0x4b3b52cf, opcode= 0x01
0x366c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x366f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3672: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3678: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3684: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3687: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x368a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x368d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3690: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3693: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3696: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3699: mov_imm:
	regs[5] = 0x6529c9d3, opcode= 0x01
0x369f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36a2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x36ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x36d2: mov_imm:
	regs[5] = 0x49ffee53, opcode= 0x01
0x36d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36de: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x36e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36ea: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x36f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x36f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x36fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3708: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x370c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3711: mov_imm:
	regs[5] = 0xabc3bac5, opcode= 0x01
0x3718: jmp_imm:
	pc += 0x1, opcode= 0x08
0x371d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3720: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3723: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x08
0x372c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x372f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3732: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3735: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3738: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x373b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x373e: mov_imm:
	regs[5] = 0xd89dbc58, opcode= 0x01
0x3744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x08
0x374d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3750: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3757: jmp_imm:
	pc += 0x1, opcode= 0x08
0x375c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3768: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x376b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x376e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3780: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3786: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3789: mov_imm:
	regs[5] = 0x40dec964, opcode= 0x01
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3798: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x379b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x379e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x37a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x04
0x37a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x37a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x37aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x37ae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x37b6: mov_imm:
	regs[5] = 0xc4143c9f, opcode= 0x01
0x37bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x37bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x37c2: mov_imm:
	regs[30] = 0x341aae30, opcode= 0x01
0x37c8: mov_imm:
	regs[31] = 0x70117b78, opcode= 0x01
0x37cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x37d4: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x37d7: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
