#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x145e6c4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x145e69780 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x145ebd770_0 .net "active", 0 0, L_0x145ec7e20;  1 drivers
v0x145ebd820_0 .var "clk", 0 0;
v0x145ebd8b0_0 .var "clk_enable", 0 0;
v0x145ebd940_0 .net "data_address", 31 0, L_0x145ec6590;  1 drivers
v0x145ebd9d0_0 .net "data_read", 0 0, L_0x145ec4630;  1 drivers
v0x145ebdaa0_0 .var "data_readdata", 31 0;
v0x145ebdb30_0 .net "data_write", 0 0, L_0x145ec44f0;  1 drivers
v0x145ebdbe0_0 .net "data_writedata", 31 0, L_0x145ec6140;  1 drivers
v0x145ebdc90_0 .net "instr_address", 31 0, L_0x145ec7c70;  1 drivers
v0x145ebddc0_0 .var "instr_readdata", 31 0;
v0x145ebde50_0 .net "register_v0", 31 0, L_0x145ec60d0;  1 drivers
v0x145ebdf20_0 .var "reset", 0 0;
S_0x145e967c0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x145e69780;
 .timescale 0 0;
v0x145e9cf10_0 .var "ex_imm", 31 0;
v0x145eb2620_0 .var "expected", 31 0;
v0x145eb26c0_0 .var "i", 4 0;
v0x145eb2770_0 .var "imm", 15 0;
v0x145eb2820_0 .var "imm_instr", 31 0;
v0x145eb2910_0 .var "opcode", 5 0;
v0x145eb29c0_0 .var "rs", 4 0;
v0x145eb2a70_0 .var "rt", 4 0;
v0x145eb2b20_0 .var "test", 31 0;
v0x145eb2c30_0 .var "test_imm", 15 0;
E_0x145e96da0 .event posedge, v0x145eb4a80_0;
S_0x145eb2ce0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x145e69780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x145ec1180 .functor OR 1, L_0x145ec0e10, L_0x145ec1040, C4<0>, C4<0>;
L_0x145ec1270 .functor BUFZ 1, L_0x145ec0930, C4<0>, C4<0>, C4<0>;
L_0x145ec1320 .functor BUFZ 1, L_0x145ec0a50, C4<0>, C4<0>, C4<0>;
L_0x145ec13d0 .functor BUFZ 1, L_0x145ec0a50, C4<0>, C4<0>, C4<0>;
L_0x145ec1880 .functor AND 1, L_0x145ec0930, L_0x145ec1990, C4<1>, C4<1>;
L_0x145ec1b20 .functor OR 1, L_0x145ec1880, L_0x145ec1600, C4<0>, C4<0>;
L_0x145ec1c10 .functor OR 1, L_0x145ec1b20, L_0x145ec18f0, C4<0>, C4<0>;
L_0x145ec1d40 .functor OR 1, L_0x145ec1c10, L_0x145ec2e50, C4<0>, C4<0>;
L_0x145ec1df0 .functor OR 1, L_0x145ec1d40, L_0x145ec28d0, C4<0>, C4<0>;
L_0x145ec1ef0 .functor BUFZ 1, L_0x145ec0b70, C4<0>, C4<0>, C4<0>;
L_0x145ec2780 .functor AND 1, L_0x145ec2310, L_0x145ec2430, C4<1>, C4<1>;
L_0x145ec28d0 .functor OR 1, L_0x145ec20a0, L_0x145ec2780, C4<0>, C4<0>;
L_0x145ec2e50 .functor AND 1, L_0x145ec2610, L_0x145ec2a60, C4<1>, C4<1>;
L_0x145ec3400 .functor OR 1, L_0x145ec2d00, L_0x145ec3050, C4<0>, C4<0>;
L_0x145ec3c00 .functor OR 1, L_0x145ec3590, L_0x145ec37f0, C4<0>, C4<0>;
L_0x145ec2f40 .functor AND 1, L_0x145ec3250, L_0x145ec3c00, C4<1>, C4<1>;
L_0x145ec3e90 .functor OR 1, L_0x145ec3ae0, L_0x145ec3fc0, C4<0>, C4<0>;
L_0x145ec4310 .functor OR 1, L_0x145ec3e90, L_0x145ec4270, C4<0>, C4<0>;
L_0x145ec43c0 .functor AND 1, L_0x145ec0930, L_0x145ec4310, C4<1>, C4<1>;
L_0x145ec40a0 .functor AND 1, L_0x145ec0930, L_0x145ec4590, C4<1>, C4<1>;
L_0x145ec47c0 .functor AND 1, L_0x145ec0930, L_0x145ec4110, C4<1>, C4<1>;
L_0x145ec4630 .functor BUFZ 1, L_0x145ec1320, C4<0>, C4<0>, C4<0>;
L_0x145ec4ee0 .functor AND 1, L_0x145ec7e20, L_0x145ec1df0, C4<1>, C4<1>;
L_0x145ec5430 .functor OR 1, L_0x145ec28d0, L_0x145ec2e50, C4<0>, C4<0>;
L_0x145ec6140 .functor BUFZ 32, L_0x145ec5fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145ec62c0 .functor BUFZ 32, L_0x145ec5d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145ec5370 .functor BUFZ 32, L_0x145ec5fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145ec6590 .functor BUFZ 32, v0x145eb3cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145ec7200 .functor AND 1, v0x145ebd8b0_0, L_0x145ec43c0, C4<1>, C4<1>;
L_0x145ec7360 .functor AND 1, L_0x145ec7200, v0x145ebb780_0, C4<1>, C4<1>;
L_0x145ec7c70 .functor BUFZ 32, v0x145eb4b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145ec7e20 .functor BUFZ 1, v0x145ebb780_0, C4<0>, C4<0>, C4<0>;
L_0x145ec7270 .functor AND 1, v0x145ebd8b0_0, v0x145ebb780_0, C4<1>, C4<1>;
v0x145eb7100_0 .net *"_ivl_100", 31 0, L_0x145ec29c0;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb7190_0 .net *"_ivl_103", 25 0, L_0x148088490;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb7220_0 .net/2u *"_ivl_104", 31 0, L_0x1480884d8;  1 drivers
v0x145eb72b0_0 .net *"_ivl_106", 0 0, L_0x145ec2610;  1 drivers
v0x145eb7340_0 .net *"_ivl_109", 5 0, L_0x145ec2c60;  1 drivers
L_0x148088520 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x145eb73e0_0 .net/2u *"_ivl_110", 5 0, L_0x148088520;  1 drivers
v0x145eb7490_0 .net *"_ivl_112", 0 0, L_0x145ec2a60;  1 drivers
v0x145eb7530_0 .net *"_ivl_116", 31 0, L_0x145ec2fb0;  1 drivers
L_0x148088568 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb75e0_0 .net *"_ivl_119", 25 0, L_0x148088568;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x145eb76f0_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x145eb77a0_0 .net/2u *"_ivl_120", 31 0, L_0x1480885b0;  1 drivers
v0x145eb7850_0 .net *"_ivl_122", 0 0, L_0x145ec2d00;  1 drivers
v0x145eb78f0_0 .net *"_ivl_124", 31 0, L_0x145ec31b0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb79a0_0 .net *"_ivl_127", 25 0, L_0x1480885f8;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x145eb7a50_0 .net/2u *"_ivl_128", 31 0, L_0x148088640;  1 drivers
v0x145eb7b00_0 .net *"_ivl_130", 0 0, L_0x145ec3050;  1 drivers
v0x145eb7ba0_0 .net *"_ivl_134", 31 0, L_0x145ec34f0;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb7d30_0 .net *"_ivl_137", 25 0, L_0x148088688;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb7dc0_0 .net/2u *"_ivl_138", 31 0, L_0x1480886d0;  1 drivers
v0x145eb7e70_0 .net *"_ivl_140", 0 0, L_0x145ec3250;  1 drivers
v0x145eb7f10_0 .net *"_ivl_143", 5 0, L_0x145ec3750;  1 drivers
L_0x148088718 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x145eb7fc0_0 .net/2u *"_ivl_144", 5 0, L_0x148088718;  1 drivers
v0x145eb8070_0 .net *"_ivl_146", 0 0, L_0x145ec3590;  1 drivers
v0x145eb8110_0 .net *"_ivl_149", 5 0, L_0x145ec3940;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x145eb81c0_0 .net/2u *"_ivl_150", 5 0, L_0x148088760;  1 drivers
v0x145eb8270_0 .net *"_ivl_152", 0 0, L_0x145ec37f0;  1 drivers
v0x145eb8310_0 .net *"_ivl_155", 0 0, L_0x145ec3c00;  1 drivers
v0x145eb83b0_0 .net *"_ivl_159", 1 0, L_0x145ec3db0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x145eb8460_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x145eb8510_0 .net/2u *"_ivl_160", 1 0, L_0x1480887a8;  1 drivers
v0x145eb85c0_0 .net *"_ivl_162", 0 0, L_0x145ec3ae0;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x145eb8660_0 .net/2u *"_ivl_164", 5 0, L_0x1480887f0;  1 drivers
v0x145eb8710_0 .net *"_ivl_166", 0 0, L_0x145ec3fc0;  1 drivers
v0x145eb7c40_0 .net *"_ivl_169", 0 0, L_0x145ec3e90;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x145eb89a0_0 .net/2u *"_ivl_170", 5 0, L_0x148088838;  1 drivers
v0x145eb8a30_0 .net *"_ivl_172", 0 0, L_0x145ec4270;  1 drivers
v0x145eb8ac0_0 .net *"_ivl_175", 0 0, L_0x145ec4310;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x145eb8b50_0 .net/2u *"_ivl_178", 5 0, L_0x148088880;  1 drivers
v0x145eb8bf0_0 .net *"_ivl_180", 0 0, L_0x145ec4590;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x145eb8c90_0 .net/2u *"_ivl_184", 5 0, L_0x1480888c8;  1 drivers
v0x145eb8d40_0 .net *"_ivl_186", 0 0, L_0x145ec4110;  1 drivers
L_0x148088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145eb8de0_0 .net/2u *"_ivl_190", 0 0, L_0x148088910;  1 drivers
v0x145eb8e90_0 .net *"_ivl_20", 31 0, L_0x145ec0cb0;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x145eb8f40_0 .net/2u *"_ivl_200", 4 0, L_0x148088958;  1 drivers
v0x145eb8ff0_0 .net *"_ivl_203", 4 0, L_0x145ec4b40;  1 drivers
v0x145eb90a0_0 .net *"_ivl_205", 4 0, L_0x145ec4be0;  1 drivers
v0x145eb9150_0 .net *"_ivl_206", 4 0, L_0x145ec4fa0;  1 drivers
v0x145eb9200_0 .net *"_ivl_213", 0 0, L_0x145ec5430;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x145eb92a0_0 .net/2u *"_ivl_214", 31 0, L_0x1480889a0;  1 drivers
v0x145eb9350_0 .net *"_ivl_216", 31 0, L_0x145ec54a0;  1 drivers
v0x145eb9400_0 .net *"_ivl_218", 31 0, L_0x145ec55a0;  1 drivers
v0x145eb94b0_0 .net *"_ivl_220", 31 0, L_0x145ec5220;  1 drivers
v0x145eb9560_0 .net *"_ivl_222", 31 0, L_0x145ec5860;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb9610_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x145eb96c0_0 .net *"_ivl_235", 0 0, L_0x145ec7200;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x145eb9760_0 .net/2u *"_ivl_238", 31 0, L_0x148088ac0;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x145eb9810_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x145eb98c0_0 .net *"_ivl_243", 15 0, L_0x145ec5900;  1 drivers
v0x145eb9970_0 .net *"_ivl_244", 17 0, L_0x145ec59a0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145eb9a20_0 .net *"_ivl_247", 1 0, L_0x148088b08;  1 drivers
v0x145eb9ad0_0 .net *"_ivl_250", 15 0, L_0x145ec7720;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145eb9b80_0 .net *"_ivl_252", 1 0, L_0x148088b50;  1 drivers
v0x145eb9c30_0 .net *"_ivl_255", 0 0, L_0x145ec7510;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x145eb9ce0_0 .net/2u *"_ivl_256", 13 0, L_0x148088b98;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb9d90_0 .net/2u *"_ivl_258", 13 0, L_0x148088be0;  1 drivers
v0x145eb87c0_0 .net *"_ivl_26", 0 0, L_0x145ec0e10;  1 drivers
v0x145eb8860_0 .net *"_ivl_260", 13 0, L_0x145ec75f0;  1 drivers
v0x145eb8910_0 .net *"_ivl_28", 31 0, L_0x145ec0f30;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb9e40_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x145eb9ef0_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x145eb9fa0_0 .net *"_ivl_34", 0 0, L_0x145ec1040;  1 drivers
v0x145eba040_0 .net *"_ivl_4", 31 0, L_0x145ec07a0;  1 drivers
v0x145eba0f0_0 .net *"_ivl_45", 2 0, L_0x145ec1440;  1 drivers
L_0x148088250 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x145eba1a0_0 .net/2u *"_ivl_46", 2 0, L_0x148088250;  1 drivers
v0x145eba250_0 .net *"_ivl_51", 2 0, L_0x145ec16e0;  1 drivers
L_0x148088298 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x145eba300_0 .net/2u *"_ivl_52", 2 0, L_0x148088298;  1 drivers
v0x145eba3b0_0 .net *"_ivl_57", 0 0, L_0x145ec1990;  1 drivers
v0x145eba450_0 .net *"_ivl_59", 0 0, L_0x145ec1880;  1 drivers
v0x145eba4f0_0 .net *"_ivl_61", 0 0, L_0x145ec1b20;  1 drivers
v0x145eba590_0 .net *"_ivl_63", 0 0, L_0x145ec1c10;  1 drivers
v0x145eba630_0 .net *"_ivl_65", 0 0, L_0x145ec1d40;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eba6d0_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x145eba780_0 .net *"_ivl_70", 31 0, L_0x145ec1f80;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eba830_0 .net *"_ivl_73", 25 0, L_0x1480882e0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x145eba8e0_0 .net/2u *"_ivl_74", 31 0, L_0x148088328;  1 drivers
v0x145eba990_0 .net *"_ivl_76", 0 0, L_0x145ec20a0;  1 drivers
v0x145ebaa30_0 .net *"_ivl_78", 31 0, L_0x145ec2270;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145ebaae0_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145ebab90_0 .net *"_ivl_81", 25 0, L_0x148088370;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x145ebac40_0 .net/2u *"_ivl_82", 31 0, L_0x1480883b8;  1 drivers
v0x145ebacf0_0 .net *"_ivl_84", 0 0, L_0x145ec2310;  1 drivers
v0x145ebad90_0 .net *"_ivl_87", 0 0, L_0x145ec24d0;  1 drivers
v0x145ebae40_0 .net *"_ivl_88", 31 0, L_0x145ec2570;  1 drivers
L_0x148088400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145ebaef0_0 .net *"_ivl_91", 30 0, L_0x148088400;  1 drivers
L_0x148088448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x145ebafa0_0 .net/2u *"_ivl_92", 31 0, L_0x148088448;  1 drivers
v0x145ebb050_0 .net *"_ivl_94", 0 0, L_0x145ec2430;  1 drivers
v0x145ebb0f0_0 .net *"_ivl_97", 0 0, L_0x145ec2780;  1 drivers
v0x145ebb190_0 .net "active", 0 0, L_0x145ec7e20;  alias, 1 drivers
v0x145ebb230_0 .net "alu_op1", 31 0, L_0x145ec62c0;  1 drivers
v0x145ebb2d0_0 .net "alu_op2", 31 0, L_0x145ec5370;  1 drivers
v0x145ebb370_0 .net "alui_instr", 0 0, L_0x145ec1600;  1 drivers
v0x145ebb410_0 .net "b_flag", 0 0, v0x145eb38f0_0;  1 drivers
v0x145ebb4c0_0 .net "b_imm", 17 0, L_0x145ec7800;  1 drivers
v0x145ebb550_0 .net "b_offset", 31 0, L_0x145ec7b90;  1 drivers
v0x145ebb5e0_0 .net "clk", 0 0, v0x145ebd820_0;  1 drivers
v0x145ebb6f0_0 .net "clk_enable", 0 0, v0x145ebd8b0_0;  1 drivers
v0x145ebb780_0 .var "cpu_active", 0 0;
v0x145ebb810_0 .net "curr_addr", 31 0, v0x145eb4b10_0;  1 drivers
v0x145ebb8a0_0 .net "curr_addr_p4", 31 0, L_0x145ec73d0;  1 drivers
v0x145ebb930_0 .net "data_address", 31 0, L_0x145ec6590;  alias, 1 drivers
v0x145ebb9c0_0 .net "data_read", 0 0, L_0x145ec4630;  alias, 1 drivers
v0x145ebba50_0 .net "data_readdata", 31 0, v0x145ebdaa0_0;  1 drivers
v0x145ebbb00_0 .net "data_write", 0 0, L_0x145ec44f0;  alias, 1 drivers
v0x145ebbba0_0 .net "data_writedata", 31 0, L_0x145ec6140;  alias, 1 drivers
v0x145ebbc50_0 .net "funct_code", 5 0, L_0x145ec0660;  1 drivers
v0x145ebbd00_0 .net "hi_out", 31 0, v0x145eb5160_0;  1 drivers
v0x145ebbdc0_0 .net "hl_reg_enable", 0 0, L_0x145ec7360;  1 drivers
v0x145ebbe90_0 .net "instr_address", 31 0, L_0x145ec7c70;  alias, 1 drivers
v0x145ebbf30_0 .net "instr_opcode", 5 0, L_0x145ec05a0;  1 drivers
v0x145ebbfe0_0 .net "instr_readdata", 31 0, v0x145ebddc0_0;  1 drivers
v0x145ebc080_0 .net "j_imm", 0 0, L_0x145ec3400;  1 drivers
v0x145ebc110_0 .net "j_reg", 0 0, L_0x145ec2f40;  1 drivers
v0x145ebc1b0_0 .net "l_type", 0 0, L_0x145ec18f0;  1 drivers
v0x145ebc250_0 .net "link_const", 0 0, L_0x145ec28d0;  1 drivers
v0x145ebc2f0_0 .net "link_reg", 0 0, L_0x145ec2e50;  1 drivers
v0x145ebc390_0 .net "lo_out", 31 0, v0x145eb5870_0;  1 drivers
v0x145ebc450_0 .net "lw", 0 0, L_0x145ec0a50;  1 drivers
v0x145ebc4e0_0 .net "mem_read", 0 0, L_0x145ec1320;  1 drivers
v0x145ebc580_0 .net "mem_to_reg", 0 0, L_0x145ec13d0;  1 drivers
v0x145ebc620_0 .net "mem_write", 0 0, L_0x145ec1ef0;  1 drivers
v0x145ebc6c0_0 .net "memaddroffset", 31 0, v0x145eb3cb0_0;  1 drivers
v0x145ebc780_0 .net "mfhi", 0 0, L_0x145ec40a0;  1 drivers
v0x145ebc810_0 .net "mflo", 0 0, L_0x145ec47c0;  1 drivers
v0x145ebc8b0_0 .net "movefrom", 0 0, L_0x145ec1180;  1 drivers
v0x145ebc950_0 .net "muldiv", 0 0, L_0x145ec43c0;  1 drivers
v0x145ebc9f0_0 .var "next_instr_addr", 31 0;
v0x145ebcab0_0 .net "pc_enable", 0 0, L_0x145ec7270;  1 drivers
v0x145ebcb60_0 .net "r_format", 0 0, L_0x145ec0930;  1 drivers
v0x145ebcbf0_0 .net "reg_a_read_data", 31 0, L_0x145ec5d30;  1 drivers
v0x145ebcca0_0 .net "reg_a_read_index", 4 0, L_0x145ec4ca0;  1 drivers
v0x145ebcd50_0 .net "reg_b_read_data", 31 0, L_0x145ec5fe0;  1 drivers
v0x145ebce00_0 .net "reg_b_read_index", 4 0, L_0x145ec4d40;  1 drivers
v0x145ebceb0_0 .net "reg_dst", 0 0, L_0x145ec1270;  1 drivers
v0x145ebcf40_0 .net "reg_write", 0 0, L_0x145ec1df0;  1 drivers
v0x145ebcfe0_0 .net "reg_write_data", 31 0, L_0x145ec5700;  1 drivers
v0x145ebd0a0_0 .net "reg_write_enable", 0 0, L_0x145ec4ee0;  1 drivers
v0x145ebd150_0 .net "reg_write_index", 4 0, L_0x145ec5100;  1 drivers
v0x145ebd200_0 .net "register_v0", 31 0, L_0x145ec60d0;  alias, 1 drivers
v0x145ebd2b0_0 .net "reset", 0 0, v0x145ebdf20_0;  1 drivers
v0x145ebd3c0_0 .net "result", 31 0, v0x145eb4100_0;  1 drivers
v0x145ebd470_0 .net "result_hi", 31 0, v0x145eb3aa0_0;  1 drivers
v0x145ebd500_0 .net "result_lo", 31 0, v0x145eb3c00_0;  1 drivers
v0x145ebd5d0_0 .net "sw", 0 0, L_0x145ec0b70;  1 drivers
E_0x145eb28b0/0 .event edge, v0x145eb38f0_0, v0x145ebb8a0_0, v0x145ebb550_0, v0x145ebc080_0;
E_0x145eb28b0/1 .event edge, v0x145eb3b50_0, v0x145ebc110_0, v0x145eb6530_0;
E_0x145eb28b0 .event/or E_0x145eb28b0/0, E_0x145eb28b0/1;
L_0x145ec05a0 .part v0x145ebddc0_0, 26, 6;
L_0x145ec0660 .part v0x145ebddc0_0, 0, 6;
L_0x145ec07a0 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x148088010;
L_0x145ec0930 .cmp/eq 32, L_0x145ec07a0, L_0x148088058;
L_0x145ec0a50 .cmp/eq 6, L_0x145ec05a0, L_0x1480880a0;
L_0x145ec0b70 .cmp/eq 6, L_0x145ec05a0, L_0x1480880e8;
L_0x145ec0cb0 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x148088130;
L_0x145ec0e10 .cmp/eq 32, L_0x145ec0cb0, L_0x148088178;
L_0x145ec0f30 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x1480881c0;
L_0x145ec1040 .cmp/eq 32, L_0x145ec0f30, L_0x148088208;
L_0x145ec1440 .part L_0x145ec05a0, 3, 3;
L_0x145ec1600 .cmp/eq 3, L_0x145ec1440, L_0x148088250;
L_0x145ec16e0 .part L_0x145ec05a0, 3, 3;
L_0x145ec18f0 .cmp/eq 3, L_0x145ec16e0, L_0x148088298;
L_0x145ec1990 .reduce/nor L_0x145ec43c0;
L_0x145ec1f80 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x1480882e0;
L_0x145ec20a0 .cmp/eq 32, L_0x145ec1f80, L_0x148088328;
L_0x145ec2270 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x148088370;
L_0x145ec2310 .cmp/eq 32, L_0x145ec2270, L_0x1480883b8;
L_0x145ec24d0 .part v0x145ebddc0_0, 20, 1;
L_0x145ec2570 .concat [ 1 31 0 0], L_0x145ec24d0, L_0x148088400;
L_0x145ec2430 .cmp/eq 32, L_0x145ec2570, L_0x148088448;
L_0x145ec29c0 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x148088490;
L_0x145ec2610 .cmp/eq 32, L_0x145ec29c0, L_0x1480884d8;
L_0x145ec2c60 .part v0x145ebddc0_0, 0, 6;
L_0x145ec2a60 .cmp/eq 6, L_0x145ec2c60, L_0x148088520;
L_0x145ec2fb0 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x148088568;
L_0x145ec2d00 .cmp/eq 32, L_0x145ec2fb0, L_0x1480885b0;
L_0x145ec31b0 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x1480885f8;
L_0x145ec3050 .cmp/eq 32, L_0x145ec31b0, L_0x148088640;
L_0x145ec34f0 .concat [ 6 26 0 0], L_0x145ec05a0, L_0x148088688;
L_0x145ec3250 .cmp/eq 32, L_0x145ec34f0, L_0x1480886d0;
L_0x145ec3750 .part v0x145ebddc0_0, 0, 6;
L_0x145ec3590 .cmp/eq 6, L_0x145ec3750, L_0x148088718;
L_0x145ec3940 .part v0x145ebddc0_0, 0, 6;
L_0x145ec37f0 .cmp/eq 6, L_0x145ec3940, L_0x148088760;
L_0x145ec3db0 .part L_0x145ec0660, 3, 2;
L_0x145ec3ae0 .cmp/eq 2, L_0x145ec3db0, L_0x1480887a8;
L_0x145ec3fc0 .cmp/eq 6, L_0x145ec0660, L_0x1480887f0;
L_0x145ec4270 .cmp/eq 6, L_0x145ec0660, L_0x148088838;
L_0x145ec4590 .cmp/eq 6, L_0x145ec0660, L_0x148088880;
L_0x145ec4110 .cmp/eq 6, L_0x145ec0660, L_0x1480888c8;
L_0x145ec44f0 .functor MUXZ 1, L_0x148088910, L_0x145ec1ef0, L_0x145ec7e20, C4<>;
L_0x145ec4ca0 .part v0x145ebddc0_0, 21, 5;
L_0x145ec4d40 .part v0x145ebddc0_0, 16, 5;
L_0x145ec4b40 .part v0x145ebddc0_0, 11, 5;
L_0x145ec4be0 .part v0x145ebddc0_0, 16, 5;
L_0x145ec4fa0 .functor MUXZ 5, L_0x145ec4be0, L_0x145ec4b40, L_0x145ec1270, C4<>;
L_0x145ec5100 .functor MUXZ 5, L_0x145ec4fa0, L_0x148088958, L_0x145ec28d0, C4<>;
L_0x145ec54a0 .arith/sum 32, L_0x145ec73d0, L_0x1480889a0;
L_0x145ec55a0 .functor MUXZ 32, v0x145eb4100_0, v0x145ebdaa0_0, L_0x145ec13d0, C4<>;
L_0x145ec5220 .functor MUXZ 32, L_0x145ec55a0, v0x145eb5870_0, L_0x145ec47c0, C4<>;
L_0x145ec5860 .functor MUXZ 32, L_0x145ec5220, v0x145eb5160_0, L_0x145ec40a0, C4<>;
L_0x145ec5700 .functor MUXZ 32, L_0x145ec5860, L_0x145ec54a0, L_0x145ec5430, C4<>;
L_0x145ec73d0 .arith/sum 32, v0x145eb4b10_0, L_0x148088ac0;
L_0x145ec5900 .part v0x145ebddc0_0, 0, 16;
L_0x145ec59a0 .concat [ 16 2 0 0], L_0x145ec5900, L_0x148088b08;
L_0x145ec7720 .part L_0x145ec59a0, 0, 16;
L_0x145ec7800 .concat [ 2 16 0 0], L_0x148088b50, L_0x145ec7720;
L_0x145ec7510 .part L_0x145ec7800, 17, 1;
L_0x145ec75f0 .functor MUXZ 14, L_0x148088be0, L_0x148088b98, L_0x145ec7510, C4<>;
L_0x145ec7b90 .concat [ 18 14 0 0], L_0x145ec7800, L_0x145ec75f0;
S_0x145eb3070 .scope module, "cpu_alu" "alu" 4 148, 5 1 0, S_0x145eb2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x145eb33c0_0 .net *"_ivl_10", 15 0, L_0x145ec39e0;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145eb3480_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x145eb3530_0 .net *"_ivl_17", 15 0, L_0x145ec6e90;  1 drivers
v0x145eb35f0_0 .net *"_ivl_5", 0 0, L_0x145ec66a0;  1 drivers
v0x145eb36a0_0 .net *"_ivl_6", 15 0, L_0x145ec6740;  1 drivers
v0x145eb3790_0 .net *"_ivl_9", 15 0, L_0x145ec68f0;  1 drivers
v0x145eb3840_0 .net "addr_rt", 4 0, L_0x145ec7100;  1 drivers
v0x145eb38f0_0 .var "b_flag", 0 0;
v0x145eb3990_0 .net "funct", 5 0, L_0x145ec6600;  1 drivers
v0x145eb3aa0_0 .var "hi", 31 0;
v0x145eb3b50_0 .net "instructionword", 31 0, v0x145ebddc0_0;  alias, 1 drivers
v0x145eb3c00_0 .var "lo", 31 0;
v0x145eb3cb0_0 .var "memaddroffset", 31 0;
v0x145eb3d60_0 .var "multresult", 63 0;
v0x145eb3e10_0 .net "op1", 31 0, L_0x145ec62c0;  alias, 1 drivers
v0x145eb3ec0_0 .net "op2", 31 0, L_0x145ec5370;  alias, 1 drivers
v0x145eb3f70_0 .net "opcode", 5 0, L_0x145ec61f0;  1 drivers
v0x145eb4100_0 .var "result", 31 0;
v0x145eb4190_0 .net "shamt", 4 0, L_0x145ec7060;  1 drivers
v0x145eb4240_0 .net/s "sign_op1", 31 0, L_0x145ec62c0;  alias, 1 drivers
v0x145eb4300_0 .net/s "sign_op2", 31 0, L_0x145ec5370;  alias, 1 drivers
v0x145eb4390_0 .net "simmediatedata", 31 0, L_0x145ec6df0;  1 drivers
v0x145eb4420_0 .net "simmediatedatas", 31 0, L_0x145ec6df0;  alias, 1 drivers
v0x145eb44b0_0 .net "uimmediatedata", 31 0, L_0x145ec6f30;  1 drivers
v0x145eb4540_0 .net "unsign_op1", 31 0, L_0x145ec62c0;  alias, 1 drivers
v0x145eb4610_0 .net "unsign_op2", 31 0, L_0x145ec5370;  alias, 1 drivers
v0x145eb46f0_0 .var "unsigned_result", 31 0;
E_0x145eb3330/0 .event edge, v0x145eb3f70_0, v0x145eb3990_0, v0x145eb3ec0_0, v0x145eb4190_0;
E_0x145eb3330/1 .event edge, v0x145eb3e10_0, v0x145eb3d60_0, v0x145eb3840_0, v0x145eb4390_0;
E_0x145eb3330/2 .event edge, v0x145eb44b0_0, v0x145eb46f0_0;
E_0x145eb3330 .event/or E_0x145eb3330/0, E_0x145eb3330/1, E_0x145eb3330/2;
L_0x145ec61f0 .part v0x145ebddc0_0, 26, 6;
L_0x145ec6600 .part v0x145ebddc0_0, 0, 6;
L_0x145ec66a0 .part v0x145ebddc0_0, 15, 1;
LS_0x145ec6740_0_0 .concat [ 1 1 1 1], L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0;
LS_0x145ec6740_0_4 .concat [ 1 1 1 1], L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0;
LS_0x145ec6740_0_8 .concat [ 1 1 1 1], L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0;
LS_0x145ec6740_0_12 .concat [ 1 1 1 1], L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0, L_0x145ec66a0;
L_0x145ec6740 .concat [ 4 4 4 4], LS_0x145ec6740_0_0, LS_0x145ec6740_0_4, LS_0x145ec6740_0_8, LS_0x145ec6740_0_12;
L_0x145ec68f0 .part v0x145ebddc0_0, 0, 16;
L_0x145ec39e0 .concat [ 16 0 0 0], L_0x145ec68f0;
L_0x145ec6df0 .concat [ 16 16 0 0], L_0x145ec39e0, L_0x145ec6740;
L_0x145ec6e90 .part v0x145ebddc0_0, 0, 16;
L_0x145ec6f30 .concat [ 16 16 0 0], L_0x145ec6e90, L_0x148088a78;
L_0x145ec7060 .part v0x145ebddc0_0, 6, 5;
L_0x145ec7100 .part v0x145ebddc0_0, 16, 5;
S_0x145eb4840 .scope module, "cpu_pc" "pc" 4 225, 6 1 0, S_0x145eb2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x145eb4a80_0 .net "clk", 0 0, v0x145ebd820_0;  alias, 1 drivers
v0x145eb4b10_0 .var "curr_addr", 31 0;
v0x145eb4bb0_0 .net "enable", 0 0, L_0x145ec7270;  alias, 1 drivers
v0x145eb4c60_0 .net "next_addr", 31 0, v0x145ebc9f0_0;  1 drivers
v0x145eb4d10_0 .net "reset", 0 0, v0x145ebdf20_0;  alias, 1 drivers
S_0x145eb4e70 .scope module, "hi" "hl_reg" 4 175, 7 1 0, S_0x145eb2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x145eb50b0_0 .net "clk", 0 0, v0x145ebd820_0;  alias, 1 drivers
v0x145eb5160_0 .var "data", 31 0;
v0x145eb5200_0 .net "data_in", 31 0, v0x145eb3aa0_0;  alias, 1 drivers
v0x145eb52d0_0 .net "data_out", 31 0, v0x145eb5160_0;  alias, 1 drivers
v0x145eb5370_0 .net "enable", 0 0, L_0x145ec7360;  alias, 1 drivers
v0x145eb5450_0 .net "reset", 0 0, v0x145ebdf20_0;  alias, 1 drivers
S_0x145eb5550 .scope module, "lo" "hl_reg" 4 167, 7 1 0, S_0x145eb2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x145eb5790_0 .net "clk", 0 0, v0x145ebd820_0;  alias, 1 drivers
v0x145eb5870_0 .var "data", 31 0;
v0x145eb5910_0 .net "data_in", 31 0, v0x145eb3c00_0;  alias, 1 drivers
v0x145eb59e0_0 .net "data_out", 31 0, v0x145eb5870_0;  alias, 1 drivers
v0x145eb5a70_0 .net "enable", 0 0, L_0x145ec7360;  alias, 1 drivers
v0x145eb5b40_0 .net "reset", 0 0, v0x145ebdf20_0;  alias, 1 drivers
S_0x145eb5c80 .scope module, "register" "regfile" 4 114, 8 1 0, S_0x145eb2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x145ec5d30 .functor BUFZ 32, L_0x145ec5b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145ec5fe0 .functor BUFZ 32, L_0x145ec5e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145eb6900_2 .array/port v0x145eb6900, 2;
L_0x145ec60d0 .functor BUFZ 32, v0x145eb6900_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145eb5ff0_0 .net *"_ivl_0", 31 0, L_0x145ec5b70;  1 drivers
v0x145eb6080_0 .net *"_ivl_10", 6 0, L_0x145ec5ec0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145eb6110_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x145eb61b0_0 .net *"_ivl_2", 6 0, L_0x145ec5c10;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145eb6260_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x145eb6350_0 .net *"_ivl_8", 31 0, L_0x145ec5e20;  1 drivers
v0x145eb6400_0 .net "r_clk", 0 0, v0x145ebd820_0;  alias, 1 drivers
v0x145eb6490_0 .net "r_clk_enable", 0 0, v0x145ebd8b0_0;  alias, 1 drivers
v0x145eb6530_0 .net "read_data1", 31 0, L_0x145ec5d30;  alias, 1 drivers
v0x145eb6640_0 .net "read_data2", 31 0, L_0x145ec5fe0;  alias, 1 drivers
v0x145eb66f0_0 .net "read_reg1", 4 0, L_0x145ec4ca0;  alias, 1 drivers
v0x145eb67a0_0 .net "read_reg2", 4 0, L_0x145ec4d40;  alias, 1 drivers
v0x145eb6850_0 .net "register_v0", 31 0, L_0x145ec60d0;  alias, 1 drivers
v0x145eb6900 .array "registers", 0 31, 31 0;
v0x145eb6ca0_0 .net "reset", 0 0, v0x145ebdf20_0;  alias, 1 drivers
v0x145eb6d30_0 .net "write_control", 0 0, L_0x145ec4ee0;  alias, 1 drivers
v0x145eb6dd0_0 .net "write_data", 31 0, L_0x145ec5700;  alias, 1 drivers
v0x145eb6f60_0 .net "write_reg", 4 0, L_0x145ec5100;  alias, 1 drivers
L_0x145ec5b70 .array/port v0x145eb6900, L_0x145ec5c10;
L_0x145ec5c10 .concat [ 5 2 0 0], L_0x145ec4ca0, L_0x1480889e8;
L_0x145ec5e20 .array/port v0x145eb6900, L_0x145ec5ec0;
L_0x145ec5ec0 .concat [ 5 2 0 0], L_0x145ec4d40, L_0x148088a30;
S_0x145e690e0 .scope module, "alu_tb" "alu_tb" 9 1;
 .timescale 0 0;
v0x145ebf740_0 .net "bflag", 0 0, v0x145ebe7f0_0;  1 drivers
v0x145ebf7f0_0 .net "hi", 31 0, v0x145ebe9a0_0;  1 drivers
v0x145ebf880_0 .var "imm", 15 0;
v0x145ebf910_0 .var "imm_instr", 31 0;
v0x145ebf9b0_0 .var "instword", 31 0;
v0x145ebfa90_0 .net "lo", 31 0, v0x145ebeb00_0;  1 drivers
v0x145ebfb40_0 .var "opA", 31 0;
v0x145ebfbd0_0 .var "opB", 31 0;
v0x145ebfc70_0 .var "opcode", 5 0;
v0x145ebfda0_0 .net "result", 31 0, v0x145ebf000_0;  1 drivers
v0x145ebfe60_0 .var "rs", 4 0;
v0x145ebfef0_0 .var "rt", 4 0;
S_0x145ebdfb0 .scope module, "dut" "alu" 9 82, 5 1 0, S_0x145e690e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x145ebe2f0_0 .net *"_ivl_10", 15 0, L_0x145ec8710;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x145ebe3a0_0 .net/2u *"_ivl_14", 15 0, L_0x148088c28;  1 drivers
v0x145ebe440_0 .net *"_ivl_17", 15 0, L_0x145ec8850;  1 drivers
v0x145ebe4f0_0 .net *"_ivl_5", 0 0, L_0x145ec8140;  1 drivers
v0x145ebe5a0_0 .net *"_ivl_6", 15 0, L_0x145ec8260;  1 drivers
v0x145ebe690_0 .net *"_ivl_9", 15 0, L_0x145ec8410;  1 drivers
v0x145ebe740_0 .net "addr_rt", 4 0, L_0x145ec8ac0;  1 drivers
v0x145ebe7f0_0 .var "b_flag", 0 0;
v0x145ebe890_0 .net "funct", 5 0, L_0x145ec80a0;  1 drivers
v0x145ebe9a0_0 .var "hi", 31 0;
v0x145ebea50_0 .net "instructionword", 31 0, v0x145ebf9b0_0;  1 drivers
v0x145ebeb00_0 .var "lo", 31 0;
v0x145ebebb0_0 .var "memaddroffset", 31 0;
v0x145ebec60_0 .var "multresult", 63 0;
v0x145ebed10_0 .net "op1", 31 0, v0x145ebfb40_0;  1 drivers
v0x145ebedc0_0 .net "op2", 31 0, v0x145ebfbd0_0;  1 drivers
v0x145ebee70_0 .net "opcode", 5 0, L_0x145ec7d20;  1 drivers
v0x145ebf000_0 .var "result", 31 0;
v0x145ebf090_0 .net "shamt", 4 0, L_0x145ec8a20;  1 drivers
v0x145ebf140_0 .net/s "sign_op1", 31 0, v0x145ebfb40_0;  alias, 1 drivers
v0x145ebf200_0 .net/s "sign_op2", 31 0, v0x145ebfbd0_0;  alias, 1 drivers
v0x145ebf290_0 .net "simmediatedata", 31 0, L_0x145ec87b0;  1 drivers
v0x145ebf320_0 .net "simmediatedatas", 31 0, L_0x145ec87b0;  alias, 1 drivers
v0x145ebf3b0_0 .net "uimmediatedata", 31 0, L_0x145ec88f0;  1 drivers
v0x145ebf440_0 .net "unsign_op1", 31 0, v0x145ebfb40_0;  alias, 1 drivers
v0x145ebf510_0 .net "unsign_op2", 31 0, v0x145ebfbd0_0;  alias, 1 drivers
v0x145ebf5f0_0 .var "unsigned_result", 31 0;
E_0x145ebe270/0 .event edge, v0x145ebee70_0, v0x145ebe890_0, v0x145ebedc0_0, v0x145ebf090_0;
E_0x145ebe270/1 .event edge, v0x145ebed10_0, v0x145ebec60_0, v0x145ebe740_0, v0x145ebf290_0;
E_0x145ebe270/2 .event edge, v0x145ebf3b0_0, v0x145ebf5f0_0;
E_0x145ebe270 .event/or E_0x145ebe270/0, E_0x145ebe270/1, E_0x145ebe270/2;
L_0x145ec7d20 .part v0x145ebf9b0_0, 26, 6;
L_0x145ec80a0 .part v0x145ebf9b0_0, 0, 6;
L_0x145ec8140 .part v0x145ebf9b0_0, 15, 1;
LS_0x145ec8260_0_0 .concat [ 1 1 1 1], L_0x145ec8140, L_0x145ec8140, L_0x145ec8140, L_0x145ec8140;
LS_0x145ec8260_0_4 .concat [ 1 1 1 1], L_0x145ec8140, L_0x145ec8140, L_0x145ec8140, L_0x145ec8140;
LS_0x145ec8260_0_8 .concat [ 1 1 1 1], L_0x145ec8140, L_0x145ec8140, L_0x145ec8140, L_0x145ec8140;
LS_0x145ec8260_0_12 .concat [ 1 1 1 1], L_0x145ec8140, L_0x145ec8140, L_0x145ec8140, L_0x145ec8140;
L_0x145ec8260 .concat [ 4 4 4 4], LS_0x145ec8260_0_0, LS_0x145ec8260_0_4, LS_0x145ec8260_0_8, LS_0x145ec8260_0_12;
L_0x145ec8410 .part v0x145ebf9b0_0, 0, 16;
L_0x145ec8710 .concat [ 16 0 0 0], L_0x145ec8410;
L_0x145ec87b0 .concat [ 16 16 0 0], L_0x145ec8710, L_0x145ec8260;
L_0x145ec8850 .part v0x145ebf9b0_0, 0, 16;
L_0x145ec88f0 .concat [ 16 16 0 0], L_0x145ec8850, L_0x148088c28;
L_0x145ec8a20 .part v0x145ebf9b0_0, 6, 5;
L_0x145ec8ac0 .part v0x145ebf9b0_0, 16, 5;
S_0x145e9b470 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x145ebff80_0 .net "clk", 0 0, o0x1480537f0;  0 drivers
o0x148053820 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x145ec0020_0 .net "data_address", 31 0, o0x148053820;  0 drivers
o0x148053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x145ec00d0_0 .net "data_read", 0 0, o0x148053850;  0 drivers
v0x145ec0180_0 .var "data_readdata", 31 0;
o0x1480538b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x145ec0230_0 .net "data_write", 0 0, o0x1480538b0;  0 drivers
o0x1480538e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x145ec0310_0 .net "data_writedata", 31 0, o0x1480538e0;  0 drivers
S_0x145e9b0d0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x148053a30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x145ec0450_0 .net "instr_address", 31 0, o0x148053a30;  0 drivers
v0x145ec04f0_0 .var "instr_readdata", 31 0;
    .scope S_0x145eb5c80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145eb6900, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x145eb5c80;
T_1 ;
    %wait E_0x145e96da0;
    %load/vec4 v0x145eb6ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x145eb6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x145eb6d30_0;
    %load/vec4 v0x145eb6f60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x145eb6dd0_0;
    %load/vec4 v0x145eb6f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145eb6900, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x145eb3070;
T_2 ;
    %wait E_0x145eb3330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %load/vec4 v0x145eb3f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x145eb3990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x145eb4300_0;
    %ix/getv 4, v0x145eb4190_0;
    %shiftl 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x145eb4300_0;
    %ix/getv 4, v0x145eb4190_0;
    %shiftr 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x145eb4300_0;
    %ix/getv 4, v0x145eb4190_0;
    %shiftr/s 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x145eb4300_0;
    %load/vec4 v0x145eb4540_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x145eb4300_0;
    %load/vec4 v0x145eb4540_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x145eb4300_0;
    %load/vec4 v0x145eb4540_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x145eb4240_0;
    %pad/s 64;
    %load/vec4 v0x145eb4300_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x145eb3d60_0, 0, 64;
    %load/vec4 v0x145eb3d60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x145eb3aa0_0, 0, 32;
    %load/vec4 v0x145eb3d60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x145eb3c00_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x145eb4540_0;
    %pad/u 64;
    %load/vec4 v0x145eb4610_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x145eb3d60_0, 0, 64;
    %load/vec4 v0x145eb3d60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x145eb3aa0_0, 0, 32;
    %load/vec4 v0x145eb3d60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x145eb3c00_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4300_0;
    %mod/s;
    %store/vec4 v0x145eb3aa0_0, 0, 32;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4300_0;
    %div/s;
    %store/vec4 v0x145eb3c00_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %mod;
    %store/vec4 v0x145eb3aa0_0, 0, 32;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %div;
    %store/vec4 v0x145eb3c00_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x145eb3e10_0;
    %store/vec4 v0x145eb3aa0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x145eb3e10_0;
    %store/vec4 v0x145eb3c00_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4300_0;
    %add;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %add;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %sub;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %and;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %or;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %xor;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %or;
    %inv;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4610_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x145eb3840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x145eb4240_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x145eb4240_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x145eb4240_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x145eb4240_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4300_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb3ec0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x145eb4240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x145eb4240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145eb38f0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb4420_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb44b0_0;
    %and;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb44b0_0;
    %or;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x145eb4540_0;
    %load/vec4 v0x145eb44b0_0;
    %xor;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x145eb44b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x145eb46f0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x145eb4240_0;
    %load/vec4 v0x145eb4390_0;
    %add;
    %store/vec4 v0x145eb3cb0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x145eb46f0_0;
    %store/vec4 v0x145eb4100_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x145eb5550;
T_3 ;
    %wait E_0x145e96da0;
    %load/vec4 v0x145eb5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145eb5870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x145eb5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x145eb5910_0;
    %assign/vec4 v0x145eb5870_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x145eb4e70;
T_4 ;
    %wait E_0x145e96da0;
    %load/vec4 v0x145eb5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145eb5160_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x145eb5370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x145eb5200_0;
    %assign/vec4 v0x145eb5160_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x145eb4840;
T_5 ;
    %wait E_0x145e96da0;
    %load/vec4 v0x145eb4d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x145eb4b10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x145eb4bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x145eb4c60_0;
    %assign/vec4 v0x145eb4b10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x145eb2ce0;
T_6 ;
    %wait E_0x145eb28b0;
    %load/vec4 v0x145ebb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x145ebb8a0_0;
    %load/vec4 v0x145ebb550_0;
    %add;
    %store/vec4 v0x145ebc9f0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x145ebc080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x145ebb8a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x145ebbfe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x145ebc9f0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x145ebc110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x145ebcbf0_0;
    %store/vec4 v0x145ebc9f0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x145ebb8a0_0;
    %store/vec4 v0x145ebc9f0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x145eb2ce0;
T_7 ;
    %wait E_0x145e96da0;
    %load/vec4 v0x145ebd2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebb780_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x145ebb810_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x145ebb780_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x145e69780;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebd820_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x145ebd820_0;
    %inv;
    %store/vec4 v0x145ebd820_0, 0, 1;
    %delay 4, 0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x145e69780;
T_9 ;
    %fork t_1, S_0x145e967c0;
    %jmp t_0;
    .scope S_0x145e967c0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebdf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebd8b0_0, 0, 1;
    %wait E_0x145e96da0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebdf20_0, 0, 1;
    %wait E_0x145e96da0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x145eb26c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x145ebdaa0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x145eb2910_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145eb29c0_0, 0, 5;
    %load/vec4 v0x145eb26c0_0;
    %store/vec4 v0x145eb2a70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145eb2770_0, 0, 16;
    %load/vec4 v0x145eb2910_0;
    %load/vec4 v0x145eb29c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145eb2a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145eb2770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x145eb2820_0, 0, 32;
    %load/vec4 v0x145eb2820_0;
    %store/vec4 v0x145ebddc0_0, 0, 32;
    %load/vec4 v0x145ebdaa0_0;
    %load/vec4 v0x145eb26c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x145ebdaa0_0, 0, 32;
    %wait E_0x145e96da0;
    %delay 2, 0;
    %load/vec4 v0x145ebdb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_9.3 ;
    %load/vec4 v0x145ebd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_9.5 ;
    %load/vec4 v0x145eb26c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x145eb26c0_0, 0, 5;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x145eb26c0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x145eb2910_0, 0, 6;
    %load/vec4 v0x145eb26c0_0;
    %store/vec4 v0x145eb29c0_0, 0, 5;
    %load/vec4 v0x145eb26c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x145eb2a70_0, 0, 5;
    %load/vec4 v0x145eb26c0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x145eb2770_0, 0, 16;
    %load/vec4 v0x145eb2910_0;
    %load/vec4 v0x145eb29c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145eb2a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145eb2770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x145eb2820_0, 0, 32;
    %load/vec4 v0x145eb2820_0;
    %store/vec4 v0x145ebddc0_0, 0, 32;
    %wait E_0x145e96da0;
    %delay 2, 0;
    %load/vec4 v0x145eb26c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x145eb26c0_0, 0, 5;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x145eb26c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x145eb2b20_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x145eb2910_0, 0, 6;
    %load/vec4 v0x145eb26c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x145eb29c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x145eb2a70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145eb2770_0, 0, 16;
    %load/vec4 v0x145eb2910_0;
    %load/vec4 v0x145eb29c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145eb2a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145eb2770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x145eb2820_0, 0, 32;
    %load/vec4 v0x145eb2820_0;
    %store/vec4 v0x145ebddc0_0, 0, 32;
    %wait E_0x145e96da0;
    %delay 2, 0;
    %load/vec4 v0x145eb26c0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x145eb2c30_0, 0, 16;
    %load/vec4 v0x145eb2c30_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %load/vec4 v0x145eb2c30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x145e9cf10_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x145e9cf10_0 {0 0 0};
    %load/vec4 v0x145eb2b20_0;
    %load/vec4 v0x145eb26c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x145eb2b20_0, 0, 32;
    %load/vec4 v0x145eb2b20_0;
    %load/vec4 v0x145e9cf10_0;
    %add;
    %store/vec4 v0x145eb2620_0, 0, 32;
    %load/vec4 v0x145ebde50_0;
    %load/vec4 v0x145eb2620_0;
    %cmp/e;
    %jmp/0xz  T_9.12, 4;
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x145eb2620_0, v0x145ebde50_0 {0 0 0};
T_9.13 ;
    %load/vec4 v0x145eb26c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x145eb26c0_0, 0, 5;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x145e69780;
t_0 %join;
    %end;
    .thread T_9;
    .scope S_0x145ebdfb0;
T_10 ;
    %wait E_0x145ebe270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %load/vec4 v0x145ebee70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %jmp T_10.22;
T_10.0 ;
    %load/vec4 v0x145ebe890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.43, 6;
    %jmp T_10.44;
T_10.23 ;
    %load/vec4 v0x145ebf200_0;
    %ix/getv 4, v0x145ebf090_0;
    %shiftl 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.24 ;
    %load/vec4 v0x145ebf200_0;
    %ix/getv 4, v0x145ebf090_0;
    %shiftr 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.25 ;
    %load/vec4 v0x145ebf200_0;
    %ix/getv 4, v0x145ebf090_0;
    %shiftr/s 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.26 ;
    %load/vec4 v0x145ebf200_0;
    %load/vec4 v0x145ebf440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.27 ;
    %load/vec4 v0x145ebf200_0;
    %load/vec4 v0x145ebf440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.28 ;
    %load/vec4 v0x145ebf200_0;
    %load/vec4 v0x145ebf440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.29 ;
    %load/vec4 v0x145ebf140_0;
    %pad/s 64;
    %load/vec4 v0x145ebf200_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x145ebec60_0, 0, 64;
    %load/vec4 v0x145ebec60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x145ebe9a0_0, 0, 32;
    %load/vec4 v0x145ebec60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x145ebeb00_0, 0, 32;
    %jmp T_10.44;
T_10.30 ;
    %load/vec4 v0x145ebf440_0;
    %pad/u 64;
    %load/vec4 v0x145ebf510_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x145ebec60_0, 0, 64;
    %load/vec4 v0x145ebec60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x145ebe9a0_0, 0, 32;
    %load/vec4 v0x145ebec60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x145ebeb00_0, 0, 32;
    %jmp T_10.44;
T_10.31 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf200_0;
    %mod/s;
    %store/vec4 v0x145ebe9a0_0, 0, 32;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf200_0;
    %div/s;
    %store/vec4 v0x145ebeb00_0, 0, 32;
    %jmp T_10.44;
T_10.32 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %mod;
    %store/vec4 v0x145ebe9a0_0, 0, 32;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %div;
    %store/vec4 v0x145ebeb00_0, 0, 32;
    %jmp T_10.44;
T_10.33 ;
    %load/vec4 v0x145ebed10_0;
    %store/vec4 v0x145ebe9a0_0, 0, 32;
    %jmp T_10.44;
T_10.34 ;
    %load/vec4 v0x145ebed10_0;
    %store/vec4 v0x145ebeb00_0, 0, 32;
    %jmp T_10.44;
T_10.35 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf200_0;
    %add;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.36 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %add;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.37 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %sub;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.38 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %and;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.39 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %or;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.40 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %xor;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.41 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %or;
    %inv;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.42 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.46, 8;
T_10.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.46, 8;
 ; End of false expr.
    %blend;
T_10.46;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.43 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.48, 8;
T_10.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.48, 8;
 ; End of false expr.
    %blend;
T_10.48;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.44;
T_10.44 ;
    %pop/vec4 1;
    %jmp T_10.22;
T_10.1 ;
    %load/vec4 v0x145ebe740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %jmp T_10.53;
T_10.49 ;
    %load/vec4 v0x145ebf140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.55;
T_10.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.55 ;
    %jmp T_10.53;
T_10.50 ;
    %load/vec4 v0x145ebf140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.57;
T_10.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.57 ;
    %jmp T_10.53;
T_10.51 ;
    %load/vec4 v0x145ebf140_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_10.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.59;
T_10.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.59 ;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x145ebf140_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_10.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.61;
T_10.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.61 ;
    %jmp T_10.53;
T_10.53 ;
    %pop/vec4 1;
    %jmp T_10.22;
T_10.2 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf200_0;
    %cmp/e;
    %jmp/0xz  T_10.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.63;
T_10.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.63 ;
    %jmp T_10.22;
T_10.3 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebedc0_0;
    %cmp/ne;
    %jmp/0xz  T_10.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.65;
T_10.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.65 ;
    %jmp T_10.22;
T_10.4 ;
    %load/vec4 v0x145ebf140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.67;
T_10.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.67 ;
    %jmp T_10.22;
T_10.5 ;
    %load/vec4 v0x145ebf140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
    %jmp T_10.69;
T_10.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145ebe7f0_0, 0, 1;
T_10.69 ;
    %jmp T_10.22;
T_10.6 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.7 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.8 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.71, 8;
T_10.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.71, 8;
 ; End of false expr.
    %blend;
T_10.71;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.9 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf320_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.73, 8;
T_10.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.73, 8;
 ; End of false expr.
    %blend;
T_10.73;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.10 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf3b0_0;
    %and;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.11 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf3b0_0;
    %or;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.12 ;
    %load/vec4 v0x145ebf440_0;
    %load/vec4 v0x145ebf3b0_0;
    %xor;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.13 ;
    %load/vec4 v0x145ebf3b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x145ebf5f0_0, 0, 32;
    %jmp T_10.22;
T_10.14 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.15 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.16 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.17 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.18 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.19 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.20 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x145ebf140_0;
    %load/vec4 v0x145ebf290_0;
    %add;
    %store/vec4 v0x145ebebb0_0, 0, 32;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %load/vec4 v0x145ebf5f0_0;
    %store/vec4 v0x145ebf000_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x145e690e0;
T_11 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x145ebfc70_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145ebfe60_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x145ebfef0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x145ebf880_0, 0, 16;
    %load/vec4 v0x145ebfc70_0;
    %load/vec4 v0x145ebfe60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145ebfef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x145ebf880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x145ebf910_0, 0, 32;
    %load/vec4 v0x145ebf910_0;
    %store/vec4 v0x145ebf9b0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x145ebfb40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145ebfbd0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 9 38 "$display", "bflag is %h", v0x145ebf740_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
