#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008738f0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000008ee8f0_0 .net "alucontrol", 3 0, v000000000086e690_0;  1 drivers
v00000000008ed4f0_0 .net "alusrca", 0 0, L_00000000008eef30;  1 drivers
v00000000008ed950_0 .net "alusrcb", 1 0, L_00000000008eddb0;  1 drivers
v00000000008ed810_0 .var "clk", 0 0;
v00000000008ee530_0 .var "funct", 5 0;
v00000000008ee670 .array "instrmem", 17 0, 31 0;
v00000000008edbd0_0 .net "iord", 0 0, L_00000000008ed9f0;  1 drivers
v00000000008ee210_0 .net "irwrite", 0 0, L_00000000008eee90;  1 drivers
v00000000008edef0_0 .var/i "iter", 31 0;
v00000000008ee350_0 .net "memtoreg", 0 0, L_00000000008ed090;  1 drivers
v00000000008eda90_0 .net "memwrite", 0 0, L_00000000008ed770;  1 drivers
v00000000008ee850_0 .var "op", 5 0;
v00000000008ee2b0_0 .net "pcen", 0 0, L_0000000000869960;  1 drivers
v00000000008ee990_0 .net "pcsrc", 1 0, L_00000000008ee3f0;  1 drivers
v00000000008edb30_0 .net "regdst", 0 0, L_00000000008ed130;  1 drivers
v00000000008edc70_0 .net "regwrite", 0 0, L_00000000008edd10;  1 drivers
v00000000008eecb0_0 .var "reset", 0 0;
v00000000008edf90_0 .var "zero", 0 0;
S_0000000000875f40 .scope module, "ctlr" "controller" 2 12, 3 1 0, S_00000000008738f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "pcen";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "irwrite";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrca";
    .port_info 10 /OUTPUT 1 "iord";
    .port_info 11 /OUTPUT 1 "memtoreg";
    .port_info 12 /OUTPUT 1 "regdst";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /OUTPUT 2 "pcsrc";
    .port_info 15 /OUTPUT 4 "alucontrol";
L_0000000000869180 .functor AND 1, v00000000008edf90_0, L_00000000008ed8b0, C4<1>, C4<1>;
L_0000000000869960 .functor OR 1, L_0000000000869180, L_00000000008eea30, C4<0>, C4<0>;
v000000000086e0f0_0 .net *"_s0", 0 0, L_0000000000869180;  1 drivers
v000000000086ea50_0 .net "alucontrol", 3 0, v000000000086e690_0;  alias, 1 drivers
v000000000086e190_0 .net "aluop", 1 0, L_00000000008eeb70;  1 drivers
v000000000086e370_0 .net "alusrca", 0 0, L_00000000008eef30;  alias, 1 drivers
v000000000086ee10_0 .net "alusrcb", 1 0, L_00000000008eddb0;  alias, 1 drivers
v000000000086eeb0_0 .net "branch", 0 0, L_00000000008ed8b0;  1 drivers
v000000000086e410_0 .net "clk", 0 0, v00000000008ed810_0;  1 drivers
v000000000086e4b0_0 .net "funct", 5 0, v00000000008ee530_0;  1 drivers
v000000000086f1d0_0 .net "iord", 0 0, L_00000000008ed9f0;  alias, 1 drivers
v000000000086e550_0 .net "irwrite", 0 0, L_00000000008eee90;  alias, 1 drivers
v000000000086e5f0_0 .net "memtoreg", 0 0, L_00000000008ed090;  alias, 1 drivers
v000000000086e730_0 .net "memwrite", 0 0, L_00000000008ed770;  alias, 1 drivers
v000000000086e910_0 .net "op", 5 0, v00000000008ee850_0;  1 drivers
v000000000086ef50_0 .net "pcen", 0 0, L_0000000000869960;  alias, 1 drivers
v000000000086eff0_0 .net "pcsrc", 1 0, L_00000000008ee3f0;  alias, 1 drivers
v000000000086f270_0 .net "pcwrite", 0 0, L_00000000008eea30;  1 drivers
v000000000086f310_0 .net "regdst", 0 0, L_00000000008ed130;  alias, 1 drivers
v00000000008ee5d0_0 .net "regwrite", 0 0, L_00000000008edd10;  alias, 1 drivers
v00000000008ed6d0_0 .net "reset", 0 0, v00000000008eecb0_0;  1 drivers
v00000000008ed270_0 .net "zero", 0 0, v00000000008edf90_0;  1 drivers
S_00000000008760d0 .scope module, "ad" "aludec" 3 16, 4 2 0, S_0000000000875f40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000000000086e690_0 .var "alucontrol", 3 0;
v000000000086ec30_0 .net "aluop", 1 0, L_00000000008eeb70;  alias, 1 drivers
v000000000086d650_0 .net "funct", 5 0, v00000000008ee530_0;  alias, 1 drivers
E_0000000000868770 .event edge, v000000000086ec30_0, v000000000086d650_0;
S_00000000008826c0 .scope module, "md" "maindec" 3 12, 5 2 0, S_0000000000875f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /OUTPUT 1 "pcwrite";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "irwrite";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "alusrca";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "regdst";
    .port_info 12 /OUTPUT 2 "alusrcb";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "aluop";
P_0000000000880400 .param/l "ADDI" 0 5 26, C4<001000>;
P_0000000000880438 .param/l "ADDIEX" 0 5 18, C4<1001>;
P_0000000000880470 .param/l "ADDIWB" 0 5 19, C4<1010>;
P_00000000008804a8 .param/l "BEQ" 0 5 25, C4<000100>;
P_00000000008804e0 .param/l "BEQEX" 0 5 17, C4<1000>;
P_0000000000880518 .param/l "DECODE" 0 5 10, C4<0001>;
P_0000000000880550 .param/l "FETCH" 0 5 9, C4<0000>;
P_0000000000880588 .param/l "J" 0 5 27, C4<000010>;
P_00000000008805c0 .param/l "JEX" 0 5 20, C4<1011>;
P_00000000008805f8 .param/l "LW" 0 5 22, C4<100011>;
P_0000000000880630 .param/l "MEMADR" 0 5 11, C4<0010>;
P_0000000000880668 .param/l "MEMRD" 0 5 12, C4<0011>;
P_00000000008806a0 .param/l "MEMWB" 0 5 13, C4<0100>;
P_00000000008806d8 .param/l "MEMWR" 0 5 14, C4<0101>;
P_0000000000880710 .param/l "RTYPE" 0 5 24, C4<000000>;
P_0000000000880748 .param/l "RTYPEEX" 0 5 15, C4<0110>;
P_0000000000880780 .param/l "RTYPEWB" 0 5 16, C4<0111>;
P_00000000008807b8 .param/l "SW" 0 5 23, C4<101011>;
v000000000086d5b0_0 .net *"_s14", 14 0, v000000000086e870_0;  1 drivers
v000000000086dbf0_0 .net "aluop", 1 0, L_00000000008eeb70;  alias, 1 drivers
v000000000086f090_0 .net "alusrca", 0 0, L_00000000008eef30;  alias, 1 drivers
v000000000086d790_0 .net "alusrcb", 1 0, L_00000000008eddb0;  alias, 1 drivers
v000000000086d6f0_0 .net "branch", 0 0, L_00000000008ed8b0;  alias, 1 drivers
v000000000086d830_0 .net "clk", 0 0, v00000000008ed810_0;  alias, 1 drivers
v000000000086e870_0 .var "controls", 14 0;
v000000000086e2d0_0 .net "iord", 0 0, L_00000000008ed9f0;  alias, 1 drivers
v000000000086dc90_0 .net "irwrite", 0 0, L_00000000008eee90;  alias, 1 drivers
v000000000086e7d0_0 .net "memtoreg", 0 0, L_00000000008ed090;  alias, 1 drivers
v000000000086f3b0_0 .net "memwrite", 0 0, L_00000000008ed770;  alias, 1 drivers
v000000000086d8d0_0 .var "nextstate", 3 0;
v000000000086df10_0 .net "op", 5 0, v00000000008ee850_0;  alias, 1 drivers
v000000000086da10_0 .net "pcsrc", 1 0, L_00000000008ee3f0;  alias, 1 drivers
v000000000086db50_0 .net "pcwrite", 0 0, L_00000000008eea30;  alias, 1 drivers
v000000000086dd30_0 .net "regdst", 0 0, L_00000000008ed130;  alias, 1 drivers
v000000000086de70_0 .net "regwrite", 0 0, L_00000000008edd10;  alias, 1 drivers
v000000000086f130_0 .net "reset", 0 0, v00000000008eecb0_0;  alias, 1 drivers
v000000000086dfb0_0 .var "state", 3 0;
E_0000000000882210 .event edge, v000000000086dfb0_0;
E_00000000008815d0 .event edge, v000000000086dfb0_0, v000000000086df10_0;
E_0000000000881ad0 .event posedge, v000000000086f130_0, v000000000086d830_0;
L_00000000008eea30 .part v000000000086e870_0, 14, 1;
L_00000000008ed770 .part v000000000086e870_0, 13, 1;
L_00000000008eee90 .part v000000000086e870_0, 12, 1;
L_00000000008edd10 .part v000000000086e870_0, 11, 1;
L_00000000008eef30 .part v000000000086e870_0, 10, 1;
L_00000000008ed8b0 .part v000000000086e870_0, 9, 1;
L_00000000008ed9f0 .part v000000000086e870_0, 8, 1;
L_00000000008ed090 .part v000000000086e870_0, 7, 1;
L_00000000008ed130 .part v000000000086e870_0, 6, 1;
L_00000000008eddb0 .part v000000000086e870_0, 4, 2;
L_00000000008ee3f0 .part v000000000086e870_0, 2, 2;
L_00000000008eeb70 .part v000000000086e870_0, 0, 2;
    .scope S_00000000008826c0;
T_0 ;
    %wait E_0000000000881ad0;
    %load/vec4 v000000000086f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086dfb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000086d8d0_0;
    %assign/vec4 v000000000086dfb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000008826c0;
T_1 ;
    %wait E_00000000008815d0;
    %load/vec4 v000000000086dfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v000000000086df10_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v000000000086df10_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086d8d0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008826c0;
T_2 ;
    %wait E_0000000000882210;
    %load/vec4 v000000000086dfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1540, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v000000000086e870_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008760d0;
T_3 ;
    %wait E_0000000000868770;
    %load/vec4 v000000000086ec30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v000000000086d650_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000086e690_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008738f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008eecb0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008eecb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008edef0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000000008738f0;
T_5 ;
    %vpi_call 2 28 "$dumpfile", "controller.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %vpi_call 2 30 "$readmemb", "memfile.dat", v00000000008ee670 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000000008738f0;
T_6 ;
    %delay 35, 0;
    %load/vec4 v00000000008edef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008edef0_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008738f0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008ed810_0, 0;
    %delay 5, 0;
    %load/vec4 v00000000008ed810_0;
    %inv;
    %store/vec4 v00000000008ed810_0, 0, 1;
    %ix/getv/s 4, v00000000008edef0_0;
    %load/vec4a v00000000008ee670, 4;
    %pad/u 13;
    %split/vec4 1;
    %store/vec4 v00000000008edf90_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v00000000008ee530_0, 0, 6;
    %store/vec4 v00000000008ee850_0, 0, 6;
    %vpi_call 2 42 "$monitor", "Clk:%h, reset:%h, op:%h, funct:%h, zero:%h, pcen:%h, memwrite:%h, irwrite:%h, regwrite:%h, alusrca:%h, iord:%h, memtoreg:%h, regdst:%h, alusrcb:%h, pcsrc:%h, aluop:%h, iter:%d", v00000000008ed810_0, v00000000008eecb0_0, v00000000008ee850_0, v00000000008ee530_0, v00000000008edf90_0, v00000000008ee2b0_0, v00000000008eda90_0, v00000000008ee210_0, v00000000008edc70_0, v00000000008ed4f0_0, v00000000008edbd0_0, v00000000008ee350_0, v00000000008edb30_0, v00000000008ed950_0, v00000000008ee990_0, v000000000086e190_0, v00000000008edef0_0 {0 0 0};
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "controlertext_tb.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
