TimeQuest Timing Analyzer report for DDS
Tue Jul 31 21:32:43 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'dds_ram_wrclock'
 14. Slow Model Setup: 'bus_in_step_to_next_value_1'
 15. Slow Model Setup: 'clk_25'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value_1'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value_1'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'clk_system'
 38. Fast Model Setup: 'dds_ram_wrclock'
 39. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 40. Fast Model Setup: 'bus_in_step_to_next_value_1'
 41. Fast Model Setup: 'clk_25'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value_1'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value_1'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value_1     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value_1 }     ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 223.26 MHz ; 210.08 MHz      ; clk_system                      ; limit due to high minimum pulse width violation (tch) ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)  ;
; 369.14 MHz ; 369.14 MHz      ; clk_25                          ;                                                       ;
; 436.11 MHz ; 436.11 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                       ;
; 448.03 MHz ; 448.03 MHz      ; bus_in_step_to_next_value_1     ;                                                       ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -3.988 ; -504.689      ;
; PLL|altpll_component|pll|clk[0] ; -2.728 ; -40.151       ;
; dds_ram_wrclock                 ; -1.915 ; -83.291       ;
; bus_in_step_to_next_value_1     ; -1.232 ; -7.780        ;
; clk_25                          ; 2.479  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.681 ; -1.681        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value_1     ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.702  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value_1     ; -1.222 ; -11.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                                                                                                                                                    ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                  ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -3.988 ; dds_step_count[0]        ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -2.380     ; 2.144      ;
; -3.789 ; dds_step_count[3]        ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -2.382     ; 1.943      ;
; -3.553 ; dds_step_count[1]        ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -2.382     ; 1.707      ;
; -3.479 ; \process_5:main_count[0] ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.505      ;
; -3.479 ; \process_5:main_count[0] ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.505      ;
; -3.479 ; \process_5:main_count[0] ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.505      ;
; -3.388 ; dds_step_count[0]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.317     ; 2.036      ;
; -3.387 ; dds_step_count[6]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 2.033      ;
; -3.384 ; dds_step_count[8]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 2.030      ;
; -3.380 ; dds_step_count[0]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.297     ; 2.048      ;
; -3.379 ; dds_step_count[2]        ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -2.382     ; 1.533      ;
; -3.365 ; dds_step_count[4]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 2.031      ;
; -3.365 ; dds_step_count[4]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 2.011      ;
; -3.359 ; dds_step_count[3]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 2.005      ;
; -3.352 ; dds_step_count[9]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 2.018      ;
; -3.349 ; dds_step_count[9]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg9 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 1.995      ;
; -3.337 ; \process_5:main_count[1] ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.363      ;
; -3.337 ; \process_5:main_count[1] ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.363      ;
; -3.337 ; \process_5:main_count[1] ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.363      ;
; -3.330 ; \process_5:main_count[2] ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.356      ;
; -3.330 ; \process_5:main_count[2] ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.356      ;
; -3.330 ; \process_5:main_count[2] ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.356      ;
; -3.326 ; dds_step_count[3]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 1.992      ;
; -3.314 ; dds_step_count[8]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 1.980      ;
; -3.253 ; \process_5:main_count[0] ; instruction[2]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.289      ;
; -3.253 ; \process_5:main_count[0] ; data_to_write[20]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.289      ;
; -3.253 ; \process_5:main_count[0] ; data_to_write[4]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.289      ;
; -3.253 ; \process_5:main_count[0] ; data_to_write[29]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.289      ;
; -3.250 ; command_count[5]         ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.276      ;
; -3.250 ; command_count[5]         ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.276      ;
; -3.250 ; command_count[5]         ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.276      ;
; -3.242 ; command_count[0]         ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 4.271      ;
; -3.242 ; command_count[0]         ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 4.271      ;
; -3.242 ; command_count[0]         ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 4.271      ;
; -3.232 ; command_count[1]         ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.258      ;
; -3.232 ; command_count[1]         ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.258      ;
; -3.232 ; command_count[1]         ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.258      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[23]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[22]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[11]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[15]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[14]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[2]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[10]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[1]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.221 ; \process_5:main_count[0] ; data_to_write[21]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.261      ;
; -3.202 ; dds_step_count[9]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.328     ; 1.839      ;
; -3.176 ; command_count[3]         ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.202      ;
; -3.176 ; command_count[3]         ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.202      ;
; -3.176 ; command_count[3]         ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.202      ;
; -3.167 ; dds_step_count[9]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.323     ; 1.809      ;
; -3.151 ; dds_step_count[7]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 1.797      ;
; -3.148 ; dds_step_count[9]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.310     ; 1.803      ;
; -3.144 ; dds_step_count[5]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 1.790      ;
; -3.143 ; \process_5:main_count[4] ; data_bit_count[0]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.005     ; 4.174      ;
; -3.143 ; \process_5:main_count[4] ; data_bit_count[2]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.005     ; 4.174      ;
; -3.143 ; \process_5:main_count[4] ; data_bit_count[3]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.005     ; 4.174      ;
; -3.143 ; \process_5:main_count[4] ; data_bit_count[1]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.005     ; 4.174      ;
; -3.137 ; dds_step_count[2]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 1.783      ;
; -3.128 ; dds_step_count[1]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.319     ; 1.774      ;
; -3.128 ; \process_5:main_count[3] ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.015     ; 4.149      ;
; -3.128 ; \process_5:main_count[3] ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.015     ; 4.149      ;
; -3.128 ; \process_5:main_count[3] ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.015     ; 4.149      ;
; -3.124 ; dds_step_count[4]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.303     ; 1.786      ;
; -3.119 ; dds_step_count[9]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.303     ; 1.781      ;
; -3.111 ; \process_5:main_count[1] ; instruction[2]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.111 ; \process_5:main_count[1] ; data_to_write[20]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.111 ; \process_5:main_count[1] ; data_to_write[4]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.111 ; \process_5:main_count[1] ; data_to_write[29]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.108 ; dds_step_count[2]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 1.774      ;
; -3.107 ; dds_step_count[5]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 1.773      ;
; -3.104 ; \process_5:main_count[2] ; instruction[2]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.140      ;
; -3.104 ; \process_5:main_count[2] ; data_to_write[20]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.140      ;
; -3.104 ; \process_5:main_count[2] ; data_to_write[4]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.140      ;
; -3.104 ; \process_5:main_count[2] ; data_to_write[29]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.140      ;
; -3.100 ; dds_step_count[7]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 1.766      ;
; -3.100 ; \process_5:main_count[4] ; sdio_pin~reg0                                                                                                                            ; clk_system                  ; clk_system  ; 1.000        ; -0.003     ; 4.133      ;
; -3.095 ; dds_step_count[1]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -2.299     ; 1.761      ;
; -3.087 ; \process_5:main_count[2] ; data_bit_count[0]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.123      ;
; -3.087 ; \process_5:main_count[2] ; data_bit_count[2]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.123      ;
; -3.087 ; \process_5:main_count[2] ; data_bit_count[3]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.123      ;
; -3.087 ; \process_5:main_count[2] ; data_bit_count[1]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.000      ; 4.123      ;
; -3.086 ; command_count[2]         ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 4.115      ;
; -3.086 ; command_count[2]         ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 4.115      ;
; -3.086 ; command_count[2]         ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 4.115      ;
; -3.085 ; command_count[6]         ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.111      ;
; -3.085 ; command_count[6]         ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.111      ;
; -3.085 ; command_count[6]         ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.010     ; 4.111      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[23]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[22]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[11]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[15]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[14]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[2]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[10]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[1]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.079 ; \process_5:main_count[1] ; data_to_write[21]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.119      ;
; -3.072 ; \process_5:main_count[2] ; data_to_write[23]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.112      ;
; -3.072 ; \process_5:main_count[2] ; data_to_write[22]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.112      ;
; -3.072 ; \process_5:main_count[2] ; data_to_write[11]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.004      ; 4.112      ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.728 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.766     ; 1.998      ;
; -2.692 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.766     ; 1.962      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.783     ; 1.944      ;
; -2.673 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.783     ; 1.926      ;
; -2.583 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.779     ; 1.840      ;
; -2.575 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.778     ; 1.833      ;
; -2.571 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.779     ; 1.828      ;
; -2.549 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.799     ; 1.786      ;
; -2.548 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 1.788      ;
; -2.538 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.770     ; 1.804      ;
; -2.534 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 1.774      ;
; -2.522 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.791     ; 1.767      ;
; -2.519 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.775     ; 1.780      ;
; -2.513 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.791     ; 1.758      ;
; -2.510 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.775     ; 1.771      ;
; -2.507 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.770     ; 1.773      ;
; -2.427 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 1.677      ;
; -2.419 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.757     ; 1.698      ;
; -2.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 1.649      ;
; -2.392 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 1.642      ;
; -2.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.775     ; 1.644      ;
; -2.376 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.775     ; 1.637      ;
; -2.374 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.757     ; 1.653      ;
; -2.372 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.762     ; 1.646      ;
; -2.371 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.778     ; 1.629      ;
; -2.369 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.762     ; 1.643      ;
; -2.301 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.555      ;
; -2.261 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.775     ; 1.522      ;
; -2.093 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.347      ;
; -1.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.782     ; 1.209      ;
; 7.707  ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.316      ;
; 7.707  ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.316      ;
; 7.707  ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.316      ;
; 7.707  ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.316      ;
; 7.707  ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.316      ;
; 7.707  ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.316      ;
; 7.795  ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.228      ;
; 7.795  ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.228      ;
; 7.795  ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.228      ;
; 7.795  ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.228      ;
; 7.795  ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.228      ;
; 7.795  ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.228      ;
; 7.855  ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.168      ;
; 7.855  ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.168      ;
; 7.855  ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.168      ;
; 7.855  ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.168      ;
; 7.855  ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.168      ;
; 7.855  ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.013     ; 2.168      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.193  ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.843      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.281  ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.755      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.341  ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.695      ;
; 8.884  ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.152      ;
; 8.912  ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.124      ;
; 8.917  ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.119      ;
; 8.919  ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.117      ;
; 8.945  ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.091      ;
; 8.962  ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.074      ;
; 9.143  ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.893      ;
; 9.144  ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.892      ;
; 9.230  ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.806      ;
; 9.233  ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.803      ;
; 9.379  ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379  ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.818 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 2.080      ;
; -0.788 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.058      ;
; -0.788 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.038      ;
; -0.779 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.046      ;
; -0.779 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.029      ;
; -0.778 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.028      ;
; -0.777 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.047      ;
; -0.776 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.026      ;
; -0.769 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.039      ;
; -0.768 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.038      ;
; -0.768 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.035      ;
; -0.768 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.018      ;
; -0.766 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.033      ;
; -0.762 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.029      ;
; -0.762 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.012      ;
; -0.761 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.031      ;
; -0.759 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.029      ;
; -0.759 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.009      ;
; -0.756 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.023      ;
; -0.755 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.022      ;
; -0.754 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.024      ;
; -0.753 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 2.003      ;
; -0.750 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.020      ;
; -0.750 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.017      ;
; -0.749 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.016      ;
; -0.749 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 1.999      ;
; -0.745 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 1.995      ;
; -0.743 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.013      ;
; -0.737 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.004      ;
; -0.736 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 2.003      ;
; -0.733 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.979      ;
; -0.731 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 2.001      ;
; -0.728 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.785      ; 1.978      ;
; -0.722 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.805      ; 1.992      ;
; -0.711 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.802      ; 1.978      ;
; -0.708 ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.789      ; 1.962      ;
; -0.695 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.815      ; 1.975      ;
; -0.683 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.812      ; 1.960      ;
; -0.678 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.919      ;
; -0.673 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.795      ; 1.933      ;
; -0.649 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.895      ;
; -0.632 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.894      ;
; -0.620 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.794      ; 1.879      ;
; -0.603 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.865      ;
; -0.602 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.868      ;
; -0.562 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.803      ;
; -0.553 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.794      ;
; -0.534 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.775      ;
; -0.524 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.790      ;
; -0.524 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.770      ;
; -0.515 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.811      ; 1.791      ;
; -0.512 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.807      ; 1.784      ;
; -0.511 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.791      ; 1.767      ;
; -0.504 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.804      ; 1.773      ;
; -0.474 ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.800      ; 1.739      ;
; -0.469 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.710      ;
; -0.459 ; dds_ram_data_in[8]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.721      ;
; -0.444 ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.706      ;
; -0.391 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.632      ;
; -0.388 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.629      ;
; -0.380 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.621      ;
; -0.378 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.644      ;
; -0.372 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.613      ;
; -0.368 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.614      ;
; -0.365 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.631      ;
; -0.364 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.605      ;
; -0.364 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.626      ;
; -0.361 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.607      ;
; -0.360 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.776      ; 1.601      ;
; -0.355 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.601      ;
; -0.353 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.599      ;
; -0.353 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.599      ;
; -0.352 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.598      ;
; -0.351 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.617      ;
; -0.346 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.781      ; 1.592      ;
; -0.342 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.608      ;
; -0.342 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.608      ;
; -0.338 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.604      ;
; -0.330 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.596      ;
; -0.327 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.593      ;
; -0.327 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.589      ;
; -0.325 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.801      ; 1.591      ;
; -0.325 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.587      ;
; -0.321 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.797      ; 1.583      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value_1'                                                                                                     ;
+--------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.232 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 2.270      ;
; -1.161 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 2.199      ;
; -1.090 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 2.128      ;
; -1.047 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 2.083      ;
; -1.019 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 2.057      ;
; -0.976 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 2.012      ;
; -0.937 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.973      ;
; -0.906 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.941      ;
; -0.866 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.902      ;
; -0.860 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.898      ;
; -0.835 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.871      ;
; -0.835 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.870      ;
; -0.795 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.831      ;
; -0.789 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.827      ;
; -0.764 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.800      ;
; -0.764 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.800      ;
; -0.728 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.764      ;
; -0.724 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.760      ;
; -0.718 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.756      ;
; -0.693 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.729      ;
; -0.693 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.729      ;
; -0.675 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.711      ;
; -0.657 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.693      ;
; -0.647 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.685      ;
; -0.622 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.658      ;
; -0.604 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.640      ;
; -0.601 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.637      ;
; -0.586 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.622      ;
; -0.565 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.601      ;
; -0.534 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.570      ;
; -0.533 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.569      ;
; -0.530 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.566      ;
; -0.515 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.551      ;
; -0.494 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.530      ;
; -0.493 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.529      ;
; -0.463 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.499      ;
; -0.463 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.499      ;
; -0.462 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.498      ;
; -0.459 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.495      ;
; -0.423 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.459      ;
; -0.422 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.458      ;
; -0.264 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.302      ;
; -0.077 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.113      ;
; -0.077 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.113      ;
; -0.075 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.111      ;
; -0.073 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.109      ;
; -0.040 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.076      ;
; -0.040 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.076      ;
; -0.039 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 1.075      ;
; 0.236  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.800      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 2.479  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 2.350      ; 0.657      ;
; 2.979  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 2.350      ; 0.657      ;
; 37.291 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.745      ;
; 37.390 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.646      ;
; 37.477 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.559      ;
; 37.576 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.460      ;
; 37.613 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.423      ;
; 37.712 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.324      ;
; 37.739 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.297      ;
; 37.838 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.198      ;
; 38.041 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.995      ;
; 38.042 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.994      ;
; 38.223 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.813      ;
; 38.224 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.812      ;
; 38.351 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.685      ;
; 38.352 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.684      ;
; 38.472 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.564      ;
; 38.480 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.556      ;
; 38.481 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.555      ;
; 38.571 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.465      ;
; 38.904 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.132      ;
; 38.928 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.108      ;
; 38.947 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.089      ;
; 39.186 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.850      ;
; 39.192 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.844      ;
; 39.379 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.578  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.844      ;
; 0.584  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.850      ;
; 0.823  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.089      ;
; 0.827  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.093      ;
; 0.842  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.108      ;
; 0.854  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.120      ;
; 0.866  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.132      ;
; 0.983  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.249      ;
; 0.984  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.250      ;
; 0.994  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.260      ;
; 1.109  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.375      ;
; 1.110  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.112  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.378      ;
; 1.119  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.385      ;
; 1.199  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.465      ;
; 1.262  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.528      ;
; 1.278  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.544      ;
; 1.298  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.564      ;
; 1.431  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.697      ;
; 1.432  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.698      ;
; 1.466  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.732      ;
; 1.701  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.967      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.681 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.822      ; 0.657      ;
; -1.181 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.822      ; 0.657      ;
; 0.391  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.530  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.796      ;
; 0.551  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.817      ;
; 0.551  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.817      ;
; 0.552  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.818      ;
; 0.595  ; ram_process_count[1]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.861      ;
; 0.607  ; ram_process_count[1]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.873      ;
; 0.656  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.922      ;
; 0.703  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.969      ;
; 0.709  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.975      ;
; 0.709  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.975      ;
; 0.718  ; write_ram_address[0]     ; dds_ram_wraddress[0]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.982      ;
; 0.718  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.982      ;
; 0.720  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.984      ;
; 0.776  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.042      ;
; 0.778  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.044      ;
; 0.804  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.818  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.082      ;
; 0.823  ; command_count[1]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.089      ;
; 0.827  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.093      ;
; 0.829  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.095      ;
; 0.835  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; ram_process_count[1]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; \process_5:main_count[3] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.107      ;
; 0.843  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.109      ;
; 0.851  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.115      ;
; 0.851  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.117      ;
; 0.852  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.116      ;
; 0.860  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.124      ;
; 0.863  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.129      ;
; 0.868  ; count_serial[3]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.134      ;
; 0.870  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.136      ;
; 0.875  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.141      ;
; 0.940  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.206      ;
; 0.948  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.214      ;
; 0.978  ; \process_5:main_count[4] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.244      ;
; 1.029  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.295      ;
; 1.031  ; ram_process_count[0]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.297      ;
; 1.034  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.301      ;
; 1.039  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.306      ;
; 1.049  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.315      ;
; 1.074  ; count_serial[0]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.340      ;
; 1.074  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.340      ;
; 1.075  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.341      ;
; 1.078  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.342      ;
; 1.082  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.346      ;
; 1.085  ; write_ram_address[8]     ; dds_ram_wraddress[8]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.349      ;
; 1.086  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.352      ;
; 1.086  ; ram_process_count[0]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.352      ;
; 1.087  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.351      ;
; 1.097  ; count_serial[1]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.363      ;
; 1.172  ; command_count[0]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.431      ;
; 1.187  ; write_ram_address[0]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.453      ;
; 1.188  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; write_ram_address[3]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.197  ; command_count[0]         ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.456      ;
; 1.201  ; count_serial[2]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.467      ;
; 1.202  ; command_count[0]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.461      ;
; 1.203  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.469      ;
; 1.206  ; ram_process_count[2]     ; dds_ram_wrclock          ; clk_system      ; clk_system  ; 0.000        ; 0.008      ; 1.480      ;
; 1.215  ; ram_process_count[0]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.481      ;
; 1.221  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; write_ram_address[7]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; write_ram_address[2]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.540 ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.614 ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.626 ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.627 ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.808 ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.825 ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.851 ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.853 ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.858 ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.867 ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.872 ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.138      ;
; 0.874 ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.140      ;
; 0.882 ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.148      ;
; 0.886 ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.152      ;
; 0.886 ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.152      ;
; 0.890 ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.156      ;
; 0.890 ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.156      ;
; 0.896 ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.162      ;
; 0.899 ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.165      ;
; 1.149 ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.402      ;
; 1.261 ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.514      ;
; 1.262 ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.515      ;
; 1.285 ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.538      ;
; 1.289 ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.542      ;
; 1.294 ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.547      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.489 ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.755      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577 ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.975 ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.228      ;
; 1.975 ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.228      ;
; 1.975 ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.228      ;
; 1.975 ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.228      ;
; 1.975 ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.228      ;
; 1.975 ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.228      ;
; 2.063 ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.316      ;
; 2.063 ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.316      ;
; 2.063 ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.316      ;
; 2.063 ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.316      ;
; 2.063 ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.316      ;
; 2.063 ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.316      ;
; 2.725 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.209      ;
; 2.863 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.347      ;
; 3.031 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.775     ; 1.522      ;
; 3.071 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.782     ; 1.555      ;
; 3.139 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.762     ; 1.643      ;
; 3.141 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.778     ; 1.629      ;
; 3.142 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.762     ; 1.646      ;
; 3.144 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.757     ; 1.653      ;
; 3.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.775     ; 1.637      ;
; 3.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.775     ; 1.644      ;
; 3.162 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.786     ; 1.642      ;
; 3.169 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.786     ; 1.649      ;
; 3.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.757     ; 1.698      ;
; 3.197 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.786     ; 1.677      ;
; 3.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.770     ; 1.773      ;
; 3.280 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.775     ; 1.771      ;
; 3.283 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.791     ; 1.758      ;
; 3.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.775     ; 1.780      ;
; 3.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.791     ; 1.767      ;
; 3.304 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.796     ; 1.774      ;
; 3.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.770     ; 1.804      ;
; 3.318 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.796     ; 1.788      ;
; 3.319 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.799     ; 1.786      ;
; 3.341 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.779     ; 1.828      ;
; 3.345 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.778     ; 1.833      ;
; 3.353 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.779     ; 1.840      ;
; 3.443 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.783     ; 1.926      ;
; 3.461 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.783     ; 1.944      ;
; 3.462 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.766     ; 1.962      ;
; 3.498 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.766     ; 1.998      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value_1'                                                                                                     ;
+-------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.800      ;
; 0.809 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.076      ;
; 0.843 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.113      ;
; 1.034 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.302      ;
; 1.192 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.459      ;
; 1.229 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.495      ;
; 1.232 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.499      ;
; 1.233 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.499      ;
; 1.263 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.530      ;
; 1.285 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.551      ;
; 1.300 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.566      ;
; 1.303 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.569      ;
; 1.304 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.570      ;
; 1.335 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.601      ;
; 1.356 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.622      ;
; 1.371 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.637      ;
; 1.374 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.640      ;
; 1.392 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.658      ;
; 1.417 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.685      ;
; 1.427 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.693      ;
; 1.445 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.711      ;
; 1.463 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.729      ;
; 1.488 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.756      ;
; 1.494 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.760      ;
; 1.498 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.764      ;
; 1.534 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.800      ;
; 1.534 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.800      ;
; 1.559 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.827      ;
; 1.565 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.831      ;
; 1.604 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.870      ;
; 1.605 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.871      ;
; 1.605 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.871      ;
; 1.630 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.898      ;
; 1.636 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.902      ;
; 1.675 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.941      ;
; 1.676 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.942      ;
; 1.707 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 1.973      ;
; 1.746 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 2.012      ;
; 1.789 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 2.057      ;
; 1.817 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 2.083      ;
; 1.860 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 2.128      ;
; 1.931 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 2.199      ;
; 2.002 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 2.270      ;
+-------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.702 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.212      ;
; 0.706 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.216      ;
; 0.726 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.778      ; 1.238      ;
; 0.729 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.778      ; 1.241      ;
; 0.767 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.295      ;
; 0.767 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.295      ;
; 0.767 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.298      ;
; 0.772 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.300      ;
; 0.782 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.310      ;
; 0.786 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.314      ;
; 0.786 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.314      ;
; 0.789 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.317      ;
; 0.791 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.319      ;
; 0.795 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.310      ;
; 0.796 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.324      ;
; 0.874 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.402      ;
; 0.904 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.780      ; 1.418      ;
; 0.905 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.780      ; 1.419      ;
; 0.921 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.786      ; 1.441      ;
; 0.988 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.792      ; 1.514      ;
; 0.992 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.792      ; 1.518      ;
; 1.002 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 1.507      ;
; 1.006 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.771      ; 1.511      ;
; 1.016 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 1.535      ;
; 1.025 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 1.544      ;
; 1.038 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.569      ;
; 1.045 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.576      ;
; 1.048 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.579      ;
; 1.052 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.583      ;
; 1.056 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.591      ;
; 1.056 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.587      ;
; 1.058 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.593      ;
; 1.058 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.589      ;
; 1.061 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.596      ;
; 1.069 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.604      ;
; 1.073 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.608      ;
; 1.073 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.608      ;
; 1.077 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.592      ;
; 1.082 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.617      ;
; 1.083 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.598      ;
; 1.084 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.599      ;
; 1.084 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.599      ;
; 1.086 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.601      ;
; 1.091 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.601      ;
; 1.092 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.607      ;
; 1.095 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.605      ;
; 1.095 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.626      ;
; 1.096 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.631      ;
; 1.099 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.614      ;
; 1.103 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.613      ;
; 1.109 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.644      ;
; 1.111 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.621      ;
; 1.119 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.629      ;
; 1.122 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.632      ;
; 1.175 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.706      ;
; 1.190 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.721      ;
; 1.200 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.710      ;
; 1.205 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.800      ; 1.739      ;
; 1.235 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.804      ; 1.773      ;
; 1.242 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.791      ; 1.767      ;
; 1.243 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.807      ; 1.784      ;
; 1.246 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.811      ; 1.791      ;
; 1.255 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.790      ;
; 1.255 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.770      ;
; 1.265 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.775      ;
; 1.284 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.794      ;
; 1.293 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.803      ;
; 1.333 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.801      ; 1.868      ;
; 1.334 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.865      ;
; 1.351 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.794      ; 1.879      ;
; 1.363 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.797      ; 1.894      ;
; 1.380 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.895      ;
; 1.404 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.795      ; 1.933      ;
; 1.409 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.776      ; 1.919      ;
; 1.414 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.812      ; 1.960      ;
; 1.426 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.815      ; 1.975      ;
; 1.439 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.789      ; 1.962      ;
; 1.442 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 1.978      ;
; 1.453 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 1.992      ;
; 1.459 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 1.978      ;
; 1.462 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 2.001      ;
; 1.464 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.781      ; 1.979      ;
; 1.467 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.003      ;
; 1.468 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.004      ;
; 1.474 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 2.013      ;
; 1.476 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 1.995      ;
; 1.480 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.016      ;
; 1.480 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 1.999      ;
; 1.481 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 2.020      ;
; 1.481 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.017      ;
; 1.484 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 2.003      ;
; 1.485 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 2.024      ;
; 1.486 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.022      ;
; 1.487 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.023      ;
; 1.490 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 2.029      ;
; 1.490 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 2.009      ;
; 1.492 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.805      ; 2.031      ;
; 1.493 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.029      ;
; 1.493 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.785      ; 2.012      ;
; 1.497 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.802      ; 2.033      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value_1'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value_1                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value_1|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value_1|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|datad            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]|clk                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]       ; clk_system ; 7.625 ; 7.625 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 7.429 ; 7.429 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 7.625 ; 7.625 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 7.341 ; 7.341 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; 5.239 ; 5.239 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; 4.610 ; 4.610 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; 4.617 ; 4.617 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; 4.477 ; 4.477 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; 4.715 ; 4.715 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; 4.600 ; 4.600 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; 4.760 ; 4.760 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; 4.740 ; 4.740 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; 4.759 ; 4.759 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; 4.916 ; 4.916 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; 5.131 ; 5.131 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; 5.239 ; 5.239 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; 5.028 ; 5.028 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; 4.822 ; 4.822 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; 4.640 ; 4.640 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; 4.632 ; 4.632 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; 4.750 ; 4.750 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; 8.337 ; 8.337 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; 8.610 ; 8.610 ; Rise       ; clk_system      ;
; bus_in_ram_reset_1      ; clk_system ; 6.365 ; 6.365 ; Rise       ; clk_system      ;
; bus_in_ram_reset_2      ; clk_system ; 6.585 ; 6.585 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; 7.754 ; 7.754 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; 7.754 ; 7.754 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; 7.236 ; 7.236 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; 7.302 ; 7.302 ; Rise       ; clk_system      ;
; bus_in_address[*]       ; clk_system ; 7.174 ; 7.174 ; Fall       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 6.136 ; 6.136 ; Fall       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 6.605 ; 6.605 ; Fall       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 7.174 ; 7.174 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; 7.502 ; 7.502 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; 7.775 ; 7.775 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_1 ; clk_system ; 7.476 ; 7.476 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_2 ; clk_system ; 8.045 ; 8.045 ; Fall       ; clk_system      ;
; dip_in[*]               ; clk_system ; 5.062 ; 5.062 ; Fall       ; clk_system      ;
;  dip_in[3]              ; clk_system ; 4.987 ; 4.987 ; Fall       ; clk_system      ;
;  dip_in[4]              ; clk_system ; 5.062 ; 5.062 ; Fall       ; clk_system      ;
+-------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]       ; clk_system ; -6.965 ; -6.965 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -7.053 ; -7.053 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -7.249 ; -7.249 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -6.965 ; -6.965 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; -4.247 ; -4.247 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; -4.380 ; -4.380 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; -4.387 ; -4.387 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; -4.247 ; -4.247 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; -4.485 ; -4.485 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; -4.370 ; -4.370 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; -4.530 ; -4.530 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; -4.510 ; -4.510 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; -4.529 ; -4.529 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; -4.686 ; -4.686 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; -4.901 ; -4.901 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; -5.009 ; -5.009 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; -4.798 ; -4.798 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; -4.592 ; -4.592 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; -4.410 ; -4.410 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; -4.402 ; -4.402 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; -4.520 ; -4.520 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; -5.937 ; -5.937 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; -6.210 ; -6.210 ; Rise       ; clk_system      ;
; bus_in_ram_reset_1      ; clk_system ; -4.555 ; -4.555 ; Rise       ; clk_system      ;
; bus_in_ram_reset_2      ; clk_system ; -4.939 ; -4.939 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; -6.860 ; -6.860 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; -7.378 ; -7.378 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; -6.860 ; -6.860 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; -6.926 ; -6.926 ; Rise       ; clk_system      ;
; bus_in_address[*]       ; clk_system ; -5.906 ; -5.906 ; Fall       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -5.906 ; -5.906 ; Fall       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -6.375 ; -6.375 ; Fall       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -6.944 ; -6.944 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; -7.272 ; -7.272 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; -7.545 ; -7.545 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_1 ; clk_system ; -4.969 ; -4.969 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_2 ; clk_system ; -4.911 ; -4.911 ; Fall       ; clk_system      ;
; dip_in[*]               ; clk_system ; -4.315 ; -4.315 ; Fall       ; clk_system      ;
;  dip_in[3]              ; clk_system ; -4.452 ; -4.452 ; Fall       ; clk_system      ;
;  dip_in[4]              ; clk_system ; -4.315 ; -4.315 ; Fall       ; clk_system      ;
+-------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin           ; clk_25     ; 4.438 ; 4.438 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]     ; clk_25     ; 4.803 ; 4.803 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]    ; clk_25     ; 4.304 ; 4.304 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]    ; clk_25     ; 4.294 ; 4.294 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]    ; clk_25     ; 4.094 ; 4.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]    ; clk_25     ; 4.103 ; 4.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]    ; clk_25     ; 3.814 ; 3.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]    ; clk_25     ; 4.043 ; 4.043 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]    ; clk_25     ; 4.081 ; 4.081 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]    ; clk_25     ; 3.806 ; 3.806 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]    ; clk_25     ; 4.297 ; 4.297 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]    ; clk_25     ; 4.315 ; 4.315 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10]   ; clk_25     ; 4.592 ; 4.592 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11]   ; clk_25     ; 4.527 ; 4.527 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12]   ; clk_25     ; 4.482 ; 4.482 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13]   ; clk_25     ; 4.492 ; 4.492 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14]   ; clk_25     ; 4.803 ; 4.803 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15]   ; clk_25     ; 4.745 ; 4.745 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin             ; clk_25     ; 4.074 ; 4.074 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK              ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_1 ; clk_system ; 6.402 ; 6.402 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_2 ; clk_system ; 6.527 ; 6.527 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_1  ; clk_system ; 5.865 ; 5.865 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_2  ; clk_system ; 6.076 ; 6.076 ; Rise       ; clk_system                      ;
; LED_CLK              ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE               ; clk_system ; 6.494 ; 6.494 ; Fall       ; clk_system                      ;
; LED_SDI[*]           ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system                      ;
;  LED_SDI[0]          ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system                      ;
; dds_reset_pin        ; clk_system ; 6.470 ; 6.470 ; Fall       ; clk_system                      ;
; ioreset_pin          ; clk_system ; 6.835 ; 6.835 ; Fall       ; clk_system                      ;
; ioup_pin             ; clk_system ; 6.663 ; 6.663 ; Fall       ; clk_system                      ;
; sclk_pin             ; clk_system ; 6.499 ; 6.499 ; Fall       ; clk_system                      ;
; sdio_pin             ; clk_system ; 6.738 ; 6.738 ; Fall       ; clk_system                      ;
+----------------------+------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin           ; clk_25     ; 4.438 ; 4.438 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]     ; clk_25     ; 3.806 ; 3.806 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]    ; clk_25     ; 4.304 ; 4.304 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]    ; clk_25     ; 4.294 ; 4.294 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]    ; clk_25     ; 4.094 ; 4.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]    ; clk_25     ; 4.103 ; 4.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]    ; clk_25     ; 3.814 ; 3.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]    ; clk_25     ; 4.043 ; 4.043 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]    ; clk_25     ; 4.081 ; 4.081 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]    ; clk_25     ; 3.806 ; 3.806 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]    ; clk_25     ; 4.297 ; 4.297 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]    ; clk_25     ; 4.315 ; 4.315 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10]   ; clk_25     ; 4.592 ; 4.592 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11]   ; clk_25     ; 4.527 ; 4.527 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12]   ; clk_25     ; 4.482 ; 4.482 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13]   ; clk_25     ; 4.492 ; 4.492 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14]   ; clk_25     ; 4.803 ; 4.803 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15]   ; clk_25     ; 4.745 ; 4.745 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin             ; clk_25     ; 4.074 ; 4.074 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK              ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_1 ; clk_system ; 6.402 ; 6.402 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_2 ; clk_system ; 6.527 ; 6.527 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_1  ; clk_system ; 5.865 ; 5.865 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_2  ; clk_system ; 6.076 ; 6.076 ; Rise       ; clk_system                      ;
; LED_CLK              ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE               ; clk_system ; 6.494 ; 6.494 ; Fall       ; clk_system                      ;
; LED_SDI[*]           ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system                      ;
;  LED_SDI[0]          ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system                      ;
; dds_reset_pin        ; clk_system ; 6.470 ; 6.470 ; Fall       ; clk_system                      ;
; ioreset_pin          ; clk_system ; 6.835 ; 6.835 ; Fall       ; clk_system                      ;
; ioup_pin             ; clk_system ; 6.663 ; 6.663 ; Fall       ; clk_system                      ;
; sclk_pin             ; clk_system ; 6.499 ; 6.499 ; Fall       ; clk_system                      ;
; sdio_pin             ; clk_system ; 6.738 ; 6.738 ; Fall       ; clk_system                      ;
+----------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------+
; Propagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk_1 ; 12.361 ; 12.361 ; 12.361 ; 12.361 ;
; bus_in_address[0] ; bus_in_fifo_rd_clk_2 ; 12.587 ; 12.587 ; 12.587 ; 12.587 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_1  ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_2  ; 13.049 ; 13.049 ; 13.049 ; 13.049 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_1 ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_2 ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_1  ; 13.270 ; 13.270 ; 13.270 ; 13.270 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_2  ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_1 ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_2 ; 10.179 ; 10.179 ; 10.179 ; 10.179 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_1  ; 10.666 ; 10.666 ; 10.666 ; 10.666 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_2  ; 10.641 ; 10.641 ; 10.641 ; 10.641 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_1 ; 12.686 ; 12.686 ; 12.686 ; 12.686 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_2 ; 12.912 ; 12.912 ; 12.912 ; 12.912 ;
; dip_in[0]         ; bus_in_fifo_rd_en_1  ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; dip_in[0]         ; bus_in_fifo_rd_en_2  ; 13.374 ; 13.374 ; 13.374 ; 13.374 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_1 ; 12.168 ; 12.168 ; 12.168 ; 12.168 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_2 ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; dip_in[1]         ; bus_in_fifo_rd_en_1  ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; dip_in[1]         ; bus_in_fifo_rd_en_2  ; 12.856 ; 12.856 ; 12.856 ; 12.856 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_1 ; 9.602  ; 9.602  ; 9.602  ; 9.602  ;
; dip_in[2]         ; bus_in_fifo_rd_clk_2 ; 9.828  ; 9.828  ; 9.828  ; 9.828  ;
; dip_in[2]         ; bus_in_fifo_rd_en_1  ; 10.315 ; 10.315 ; 10.315 ; 10.315 ;
; dip_in[2]         ; bus_in_fifo_rd_en_2  ; 10.290 ; 10.290 ; 10.290 ; 10.290 ;
+-------------------+----------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                    ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk_1 ; 12.361 ; 12.361 ; 12.361 ; 12.361 ;
; bus_in_address[0] ; bus_in_fifo_rd_clk_2 ; 12.587 ; 12.587 ; 12.587 ; 12.587 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_1  ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_2  ; 13.049 ; 13.049 ; 13.049 ; 13.049 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_1 ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_2 ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_1  ; 13.270 ; 13.270 ; 13.270 ; 13.270 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_2  ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_1 ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_2 ; 10.179 ; 10.179 ; 10.179 ; 10.179 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_1  ; 10.666 ; 10.666 ; 10.666 ; 10.666 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_2  ; 10.641 ; 10.641 ; 10.641 ; 10.641 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_1 ; 12.686 ; 12.686 ; 12.686 ; 12.686 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_2 ; 12.912 ; 12.912 ; 12.912 ; 12.912 ;
; dip_in[0]         ; bus_in_fifo_rd_en_1  ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; dip_in[0]         ; bus_in_fifo_rd_en_2  ; 13.374 ; 13.374 ; 13.374 ; 13.374 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_1 ; 12.168 ; 12.168 ; 12.168 ; 12.168 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_2 ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; dip_in[1]         ; bus_in_fifo_rd_en_1  ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; dip_in[1]         ; bus_in_fifo_rd_en_2  ; 12.856 ; 12.856 ; 12.856 ; 12.856 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_1 ; 9.602  ; 9.602  ; 9.602  ; 9.602  ;
; dip_in[2]         ; bus_in_fifo_rd_clk_2 ; 9.828  ; 9.828  ; 9.828  ; 9.828  ;
; dip_in[2]         ; bus_in_fifo_rd_en_1  ; 10.315 ; 10.315 ; 10.315 ; 10.315 ;
; dip_in[2]         ; bus_in_fifo_rd_en_2  ; 10.290 ; 10.290 ; 10.290 ; 10.290 ;
+-------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.676 ; -153.759      ;
; dds_ram_wrclock                 ; -1.457 ; -26.479       ;
; PLL|altpll_component|pll|clk[0] ; -1.198 ; -17.597       ;
; bus_in_step_to_next_value_1     ; -0.031 ; -0.031        ;
; clk_25                          ; 1.726  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.034 ; -1.034        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value_1     ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.564  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value_1     ; -1.222 ; -11.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                  ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.676 ; dds_step_count[0]                                                                                                                       ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -1.234     ; 0.974      ;
; -1.584 ; dds_step_count[3]                                                                                                                       ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -1.236     ; 0.880      ;
; -1.485 ; dds_step_count[1]                                                                                                                       ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -1.236     ; 0.781      ;
; -1.408 ; dds_step_count[2]                                                                                                                       ; LED_SDI[0]~reg0                                                                                                                          ; bus_in_step_to_next_value_1 ; clk_system  ; 0.500        ; -1.236     ; 0.704      ;
; -1.160 ; dds_step_count[0]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.177     ; 0.982      ;
; -1.157 ; dds_step_count[6]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.977      ;
; -1.152 ; dds_step_count[8]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.972      ;
; -1.143 ; dds_step_count[4]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.963      ;
; -1.141 ; dds_step_count[0]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.156     ; 0.984      ;
; -1.140 ; dds_step_count[3]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.960      ;
; -1.135 ; dds_step_count[4]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.976      ;
; -1.133 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg9 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.953      ;
; -1.123 ; \process_5:main_count[0]                                                                                                                ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.147      ;
; -1.123 ; \process_5:main_count[0]                                                                                                                ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.147      ;
; -1.123 ; \process_5:main_count[0]                                                                                                                ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.147      ;
; -1.122 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.963      ;
; -1.107 ; dds_step_count[3]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.948      ;
; -1.101 ; dds_step_count[8]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.942      ;
; -1.088 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.186     ; 0.901      ;
; -1.063 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.182     ; 0.880      ;
; -1.050 ; dds_step_count[7]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.870      ;
; -1.047 ; dds_step_count[5]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.867      ;
; -1.043 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.170     ; 0.872      ;
; -1.041 ; \process_5:main_count[2]                                                                                                                ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.065      ;
; -1.041 ; \process_5:main_count[2]                                                                                                                ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.065      ;
; -1.041 ; \process_5:main_count[2]                                                                                                                ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.065      ;
; -1.039 ; dds_step_count[1]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.859      ;
; -1.039 ; dds_step_count[2]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.179     ; 0.859      ;
; -1.039 ; \process_5:main_count[1]                                                                                                                ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.063      ;
; -1.039 ; \process_5:main_count[1]                                                                                                                ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.063      ;
; -1.039 ; \process_5:main_count[1]                                                                                                                ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.063      ;
; -1.035 ; dds_step_count[5]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.186     ; 0.848      ;
; -1.028 ; dds_step_count[4]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.162     ; 0.865      ;
; -1.023 ; \process_5:main_count[0]                                                                                                                ; instruction[2]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.001     ; 2.054      ;
; -1.023 ; \process_5:main_count[0]                                                                                                                ; data_to_write[20]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.001     ; 2.054      ;
; -1.023 ; \process_5:main_count[0]                                                                                                                ; data_to_write[4]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; -0.001     ; 2.054      ;
; -1.023 ; \process_5:main_count[0]                                                                                                                ; data_to_write[29]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.001     ; 2.054      ;
; -1.022 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.162     ; 0.859      ;
; -1.012 ; dds_step_count[5]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.853      ;
; -1.011 ; command_count[5]                                                                                                                        ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 2.036      ;
; -1.011 ; command_count[5]                                                                                                                        ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 2.036      ;
; -1.011 ; command_count[5]                                                                                                                        ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 2.036      ;
; -1.010 ; dds_step_count[7]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.851      ;
; -1.009 ; dds_step_count[2]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.850      ;
; -1.005 ; dds_step_count[0]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.184     ; 0.820      ;
; -1.003 ; dds_step_count[1]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.158     ; 0.844      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[23]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[22]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[11]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[15]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[14]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[2]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[10]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[1]                                                                                                                         ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -1.003 ; \process_5:main_count[0]                                                                                                                ; data_to_write[21]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; 0.003      ; 2.038      ;
; -0.998 ; dds_step_count[2]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.186     ; 0.811      ;
; -0.997 ; dds_step_count[6]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.186     ; 0.810      ;
; -0.995 ; dds_step_count[0]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~porta_address_reg0  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.160     ; 0.834      ;
; -0.995 ; dds_step_count[9]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.162     ; 0.832      ;
; -0.992 ; dds_step_count[3]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.162     ; 0.829      ;
; -0.989 ; dds_step_count[8]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.162     ; 0.826      ;
; -0.989 ; dds_step_count[4]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.186     ; 0.802      ;
; -0.988 ; dds_step_count[0]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.180     ; 0.807      ;
; -0.988 ; dds_step_count[5]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.182     ; 0.805      ;
; -0.987 ; dds_step_count[1]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.186     ; 0.800      ;
; -0.985 ; dds_step_count[6]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.162     ; 0.822      ;
; -0.982 ; command_count[0]                                                                                                                        ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.006      ;
; -0.982 ; command_count[0]                                                                                                                        ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.006      ;
; -0.982 ; command_count[0]                                                                                                                        ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.008     ; 2.006      ;
; -0.982 ; command_count[3]                                                                                                                        ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 2.007      ;
; -0.982 ; command_count[3]                                                                                                                        ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 2.007      ;
; -0.982 ; command_count[3]                                                                                                                        ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.007     ; 2.007      ;
; -0.981 ; dds_step_count[2]                                                                                                                       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value_1 ; clk_system  ; 1.000        ; -1.182     ; 0.798      ;
; -0.980 ; \process_5:main_count[3]                                                                                                                ; data_to_write[30]                                                                                                                        ; clk_system                  ; clk_system  ; 1.000        ; -0.014     ; 1.998      ;
; -0.980 ; \process_5:main_count[3]                                                                                                                ; instruction[0]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.014     ; 1.998      ;
; -0.980 ; \process_5:main_count[3]                                                                                                                ; instruction[1]                                                                                                                           ; clk_system                  ; clk_system  ; 1.000        ; -0.014     ; 1.998      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ; clk_system                  ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.107 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 1.007      ;
; -0.105 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.988      ;
; -0.096 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.982      ;
; -0.089 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.975      ;
; -0.089 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.975      ;
; -0.088 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.995      ;
; -0.085 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.971      ;
; -0.084 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.987      ;
; -0.083 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.969      ;
; -0.082 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.968      ;
; -0.081 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.988      ;
; -0.077 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.984      ;
; -0.077 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.963      ;
; -0.076 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.962      ;
; -0.075 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.982      ;
; -0.075 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.982      ;
; -0.074 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.977      ;
; -0.073 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.980      ;
; -0.073 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.980      ;
; -0.073 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.959      ;
; -0.072 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.975      ;
; -0.070 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.973      ;
; -0.070 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.973      ;
; -0.070 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.956      ;
; -0.068 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.387      ; 0.954      ;
; -0.067 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.974      ;
; -0.067 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.974      ;
; -0.066 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.969      ;
; -0.066 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.969      ;
; -0.065 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.968      ;
; -0.064 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.967      ;
; -0.064 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.943      ;
; -0.061 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.968      ;
; -0.056 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.959      ;
; -0.056 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.935      ;
; -0.055 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.408      ; 0.962      ;
; -0.054 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.957      ;
; -0.053 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.936      ;
; -0.049 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.928      ;
; -0.040 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.418      ; 0.957      ;
; -0.039 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.918      ;
; -0.038 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 0.938      ;
; -0.034 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.414      ; 0.947      ;
; -0.029 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.396      ; 0.924      ;
; -0.028 ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.406      ; 0.933      ;
; -0.025 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.928      ;
; -0.024 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.397      ; 0.920      ;
; -0.020 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.923      ;
; -0.018 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.901      ;
; -0.017 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 0.917      ;
; 0.014  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.865      ;
; 0.022  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.414      ; 0.891      ;
; 0.025  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.411      ; 0.885      ;
; 0.029  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.394      ; 0.864      ;
; 0.031  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.406      ; 0.874      ;
; 0.066  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.813      ;
; 0.069  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.810      ;
; 0.074  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.805      ;
; 0.075  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.804      ;
; 0.079  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.824      ;
; 0.079  ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.417      ; 0.837      ;
; 0.083  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.800      ;
; 0.084  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.795      ;
; 0.085  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.380      ; 0.794      ;
; 0.090  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.813      ;
; 0.090  ; dds_ram_data_in[8]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.413      ; 0.822      ;
; 0.092  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.791      ;
; 0.093  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 0.807      ;
; 0.095  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.808      ;
; 0.097  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.786      ;
; 0.097  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.786      ;
; 0.097  ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.413      ; 0.815      ;
; 0.098  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.785      ;
; 0.099  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.784      ;
; 0.101  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.384      ; 0.782      ;
; 0.103  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.800      ;
; 0.106  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.797      ;
; 0.112  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.791      ;
; 0.114  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.789      ;
; 0.116  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.787      ;
; 0.117  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.404      ; 0.786      ;
; 0.118  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 0.782      ;
; 0.120  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 0.780      ;
; 0.121  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.401      ; 0.779      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.198 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.273     ; 0.957      ;
; -1.180 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.922      ;
; -1.180 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.273     ; 0.939      ;
; -1.167 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.909      ;
; -1.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.276     ; 0.885      ;
; -1.120 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.283     ; 0.869      ;
; -1.120 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.297     ; 0.855      ;
; -1.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.287     ; 0.863      ;
; -1.116 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.283     ; 0.865      ;
; -1.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 0.847      ;
; -1.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.280     ; 0.867      ;
; -1.114 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.297     ; 0.849      ;
; -1.113 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 0.841      ;
; -1.110 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.280     ; 0.862      ;
; -1.107 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.276     ; 0.863      ;
; -1.105 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 0.837      ;
; -1.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.266     ; 0.848      ;
; -1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 0.806      ;
; -1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.287     ; 0.802      ;
; -1.049 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 0.787      ;
; -1.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 0.784      ;
; -1.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.282     ; 0.789      ;
; -1.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.266     ; 0.800      ;
; -1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.282     ; 0.783      ;
; -1.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.270     ; 0.794      ;
; -1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.270     ; 0.791      ;
; -1.010 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.752      ;
; -0.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.282     ; 0.743      ;
; -0.906 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.648      ;
; -0.852 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.290     ; 0.594      ;
; 8.848  ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.174      ;
; 8.848  ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.174      ;
; 8.848  ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.174      ;
; 8.848  ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.174      ;
; 8.848  ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.174      ;
; 8.848  ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.174      ;
; 8.906  ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.116      ;
; 8.906  ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.116      ;
; 8.906  ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.116      ;
; 8.906  ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.116      ;
; 8.906  ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.116      ;
; 8.906  ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.116      ;
; 8.920  ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.102      ;
; 8.920  ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.102      ;
; 8.920  ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.102      ;
; 8.920  ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.102      ;
; 8.920  ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.102      ;
; 8.920  ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.010     ; 1.102      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.079  ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.137  ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.895      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.151  ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.881      ;
; 9.401  ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.631      ;
; 9.485  ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.547      ;
; 9.489  ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.543      ;
; 9.497  ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.535      ;
; 9.499  ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.533      ;
; 9.513  ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.519      ;
; 9.578  ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.454      ;
; 9.580  ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.452      ;
; 9.628  ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.404      ;
; 9.631  ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.401      ;
; 9.665  ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665  ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value_1'                                                                                                     ;
+--------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.031 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.065      ;
; 0.004  ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 1.030      ;
; 0.039  ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.995      ;
; 0.062  ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.970      ;
; 0.074  ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.960      ;
; 0.097  ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.935      ;
; 0.112  ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.920      ;
; 0.131  ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.900      ;
; 0.147  ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.885      ;
; 0.166  ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.866      ;
; 0.166  ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.865      ;
; 0.168  ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.866      ;
; 0.182  ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.850      ;
; 0.201  ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.831      ;
; 0.203  ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.831      ;
; 0.217  ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.815      ;
; 0.221  ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.811      ;
; 0.236  ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.796      ;
; 0.236  ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.796      ;
; 0.238  ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.796      ;
; 0.256  ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.776      ;
; 0.261  ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.771      ;
; 0.271  ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.761      ;
; 0.273  ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.761      ;
; 0.291  ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.741      ;
; 0.296  ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.736      ;
; 0.298  ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.734      ;
; 0.311  ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.721      ;
; 0.326  ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.706      ;
; 0.330  ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.701      ;
; 0.333  ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.699      ;
; 0.346  ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.686      ;
; 0.346  ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.686      ;
; 0.365  ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.667      ;
; 0.365  ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.667      ;
; 0.366  ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.666      ;
; 0.368  ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.664      ;
; 0.381  ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.651      ;
; 0.381  ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.651      ;
; 0.408  ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.002      ; 0.626      ;
; 0.505  ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.527      ;
; 0.505  ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.527      ;
; 0.506  ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.526      ;
; 0.508  ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.524      ;
; 0.519  ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.513      ;
; 0.637  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.395      ;
; 0.665  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 1.000        ; 0.000      ; 0.367      ;
+--------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.726  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 1.420      ; 0.367      ;
; 2.226  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 1.420      ; 0.367      ;
; 38.787 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.245      ;
; 38.816 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.216      ;
; 38.867 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.165      ;
; 38.896 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.136      ;
; 38.921 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.111      ;
; 38.950 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.082      ;
; 38.996 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.036      ;
; 39.025 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.007      ;
; 39.101 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.931      ;
; 39.103 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.929      ;
; 39.174 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.858      ;
; 39.176 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.856      ;
; 39.255 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.777      ;
; 39.257 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.775      ;
; 39.306 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.726      ;
; 39.306 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.726      ;
; 39.308 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.724      ;
; 39.335 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.697      ;
; 39.488 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.544      ;
; 39.492 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.540      ;
; 39.504 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.528      ;
; 39.605 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.427      ;
; 39.609 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.423      ;
; 39.665 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.271  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.423      ;
; 0.275  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.427      ;
; 0.376  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.528      ;
; 0.388  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.540      ;
; 0.390  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.542      ;
; 0.390  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.542      ;
; 0.392  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.445  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.598      ;
; 0.454  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.606      ;
; 0.494  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.649      ;
; 0.520  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.673      ;
; 0.545  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.697      ;
; 0.569  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.721      ;
; 0.574  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.726      ;
; 0.650  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.802      ;
; 0.654  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.807      ;
; 0.778  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.930      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.034 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.108      ; 0.367      ;
; -0.534 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.108      ; 0.367      ;
; 0.215  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.395      ;
; 0.255  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.407      ;
; 0.259  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.411      ;
; 0.259  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.411      ;
; 0.280  ; ram_process_count[1]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.432      ;
; 0.292  ; ram_process_count[1]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.444      ;
; 0.310  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.462      ;
; 0.327  ; write_ram_address[0]     ; dds_ram_wraddress[0]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.477      ;
; 0.330  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.480      ;
; 0.330  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.480      ;
; 0.343  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.495      ;
; 0.347  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.499      ;
; 0.349  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.501      ;
; 0.359  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.516      ;
; 0.369  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; command_count[1]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.528      ;
; 0.389  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.541      ;
; 0.389  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.541      ;
; 0.390  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.542      ;
; 0.395  ; count_serial[3]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.547      ;
; 0.399  ; \process_5:main_count[3] ; \process_5:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.551      ;
; 0.402  ; ram_process_count[1]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.554      ;
; 0.402  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.554      ;
; 0.403  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.553      ;
; 0.403  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.555      ;
; 0.410  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.560      ;
; 0.412  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.562      ;
; 0.416  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.566      ;
; 0.420  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.572      ;
; 0.423  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.575      ;
; 0.469  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.623      ;
; 0.473  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.627      ;
; 0.477  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.629      ;
; 0.477  ; ram_process_count[0]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.629      ;
; 0.481  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.633      ;
; 0.486  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.638      ;
; 0.488  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.640      ;
; 0.488  ; count_serial[0]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.640      ;
; 0.488  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.640      ;
; 0.489  ; count_serial[1]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.641      ;
; 0.490  ; ram_process_count[0]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.642      ;
; 0.497  ; write_ram_address[0]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; write_ram_address[3]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.509  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; write_ram_address[7]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; write_ram_address[2]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.662      ;
; 0.512  ; write_ram_address[5]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[4]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.664      ;
; 0.516  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.666      ;
; 0.516  ; write_ram_address[8]     ; dds_ram_wraddress[8]     ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.666      ;
; 0.526  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.678      ;
; 0.532  ; write_ram_address[0]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; write_ram_address[8]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; write_ram_address[1]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; ram_process_count[0]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; write_ram_address[3]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; dac_wr_pin~reg0                                                                                                 ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]                                                                                                   ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; main_count[2]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; main_count[2]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.289 ; main_count[1]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.300 ; main_count[1]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; main_count[1]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.454      ;
; 0.367 ; main_count[2]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.381 ; main_count[0]                                                                                                   ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; main_count[0]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.391 ; main_count[0]                                                                                                   ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.543      ;
; 0.395 ; main_count[0]                                                                                                   ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.547      ;
; 0.402 ; main_count[1]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.407 ; main_count[1]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.559      ;
; 0.411 ; main_count[1]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.563      ;
; 0.411 ; main_count[1]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; main_count[1]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; main_count[1]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.418 ; main_count[1]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.570      ;
; 0.418 ; main_count[1]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; main_count[1]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.571      ;
; 0.479 ; main_count[1]                                                                                                   ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.631      ;
; 0.554 ; main_count[1]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.696      ;
; 0.588 ; main_count[1]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.730      ;
; 0.591 ; main_count[1]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.733      ;
; 0.593 ; main_count[1]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.735      ;
; 0.593 ; main_count[1]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.735      ;
; 0.598 ; main_count[1]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.740      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.743 ; main_count[0]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.801 ; main_count[2]                                                                                                   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.974 ; main_count[0]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.116      ;
; 0.974 ; main_count[0]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.116      ;
; 0.974 ; main_count[0]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.116      ;
; 0.974 ; main_count[0]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.116      ;
; 0.974 ; main_count[0]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.116      ;
; 0.974 ; main_count[0]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.116      ;
; 1.032 ; main_count[2]                                                                                                   ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; main_count[2]                                                                                                   ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; main_count[2]                                                                                                   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; main_count[2]                                                                                                   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; main_count[2]                                                                                                   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.174      ;
; 1.032 ; main_count[2]                                                                                                   ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.174      ;
; 1.732 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.594      ;
; 1.786 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.648      ;
; 1.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.282     ; 0.743      ;
; 1.890 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.752      ;
; 1.909 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.270     ; 0.791      ;
; 1.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.270     ; 0.794      ;
; 1.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.282     ; 0.783      ;
; 1.914 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.266     ; 0.800      ;
; 1.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.282     ; 0.789      ;
; 1.926 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.294     ; 0.784      ;
; 1.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.294     ; 0.787      ;
; 1.937 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.287     ; 0.802      ;
; 1.948 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.294     ; 0.806      ;
; 1.962 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.266     ; 0.848      ;
; 1.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.300     ; 0.837      ;
; 1.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.276     ; 0.863      ;
; 1.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.280     ; 0.862      ;
; 1.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.304     ; 0.841      ;
; 1.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 0.849      ;
; 1.995 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.300     ; 0.847      ;
; 1.995 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.280     ; 0.867      ;
; 1.996 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.283     ; 0.865      ;
; 1.998 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.287     ; 0.863      ;
; 2.000 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.283     ; 0.869      ;
; 2.000 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 0.855      ;
; 2.009 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.276     ; 0.885      ;
; 2.047 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.909      ;
; 2.060 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0  ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.290     ; 0.922      ;
; 2.060 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.273     ; 0.939      ;
; 2.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0 ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -1.273     ; 0.957      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value_1'                                                                                                     ;
+-------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.395      ;
; 0.361 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.513      ;
; 0.372 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.527      ;
; 0.472 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.626      ;
; 0.499 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.651      ;
; 0.512 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.667      ;
; 0.534 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.686      ;
; 0.547 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.702      ;
; 0.554 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.706      ;
; 0.569 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.721      ;
; 0.582 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.736      ;
; 0.589 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.741      ;
; 0.607 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.761      ;
; 0.609 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.761      ;
; 0.619 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.771      ;
; 0.624 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.776      ;
; 0.642 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.796      ;
; 0.644 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.796      ;
; 0.644 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.796      ;
; 0.659 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.811      ;
; 0.663 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.815      ;
; 0.677 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.831      ;
; 0.679 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.831      ;
; 0.698 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.850      ;
; 0.712 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.866      ;
; 0.713 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.865      ;
; 0.714 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.866      ;
; 0.714 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.866      ;
; 0.733 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.885      ;
; 0.748 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.900      ;
; 0.749 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.901      ;
; 0.768 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.920      ;
; 0.783 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.935      ;
; 0.806 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.960      ;
; 0.818 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.000      ; 0.970      ;
; 0.841 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 0.995      ;
; 0.876 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.030      ;
; 0.911 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value_1 ; bus_in_step_to_next_value_1 ; 0.000        ; 0.002      ; 1.065      ;
+-------+-------------------+-------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.564 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.393      ; 0.595      ;
; 0.567 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.393      ; 0.598      ;
; 0.578 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.394      ; 0.610      ;
; 0.579 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.394      ; 0.611      ;
; 0.615 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.654      ;
; 0.618 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.652      ;
; 0.619 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.653      ;
; 0.621 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.655      ;
; 0.627 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.661      ;
; 0.630 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.664      ;
; 0.631 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.665      ;
; 0.631 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.665      ;
; 0.631 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.665      ;
; 0.638 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.672      ;
; 0.641 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.663      ;
; 0.647 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.681      ;
; 0.649 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.683      ;
; 0.682 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.390      ; 0.710      ;
; 0.686 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.720      ;
; 0.688 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.410      ; 0.736      ;
; 0.688 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.410      ; 0.736      ;
; 0.701 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.389      ; 0.728      ;
; 0.703 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.389      ; 0.730      ;
; 0.710 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.402      ; 0.750      ;
; 0.715 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.402      ; 0.755      ;
; 0.730 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.769      ;
; 0.736 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.775      ;
; 0.736 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.775      ;
; 0.740 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.779      ;
; 0.741 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.780      ;
; 0.743 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.782      ;
; 0.744 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.786      ;
; 0.745 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.787      ;
; 0.747 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.789      ;
; 0.749 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.791      ;
; 0.755 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.797      ;
; 0.758 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.800      ;
; 0.760 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.782      ;
; 0.762 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.784      ;
; 0.763 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.785      ;
; 0.764 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.786      ;
; 0.764 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.786      ;
; 0.764 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.413      ; 0.815      ;
; 0.766 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.808      ;
; 0.768 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.807      ;
; 0.769 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.791      ;
; 0.771 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.813      ;
; 0.771 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.413      ; 0.822      ;
; 0.776 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.794      ;
; 0.777 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.795      ;
; 0.778 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.800      ;
; 0.782 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.824      ;
; 0.782 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.417      ; 0.837      ;
; 0.786 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.804      ;
; 0.787 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.805      ;
; 0.792 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.810      ;
; 0.795 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.813      ;
; 0.830 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.406      ; 0.874      ;
; 0.832 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.394      ; 0.864      ;
; 0.836 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.411      ; 0.885      ;
; 0.839 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.414      ; 0.891      ;
; 0.847 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.865      ;
; 0.878 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.917      ;
; 0.879 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.901      ;
; 0.881 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.923      ;
; 0.885 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.397      ; 0.920      ;
; 0.886 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.928      ;
; 0.889 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.406      ; 0.933      ;
; 0.890 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.396      ; 0.924      ;
; 0.895 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.414      ; 0.947      ;
; 0.899 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.401      ; 0.938      ;
; 0.900 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.918      ;
; 0.901 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.418      ; 0.957      ;
; 0.910 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.928      ;
; 0.914 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.384      ; 0.936      ;
; 0.915 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.957      ;
; 0.916 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.962      ;
; 0.917 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.959      ;
; 0.917 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.935      ;
; 0.922 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.968      ;
; 0.925 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.967      ;
; 0.925 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.380      ; 0.943      ;
; 0.926 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.968      ;
; 0.927 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.969      ;
; 0.927 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.969      ;
; 0.928 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.974      ;
; 0.928 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.974      ;
; 0.929 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.387      ; 0.954      ;
; 0.931 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.973      ;
; 0.931 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.973      ;
; 0.931 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.387      ; 0.956      ;
; 0.933 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.975      ;
; 0.934 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.980      ;
; 0.934 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.980      ;
; 0.934 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.387      ; 0.959      ;
; 0.935 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.404      ; 0.977      ;
; 0.936 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.982      ;
; 0.936 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.982      ;
; 0.937 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.387      ; 0.962      ;
; 0.938 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.408      ; 0.984      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value_1'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value_1                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value_1|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value_1|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|datad            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; bus_in_step_to_next_value~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[5]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[6]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[7]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[8]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value_1 ; Rise       ; dds_step_count[9]|clk                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[10]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[11]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[12]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[13]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[14]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[15]~reg0|clk                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[1]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[2]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[3]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[4]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[5]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[6]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[7]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[8]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[9]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; txen_pin~reg0|clk                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]       ; clk_system ; 3.997 ; 3.997 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 3.866 ; 3.866 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 3.997 ; 3.997 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 3.861 ; 3.861 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; 2.897 ; 2.897 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; 2.639 ; 2.639 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; 2.628 ; 2.628 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; 2.543 ; 2.543 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; 2.639 ; 2.639 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; 2.616 ; 2.616 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; 2.677 ; 2.677 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; 2.663 ; 2.663 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; 2.679 ; 2.679 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; 2.777 ; 2.777 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; 2.882 ; 2.882 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; 2.897 ; 2.897 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; 2.804 ; 2.804 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; 2.682 ; 2.682 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; 2.575 ; 2.575 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; 2.578 ; 2.578 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; 2.643 ; 2.643 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; 4.301 ; 4.301 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; 4.397 ; 4.397 ; Rise       ; clk_system      ;
; bus_in_ram_reset_1      ; clk_system ; 3.392 ; 3.392 ; Rise       ; clk_system      ;
; bus_in_ram_reset_2      ; clk_system ; 3.501 ; 3.501 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; 4.104 ; 4.104 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; 4.104 ; 4.104 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; 3.800 ; 3.800 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; 3.881 ; 3.881 ; Rise       ; clk_system      ;
; bus_in_address[*]       ; clk_system ; 3.746 ; 3.746 ; Fall       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 3.278 ; 3.278 ; Fall       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 3.527 ; 3.527 ; Fall       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 3.746 ; 3.746 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; 3.870 ; 3.870 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; 3.966 ; 3.966 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_1 ; clk_system ; 3.840 ; 3.840 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_2 ; clk_system ; 4.068 ; 4.068 ; Fall       ; clk_system      ;
; dip_in[*]               ; clk_system ; 2.804 ; 2.804 ; Fall       ; clk_system      ;
;  dip_in[3]              ; clk_system ; 2.771 ; 2.771 ; Fall       ; clk_system      ;
;  dip_in[4]              ; clk_system ; 2.804 ; 2.804 ; Fall       ; clk_system      ;
+-------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]       ; clk_system ; -3.683 ; -3.683 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -3.688 ; -3.688 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -3.819 ; -3.819 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -3.683 ; -3.683 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; -2.423 ; -2.423 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; -2.519 ; -2.519 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; -2.508 ; -2.508 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; -2.423 ; -2.423 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; -2.519 ; -2.519 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; -2.496 ; -2.496 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; -2.557 ; -2.557 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; -2.543 ; -2.543 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; -2.559 ; -2.559 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; -2.657 ; -2.657 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; -2.762 ; -2.762 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; -2.777 ; -2.777 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; -2.684 ; -2.684 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; -2.562 ; -2.562 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; -2.455 ; -2.455 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; -2.458 ; -2.458 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; -2.523 ; -2.523 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; -3.129 ; -3.129 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; -3.225 ; -3.225 ; Rise       ; clk_system      ;
; bus_in_ram_reset_1      ; clk_system ; -2.493 ; -2.493 ; Rise       ; clk_system      ;
; bus_in_ram_reset_2      ; clk_system ; -2.690 ; -2.690 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; -3.622 ; -3.622 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; -3.926 ; -3.926 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; -3.622 ; -3.622 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; -3.703 ; -3.703 ; Rise       ; clk_system      ;
; bus_in_address[*]       ; clk_system ; -3.158 ; -3.158 ; Fall       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -3.158 ; -3.158 ; Fall       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -3.407 ; -3.407 ; Fall       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -3.626 ; -3.626 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; -3.750 ; -3.750 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; -3.846 ; -3.846 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_1 ; clk_system ; -2.734 ; -2.734 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_2 ; clk_system ; -2.684 ; -2.684 ; Fall       ; clk_system      ;
; dip_in[*]               ; clk_system ; -2.446 ; -2.446 ; Fall       ; clk_system      ;
;  dip_in[3]              ; clk_system ; -2.530 ; -2.530 ; Fall       ; clk_system      ;
;  dip_in[4]              ; clk_system ; -2.446 ; -2.446 ; Fall       ; clk_system      ;
+-------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin           ; clk_25     ; 2.163 ; 2.163 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]     ; clk_25     ; 2.361 ; 2.361 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]    ; clk_25     ; 2.126 ; 2.126 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]    ; clk_25     ; 2.116 ; 2.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]    ; clk_25     ; 2.033 ; 2.033 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]    ; clk_25     ; 2.039 ; 2.039 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]    ; clk_25     ; 1.891 ; 1.891 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]    ; clk_25     ; 1.995 ; 1.995 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]    ; clk_25     ; 2.024 ; 2.024 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]    ; clk_25     ; 1.888 ; 1.888 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]    ; clk_25     ; 2.120 ; 2.120 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]    ; clk_25     ; 2.123 ; 2.123 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10]   ; clk_25     ; 2.263 ; 2.263 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11]   ; clk_25     ; 2.216 ; 2.216 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12]   ; clk_25     ; 2.224 ; 2.224 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13]   ; clk_25     ; 2.200 ; 2.200 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14]   ; clk_25     ; 2.361 ; 2.361 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15]   ; clk_25     ; 2.311 ; 2.311 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin             ; clk_25     ; 2.018 ; 2.018 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK              ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_1 ; clk_system ; 3.538 ; 3.538 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_2 ; clk_system ; 3.602 ; 3.602 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_1  ; clk_system ; 3.279 ; 3.279 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_2  ; clk_system ; 3.374 ; 3.374 ; Rise       ; clk_system                      ;
; LED_CLK              ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE               ; clk_system ; 3.515 ; 3.515 ; Fall       ; clk_system                      ;
; LED_SDI[*]           ; clk_system ; 3.477 ; 3.477 ; Fall       ; clk_system                      ;
;  LED_SDI[0]          ; clk_system ; 3.477 ; 3.477 ; Fall       ; clk_system                      ;
; dds_reset_pin        ; clk_system ; 3.504 ; 3.504 ; Fall       ; clk_system                      ;
; ioreset_pin          ; clk_system ; 3.697 ; 3.697 ; Fall       ; clk_system                      ;
; ioup_pin             ; clk_system ; 3.665 ; 3.665 ; Fall       ; clk_system                      ;
; sclk_pin             ; clk_system ; 3.544 ; 3.544 ; Fall       ; clk_system                      ;
; sdio_pin             ; clk_system ; 3.642 ; 3.642 ; Fall       ; clk_system                      ;
+----------------------+------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin           ; clk_25     ; 2.163 ; 2.163 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]     ; clk_25     ; 1.888 ; 1.888 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]    ; clk_25     ; 2.126 ; 2.126 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]    ; clk_25     ; 2.116 ; 2.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]    ; clk_25     ; 2.033 ; 2.033 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]    ; clk_25     ; 2.039 ; 2.039 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]    ; clk_25     ; 1.891 ; 1.891 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]    ; clk_25     ; 1.995 ; 1.995 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]    ; clk_25     ; 2.024 ; 2.024 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]    ; clk_25     ; 1.888 ; 1.888 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]    ; clk_25     ; 2.120 ; 2.120 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]    ; clk_25     ; 2.123 ; 2.123 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10]   ; clk_25     ; 2.263 ; 2.263 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11]   ; clk_25     ; 2.216 ; 2.216 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12]   ; clk_25     ; 2.224 ; 2.224 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13]   ; clk_25     ; 2.200 ; 2.200 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14]   ; clk_25     ; 2.361 ; 2.361 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15]   ; clk_25     ; 2.311 ; 2.311 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin             ; clk_25     ; 2.018 ; 2.018 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK              ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_1 ; clk_system ; 3.538 ; 3.538 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_2 ; clk_system ; 3.602 ; 3.602 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_1  ; clk_system ; 3.279 ; 3.279 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_2  ; clk_system ; 3.374 ; 3.374 ; Rise       ; clk_system                      ;
; LED_CLK              ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE               ; clk_system ; 3.515 ; 3.515 ; Fall       ; clk_system                      ;
; LED_SDI[*]           ; clk_system ; 3.477 ; 3.477 ; Fall       ; clk_system                      ;
;  LED_SDI[0]          ; clk_system ; 3.477 ; 3.477 ; Fall       ; clk_system                      ;
; dds_reset_pin        ; clk_system ; 3.504 ; 3.504 ; Fall       ; clk_system                      ;
; ioreset_pin          ; clk_system ; 3.697 ; 3.697 ; Fall       ; clk_system                      ;
; ioup_pin             ; clk_system ; 3.665 ; 3.665 ; Fall       ; clk_system                      ;
; sclk_pin             ; clk_system ; 3.544 ; 3.544 ; Fall       ; clk_system                      ;
; sdio_pin             ; clk_system ; 3.642 ; 3.642 ; Fall       ; clk_system                      ;
+----------------------+------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk_1 ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; bus_in_address[0] ; bus_in_fifo_rd_clk_2 ; 6.795 ; 6.795 ; 6.795 ; 6.795 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_1  ; 7.020 ; 7.020 ; 7.020 ; 7.020 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_2  ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_1 ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_2 ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_1  ; 7.151 ; 7.151 ; 7.151 ; 7.151 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_2  ; 7.129 ; 7.129 ; 7.129 ; 7.129 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_1 ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_2 ; 5.608 ; 5.608 ; 5.608 ; 5.608 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_1  ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_2  ; 5.811 ; 5.811 ; 5.811 ; 5.811 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_1 ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_2 ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; dip_in[0]         ; bus_in_fifo_rd_en_1  ; 7.258 ; 7.258 ; 7.258 ; 7.258 ;
; dip_in[0]         ; bus_in_fifo_rd_en_2  ; 7.236 ; 7.236 ; 7.236 ; 7.236 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_1 ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_2 ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; dip_in[1]         ; bus_in_fifo_rd_en_1  ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; dip_in[1]         ; bus_in_fifo_rd_en_2  ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_1 ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_2 ; 5.473 ; 5.473 ; 5.473 ; 5.473 ;
; dip_in[2]         ; bus_in_fifo_rd_en_1  ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; dip_in[2]         ; bus_in_fifo_rd_en_2  ; 5.676 ; 5.676 ; 5.676 ; 5.676 ;
+-------------------+----------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk_1 ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; bus_in_address[0] ; bus_in_fifo_rd_clk_2 ; 6.795 ; 6.795 ; 6.795 ; 6.795 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_1  ; 7.020 ; 7.020 ; 7.020 ; 7.020 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_2  ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_1 ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_2 ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_1  ; 7.151 ; 7.151 ; 7.151 ; 7.151 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_2  ; 7.129 ; 7.129 ; 7.129 ; 7.129 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_1 ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_2 ; 5.608 ; 5.608 ; 5.608 ; 5.608 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_1  ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_2  ; 5.811 ; 5.811 ; 5.811 ; 5.811 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_1 ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_2 ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; dip_in[0]         ; bus_in_fifo_rd_en_1  ; 7.258 ; 7.258 ; 7.258 ; 7.258 ;
; dip_in[0]         ; bus_in_fifo_rd_en_2  ; 7.236 ; 7.236 ; 7.236 ; 7.236 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_1 ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_2 ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; dip_in[1]         ; bus_in_fifo_rd_en_1  ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; dip_in[1]         ; bus_in_fifo_rd_en_2  ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_1 ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_2 ; 5.473 ; 5.473 ; 5.473 ; 5.473 ;
; dip_in[2]         ; bus_in_fifo_rd_en_1  ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; dip_in[2]         ; bus_in_fifo_rd_en_2  ; 5.676 ; 5.676 ; 5.676 ; 5.676 ;
+-------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.988   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.728   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value_1     ; -1.232   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; 1.726    ; -2.209 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -3.988   ; -1.681 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.564  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -635.911 ; -3.89  ; 0.0      ; 0.0     ; -1004.102           ;
;  PLL|altpll_component|pll|clk[0] ; -40.151  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value_1     ; -7.780   ; 0.000  ; N/A      ; N/A     ; -11.222             ;
;  clk_25                          ; 0.000    ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -504.689 ; -1.681 ; N/A      ; N/A     ; -511.600            ;
;  dds_ram_wrclock                 ; -83.291  ; 0.000  ; N/A      ; N/A     ; -481.280            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]       ; clk_system ; 7.625 ; 7.625 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 7.429 ; 7.429 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 7.625 ; 7.625 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 7.341 ; 7.341 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; 5.239 ; 5.239 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; 4.610 ; 4.610 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; 4.617 ; 4.617 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; 4.477 ; 4.477 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; 4.715 ; 4.715 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; 4.600 ; 4.600 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; 4.760 ; 4.760 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; 4.740 ; 4.740 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; 4.759 ; 4.759 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; 4.916 ; 4.916 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; 5.131 ; 5.131 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; 5.239 ; 5.239 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; 5.028 ; 5.028 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; 4.822 ; 4.822 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; 4.640 ; 4.640 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; 4.632 ; 4.632 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; 4.750 ; 4.750 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; 8.337 ; 8.337 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; 8.610 ; 8.610 ; Rise       ; clk_system      ;
; bus_in_ram_reset_1      ; clk_system ; 6.365 ; 6.365 ; Rise       ; clk_system      ;
; bus_in_ram_reset_2      ; clk_system ; 6.585 ; 6.585 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; 7.754 ; 7.754 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; 7.754 ; 7.754 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; 7.236 ; 7.236 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; 7.302 ; 7.302 ; Rise       ; clk_system      ;
; bus_in_address[*]       ; clk_system ; 7.174 ; 7.174 ; Fall       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 6.136 ; 6.136 ; Fall       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 6.605 ; 6.605 ; Fall       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 7.174 ; 7.174 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; 7.502 ; 7.502 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; 7.775 ; 7.775 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_1 ; clk_system ; 7.476 ; 7.476 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_2 ; clk_system ; 8.045 ; 8.045 ; Fall       ; clk_system      ;
; dip_in[*]               ; clk_system ; 5.062 ; 5.062 ; Fall       ; clk_system      ;
;  dip_in[3]              ; clk_system ; 4.987 ; 4.987 ; Fall       ; clk_system      ;
;  dip_in[4]              ; clk_system ; 5.062 ; 5.062 ; Fall       ; clk_system      ;
+-------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]       ; clk_system ; -3.683 ; -3.683 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -3.688 ; -3.688 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -3.819 ; -3.819 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -3.683 ; -3.683 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; -2.423 ; -2.423 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; -2.519 ; -2.519 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; -2.508 ; -2.508 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; -2.423 ; -2.423 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; -2.519 ; -2.519 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; -2.496 ; -2.496 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; -2.557 ; -2.557 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; -2.543 ; -2.543 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; -2.559 ; -2.559 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; -2.657 ; -2.657 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; -2.762 ; -2.762 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; -2.777 ; -2.777 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; -2.684 ; -2.684 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; -2.562 ; -2.562 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; -2.455 ; -2.455 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; -2.458 ; -2.458 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; -2.523 ; -2.523 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; -3.129 ; -3.129 ; Rise       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; -3.225 ; -3.225 ; Rise       ; clk_system      ;
; bus_in_ram_reset_1      ; clk_system ; -2.493 ; -2.493 ; Rise       ; clk_system      ;
; bus_in_ram_reset_2      ; clk_system ; -2.690 ; -2.690 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; -3.622 ; -3.622 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; -3.926 ; -3.926 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; -3.622 ; -3.622 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; -3.703 ; -3.703 ; Rise       ; clk_system      ;
; bus_in_address[*]       ; clk_system ; -3.158 ; -3.158 ; Fall       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -3.158 ; -3.158 ; Fall       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -3.407 ; -3.407 ; Fall       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -3.626 ; -3.626 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_1     ; clk_system ; -3.750 ; -3.750 ; Fall       ; clk_system      ;
; bus_in_fifo_empty_2     ; clk_system ; -3.846 ; -3.846 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_1 ; clk_system ; -2.734 ; -2.734 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip_2 ; clk_system ; -2.684 ; -2.684 ; Fall       ; clk_system      ;
; dip_in[*]               ; clk_system ; -2.446 ; -2.446 ; Fall       ; clk_system      ;
;  dip_in[3]              ; clk_system ; -2.530 ; -2.530 ; Fall       ; clk_system      ;
;  dip_in[4]              ; clk_system ; -2.446 ; -2.446 ; Fall       ; clk_system      ;
+-------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin           ; clk_25     ; 4.438 ; 4.438 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]     ; clk_25     ; 4.803 ; 4.803 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]    ; clk_25     ; 4.304 ; 4.304 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]    ; clk_25     ; 4.294 ; 4.294 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]    ; clk_25     ; 4.094 ; 4.094 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]    ; clk_25     ; 4.103 ; 4.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]    ; clk_25     ; 3.814 ; 3.814 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]    ; clk_25     ; 4.043 ; 4.043 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]    ; clk_25     ; 4.081 ; 4.081 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]    ; clk_25     ; 3.806 ; 3.806 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]    ; clk_25     ; 4.297 ; 4.297 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]    ; clk_25     ; 4.315 ; 4.315 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10]   ; clk_25     ; 4.592 ; 4.592 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11]   ; clk_25     ; 4.527 ; 4.527 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12]   ; clk_25     ; 4.482 ; 4.482 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13]   ; clk_25     ; 4.492 ; 4.492 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14]   ; clk_25     ; 4.803 ; 4.803 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15]   ; clk_25     ; 4.745 ; 4.745 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin             ; clk_25     ; 4.074 ; 4.074 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK              ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_1 ; clk_system ; 6.402 ; 6.402 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_2 ; clk_system ; 6.527 ; 6.527 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_1  ; clk_system ; 5.865 ; 5.865 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_2  ; clk_system ; 6.076 ; 6.076 ; Rise       ; clk_system                      ;
; LED_CLK              ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE               ; clk_system ; 6.494 ; 6.494 ; Fall       ; clk_system                      ;
; LED_SDI[*]           ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system                      ;
;  LED_SDI[0]          ; clk_system ; 6.428 ; 6.428 ; Fall       ; clk_system                      ;
; dds_reset_pin        ; clk_system ; 6.470 ; 6.470 ; Fall       ; clk_system                      ;
; ioreset_pin          ; clk_system ; 6.835 ; 6.835 ; Fall       ; clk_system                      ;
; ioup_pin             ; clk_system ; 6.663 ; 6.663 ; Fall       ; clk_system                      ;
; sclk_pin             ; clk_system ; 6.499 ; 6.499 ; Fall       ; clk_system                      ;
; sdio_pin             ; clk_system ; 6.738 ; 6.738 ; Fall       ; clk_system                      ;
+----------------------+------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+----------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin           ; clk_25     ; 2.163 ; 2.163 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]     ; clk_25     ; 1.888 ; 1.888 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]    ; clk_25     ; 2.126 ; 2.126 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]    ; clk_25     ; 2.116 ; 2.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]    ; clk_25     ; 2.033 ; 2.033 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]    ; clk_25     ; 2.039 ; 2.039 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]    ; clk_25     ; 1.891 ; 1.891 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]    ; clk_25     ; 1.995 ; 1.995 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]    ; clk_25     ; 2.024 ; 2.024 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]    ; clk_25     ; 1.888 ; 1.888 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]    ; clk_25     ; 2.120 ; 2.120 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]    ; clk_25     ; 2.123 ; 2.123 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10]   ; clk_25     ; 2.263 ; 2.263 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11]   ; clk_25     ; 2.216 ; 2.216 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12]   ; clk_25     ; 2.224 ; 2.224 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13]   ; clk_25     ; 2.200 ; 2.200 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14]   ; clk_25     ; 2.361 ; 2.361 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15]   ; clk_25     ; 2.311 ; 2.311 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin             ; clk_25     ; 2.018 ; 2.018 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK              ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_1 ; clk_system ; 3.538 ; 3.538 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk_2 ; clk_system ; 3.602 ; 3.602 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_1  ; clk_system ; 3.279 ; 3.279 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en_2  ; clk_system ; 3.374 ; 3.374 ; Rise       ; clk_system                      ;
; LED_CLK              ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE               ; clk_system ; 3.515 ; 3.515 ; Fall       ; clk_system                      ;
; LED_SDI[*]           ; clk_system ; 3.477 ; 3.477 ; Fall       ; clk_system                      ;
;  LED_SDI[0]          ; clk_system ; 3.477 ; 3.477 ; Fall       ; clk_system                      ;
; dds_reset_pin        ; clk_system ; 3.504 ; 3.504 ; Fall       ; clk_system                      ;
; ioreset_pin          ; clk_system ; 3.697 ; 3.697 ; Fall       ; clk_system                      ;
; ioup_pin             ; clk_system ; 3.665 ; 3.665 ; Fall       ; clk_system                      ;
; sclk_pin             ; clk_system ; 3.544 ; 3.544 ; Fall       ; clk_system                      ;
; sdio_pin             ; clk_system ; 3.642 ; 3.642 ; Fall       ; clk_system                      ;
+----------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------+
; Progagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk_1 ; 12.361 ; 12.361 ; 12.361 ; 12.361 ;
; bus_in_address[0] ; bus_in_fifo_rd_clk_2 ; 12.587 ; 12.587 ; 12.587 ; 12.587 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_1  ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_2  ; 13.049 ; 13.049 ; 13.049 ; 13.049 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_1 ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_2 ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_1  ; 13.270 ; 13.270 ; 13.270 ; 13.270 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_2  ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_1 ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_2 ; 10.179 ; 10.179 ; 10.179 ; 10.179 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_1  ; 10.666 ; 10.666 ; 10.666 ; 10.666 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_2  ; 10.641 ; 10.641 ; 10.641 ; 10.641 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_1 ; 12.686 ; 12.686 ; 12.686 ; 12.686 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_2 ; 12.912 ; 12.912 ; 12.912 ; 12.912 ;
; dip_in[0]         ; bus_in_fifo_rd_en_1  ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; dip_in[0]         ; bus_in_fifo_rd_en_2  ; 13.374 ; 13.374 ; 13.374 ; 13.374 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_1 ; 12.168 ; 12.168 ; 12.168 ; 12.168 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_2 ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; dip_in[1]         ; bus_in_fifo_rd_en_1  ; 12.881 ; 12.881 ; 12.881 ; 12.881 ;
; dip_in[1]         ; bus_in_fifo_rd_en_2  ; 12.856 ; 12.856 ; 12.856 ; 12.856 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_1 ; 9.602  ; 9.602  ; 9.602  ; 9.602  ;
; dip_in[2]         ; bus_in_fifo_rd_clk_2 ; 9.828  ; 9.828  ; 9.828  ; 9.828  ;
; dip_in[2]         ; bus_in_fifo_rd_en_1  ; 10.315 ; 10.315 ; 10.315 ; 10.315 ;
; dip_in[2]         ; bus_in_fifo_rd_en_2  ; 10.290 ; 10.290 ; 10.290 ; 10.290 ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Progagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk_1 ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; bus_in_address[0] ; bus_in_fifo_rd_clk_2 ; 6.795 ; 6.795 ; 6.795 ; 6.795 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_1  ; 7.020 ; 7.020 ; 7.020 ; 7.020 ;
; bus_in_address[0] ; bus_in_fifo_rd_en_2  ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_1 ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk_2 ; 6.926 ; 6.926 ; 6.926 ; 6.926 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_1  ; 7.151 ; 7.151 ; 7.151 ; 7.151 ;
; bus_in_address[1] ; bus_in_fifo_rd_en_2  ; 7.129 ; 7.129 ; 7.129 ; 7.129 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_1 ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk_2 ; 5.608 ; 5.608 ; 5.608 ; 5.608 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_1  ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; bus_in_address[2] ; bus_in_fifo_rd_en_2  ; 5.811 ; 5.811 ; 5.811 ; 5.811 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_1 ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; dip_in[0]         ; bus_in_fifo_rd_clk_2 ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; dip_in[0]         ; bus_in_fifo_rd_en_1  ; 7.258 ; 7.258 ; 7.258 ; 7.258 ;
; dip_in[0]         ; bus_in_fifo_rd_en_2  ; 7.236 ; 7.236 ; 7.236 ; 7.236 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_1 ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; dip_in[1]         ; bus_in_fifo_rd_clk_2 ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; dip_in[1]         ; bus_in_fifo_rd_en_1  ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; dip_in[1]         ; bus_in_fifo_rd_en_2  ; 6.932 ; 6.932 ; 6.932 ; 6.932 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_1 ; 5.372 ; 5.372 ; 5.372 ; 5.372 ;
; dip_in[2]         ; bus_in_fifo_rd_clk_2 ; 5.473 ; 5.473 ; 5.473 ; 5.473 ;
; dip_in[2]         ; bus_in_fifo_rd_en_1  ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; dip_in[2]         ; bus_in_fifo_rd_en_2  ; 5.676 ; 5.676 ; 5.676 ; 5.676 ;
+-------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value_1     ; bus_in_step_to_next_value_1     ; 55       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value_1     ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 521      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 79       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value_1     ; bus_in_step_to_next_value_1     ; 55       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value_1     ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 521      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 79       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 288   ; 288  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 31 21:32:39 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value_1 bus_in_step_to_next_value_1
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.988
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.988      -504.689 clk_system 
    Info (332119):    -2.728       -40.151 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.915       -83.291 dds_ram_wrclock 
    Info (332119):    -1.232        -7.780 bus_in_step_to_next_value_1 
    Info (332119):     2.479         0.000 clk_25 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.681        -1.681 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value_1 
    Info (332119):     0.702         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value_1 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 42 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk_2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en_2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.676
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.676      -153.759 clk_system 
    Info (332119):    -1.457       -26.479 dds_ram_wrclock 
    Info (332119):    -1.198       -17.597 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -0.031        -0.031 bus_in_step_to_next_value_1 
    Info (332119):     1.726         0.000 clk_25 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.034        -1.034 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value_1 
    Info (332119):     0.564         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value_1 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 274 megabytes
    Info: Processing ended: Tue Jul 31 21:32:43 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


