 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 14 14:51:30 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (SDFFRQX2M)               0.44       0.44 f
  U0_REGFILE/REG1[6] (RegFile_test_1)                     0.00       0.44 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.44 f
  U0_ALU/U108/Y (BUFX2M)                                  0.22       0.66 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.66 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.81 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.02 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.18 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.43 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.11 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.43 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.67 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.16 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.39 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.64 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       4.99 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.27 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.51 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.96 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.29 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.93 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.32 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.57 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.02 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.35 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.32 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.64 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.34 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.97 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.31 f
  U0_ALU/div_52/U61/Y (CLKMX2X2M)                         0.24      12.55 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      13.98 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.31 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.64 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.96 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      14.96 f
  U0_ALU/U61/Y (AOI222X1M)                                0.41      15.37 r
  U0_ALU/U58/Y (AOI31X2M)                                 0.14      15.50 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                     0.00      15.50 f
  data arrival time                                                 15.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -15.50
  --------------------------------------------------------------------------
  slack (MET)                                                        4.08


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (SDFFRQX2M)               0.44       0.44 f
  U0_REGFILE/REG1[6] (RegFile_test_1)                     0.00       0.44 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.44 f
  U0_ALU/U108/Y (BUFX2M)                                  0.22       0.66 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.66 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.81 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.02 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.18 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.43 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.11 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.43 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.67 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.16 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.39 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.64 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       4.99 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.27 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.51 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.96 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.29 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.93 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.32 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.57 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.02 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.35 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.32 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.64 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.89 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.34 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.33 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.66 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.97 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.31 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      12.31 f
  U0_ALU/U65/Y (AOI222X1M)                                0.31      12.61 r
  U0_ALU/U62/Y (AOI31X2M)                                 0.14      12.75 f
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                     0.00      12.75 f
  data arrival time                                                 12.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -12.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (SDFFRQX2M)               0.44       0.44 f
  U0_REGFILE/REG1[6] (RegFile_test_1)                     0.00       0.44 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.44 f
  U0_ALU/U108/Y (BUFX2M)                                  0.22       0.66 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.66 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.81 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.02 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.18 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.43 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.11 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.43 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.67 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.16 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.39 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.64 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       4.99 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.27 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.51 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.96 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.29 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.93 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.32 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.57 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.02 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.35 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.32 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.64 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00       9.64 f
  U0_ALU/U69/Y (AOI222X1M)                                0.44      10.08 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.14      10.22 f
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                     0.00      10.22 f
  data arrival time                                                 10.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        9.36


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (SDFFRQX2M)               0.44       0.44 f
  U0_REGFILE/REG1[6] (RegFile_test_1)                     0.00       0.44 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.44 f
  U0_ALU/U108/Y (BUFX2M)                                  0.22       0.66 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.66 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.81 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.02 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.18 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.43 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.11 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.43 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.67 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.16 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.39 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.64 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       4.99 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.27 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.51 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.96 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.29 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.93 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.32 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_0)            0.00       7.32 f
  U0_ALU/U73/Y (AOI222X1M)                                0.44       7.76 r
  U0_ALU/U70/Y (AOI31X2M)                                 0.14       7.90 f
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                     0.00       7.90 f
  data arrival time                                                  7.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                       11.69


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U17/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.09 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.22 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.40 f
  U0_ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                     0.15       6.55 f
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.55 f
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.55 f
  U0_ALU/U24/Y (OAI2BB1X2M)                               0.17       6.72 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                    0.00       6.72 f
  data arrival time                                                  6.72

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                       12.87


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U17/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.09 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.23       6.33 f
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.33 f
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.33 f
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.19       6.51 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                    0.00       6.51 f
  data arrival time                                                  6.51

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -6.51
  --------------------------------------------------------------------------
  slack (MET)                                                       13.08


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U17/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.14       5.99 f
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.99 f
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.99 f
  U0_ALU/U27/Y (OAI2BB1X2M)                               0.17       6.16 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                    0.00       6.16 f
  data arrival time                                                  6.16

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                       13.43


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (SDFFRQX2M)               0.44       0.44 f
  U0_REGFILE/REG1[6] (RegFile_test_1)                     0.00       0.44 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.44 f
  U0_ALU/U108/Y (BUFX2M)                                  0.22       0.66 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.66 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.81 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.02 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.18 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.43 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.11 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.43 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.67 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.16 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.39 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.64 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       4.99 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.27 f
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_0)            0.00       5.27 f
  U0_ALU/U77/Y (AOI222X1M)                                0.43       5.70 r
  U0_ALU/U74/Y (AOI31X2M)                                 0.14       5.84 f
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                     0.00       5.84 f
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.74


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U17/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.22       5.67 f
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.67 f
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.67 f
  U0_ALU/U26/Y (OAI2BB1X2M)                               0.17       5.83 f
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                    0.00       5.83 f
  data arrival time                                                  5.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -5.83
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U17/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.14       5.33 f
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.33 f
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.33 f
  U0_ALU/U30/Y (OAI2BB1X2M)                               0.17       5.50 f
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                    0.00       5.50 f
  data arrival time                                                  5.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                       14.09


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U113/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_3/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.26       4.70 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.70 f
  U0_ALU/mult_49/FS_1/U33/Y (NOR2X1M)                     0.13       4.83 r
  U0_ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.15       4.98 r
  U0_ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.20       5.18 f
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.18 f
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.18 f
  U0_ALU/U29/Y (OAI2BB1X2M)                               0.17       5.35 f
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                    0.00       5.35 f
  data arrival time                                                  5.35

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -5.35
  --------------------------------------------------------------------------
  slack (MET)                                                       14.25


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U17/Y (CLKXOR2X2M)                       0.27       4.71 f
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.71 f
  U0_ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                     0.13       4.84 f
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.84 f
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.84 f
  U0_ALU/U28/Y (OAI2BB1X2M)                               0.17       5.01 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                     0.00       5.01 f
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.58


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[0] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[0] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U114/Y (BUFX2M)                                  0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.95 r
  U0_ALU/mult_49/U4/Y (AND2X2M)                           0.16       1.11 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.65 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.44 f
  U0_ALU/mult_49/U28/Y (INVX2M)                           0.08       4.52 r
  U0_ALU/mult_49/U27/Y (XNOR2X2M)                         0.09       4.62 f
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.62 f
  U0_ALU/mult_49/FS_1/U7/Y (INVX2M)                       0.07       4.68 r
  U0_ALU/mult_49/FS_1/U8/Y (INVX2M)                       0.03       4.72 f
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.72 f
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.72 f
  U0_ALU/U92/Y (AOI2BB2XLM)                               0.19       4.90 r
  U0_ALU/U90/Y (AOI21X2M)                                 0.09       5.00 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                     0.00       5.00 f
  data arrival time                                                  5.00

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.41      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                       14.59


  Startpoint: U0_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][1]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[1] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U115/Y (BUFX2M)                                  0.26       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U39/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.96 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.87 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.56       4.42 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.42 f
  U0_ALU/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.57 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.57 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.57 f
  U0_ALU/U89/Y (AOI22X1M)                                 0.19       4.76 r
  U0_ALU/U86/Y (AOI31X2M)                                 0.11       4.87 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                     0.00       4.87 f
  data arrival time                                                  4.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                       14.71


  Startpoint: U0_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[0][1]/Q (SDFFRQX2M)               0.37       0.37 r
  U0_REGFILE/REG0[1] (RegFile_test_1)                     0.00       0.37 r
  U0_ALU/A[1] (ALU_test_1)                                0.00       0.37 r
  U0_ALU/U115/Y (BUFX2M)                                  0.26       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U39/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.96 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.87 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.87 f
  U0_ALU/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.02 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.02 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.02 f
  U0_ALU/U85/Y (AOI222X1M)                                0.25       4.27 r
  U0_ALU/U82/Y (AOI31X2M)                                 0.14       4.41 f
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                     0.00       4.41 f
  data arrival time                                                  4.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -4.41
  --------------------------------------------------------------------------
  slack (MET)                                                       15.17


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (SDFFRQX2M)               0.44       0.44 f
  U0_REGFILE/REG1[6] (RegFile_test_1)                     0.00       0.44 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.44 f
  U0_ALU/U108/Y (BUFX2M)                                  0.22       0.66 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.66 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.81 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.02 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.18 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.43 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.11 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.43 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.22       2.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.42 f
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.26       3.67 f
  U0_ALU/div_52/quotient[5] (ALU_DW_div_uns_0)            0.00       3.67 f
  U0_ALU/U81/Y (AOI222X1M)                                0.42       4.09 r
  U0_ALU/U78/Y (AOI31X2M)                                 0.14       4.23 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                     0.00       4.23 f
  data arrival time                                                  4.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.42      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.43       0.43 r
  U0_SYS_CTRL/U0_CTRL_RX/U74/Y (INVX2M)                   0.11       0.54 f
  U0_SYS_CTRL/U0_CTRL_RX/U72/Y (NOR3X2M)                  0.28       0.82 r
  U0_SYS_CTRL/U0_CTRL_RX/U73/Y (NAND2X2M)                 0.24       1.06 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.21       1.27 r
  U0_SYS_CTRL/U0_CTRL_RX/ALU_EN (CTRL_RX_test_1)          0.00       1.27 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                    0.00       1.27 r
  U0_ALU/EN (ALU_test_1)                                  0.00       1.27 r
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)                      0.00       1.27 r
  data arrival time                                                  1.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00      20.00 r
  library setup time                                     -0.32      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                       18.41


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.52      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       19.07


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U146/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U242/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U202/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U201/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[0]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[0]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U146/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U248/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U230/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U229/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[7]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[7]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U146/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U247/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U226/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U225/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[6]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[6]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U146/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U246/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U222/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U221/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[5]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[5]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U144/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U245/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U218/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U217/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[4]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[4]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U144/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U244/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U214/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U213/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[3]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[3]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U144/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U243/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U210/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U209/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[2]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[2]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U77/Y (OAI21X2M)                 0.17       1.42 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX_test_1)
                                                          0.00       1.42 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL_test_1)             0.00       1.42 r
  U2/Y (BUFX2M)                                           0.36       1.79 r
  U0_REGFILE/Address[0] (RegFile_test_1)                  0.00       1.79 r
  U0_REGFILE/U249/Y (INVX2M)                              0.10       1.89 f
  U0_REGFILE/U147/Y (BUFX2M)                              0.16       2.05 f
  U0_REGFILE/U144/Y (INVX2M)                              0.77       2.83 r
  U0_REGFILE/U208/Y (MX4X1M)                              0.49       3.32 f
  U0_REGFILE/U206/Y (MX4X1M)                              0.34       3.66 f
  U0_REGFILE/U205/Y (AO22X1M)                             0.32       3.98 f
  U0_REGFILE/RdData_reg[1]/D (SDFFRQX2M)                  0.00       3.98 f
  data arrival time                                                  3.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[1]/CK (SDFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U370/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][1]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U375/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][6]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U374/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][5]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U373/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][4]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U376/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][7]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U372/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][3]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U371/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][2]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U142/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U162/Y (NAND2X2M)                            0.26       3.11 r
  U0_REGFILE/U369/Y (OAI2BB2X1M)                          0.13       3.24 f
  U0_REGFILE/regArr_reg[1][0]/D (SDFFRQX2M)               0.00       3.24 f
  data arrival time                                                  3.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (MET)                                                       16.15


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U154/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U163/Y (NAND2X2M)                            0.24       3.10 r
  U0_REGFILE/U332/Y (OAI2BB2X1M)                          0.13       3.23 f
  U0_REGFILE/regArr_reg[4][3]/D (SDFFRQX2M)               0.00       3.23 f
  data arrival time                                                  3.23

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[4][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U154/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U163/Y (NAND2X2M)                            0.24       3.10 r
  U0_REGFILE/U331/Y (OAI2BB2X1M)                          0.13       3.23 f
  U0_REGFILE/regArr_reg[4][2]/D (SDFFRQX2M)               0.00       3.23 f
  data arrival time                                                  3.23

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[4][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U154/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U163/Y (NAND2X2M)                            0.24       3.10 r
  U0_REGFILE/U330/Y (OAI2BB2X1M)                          0.13       3.23 f
  U0_REGFILE/regArr_reg[4][1]/D (SDFFRQX2M)               0.00       3.23 f
  data arrival time                                                  3.23

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[4][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (SDFFRQX2M)          0.48       0.48 f
  U0_SYS_CTRL/U0_CTRL_RX/U41/Y (NOR4X1M)                  0.56       1.04 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (NOR2X2M)                  0.21       1.25 f
  U0_SYS_CTRL/U0_CTRL_RX/U93/Y (NOR2X2M)                  0.12       1.38 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX_test_1)
                                                          0.00       1.38 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL_test_1)             0.00       1.38 r
  U3/Y (BUFX2M)                                           0.59       1.97 r
  U0_REGFILE/Address[1] (RegFile_test_1)                  0.00       1.97 r
  U0_REGFILE/U377/Y (INVX2M)                              0.15       2.12 f
  U0_REGFILE/U150/Y (BUFX2M)                              0.17       2.30 f
  U0_REGFILE/U145/Y (INVX2M)                              0.38       2.68 r
  U0_REGFILE/U154/Y (NOR2X2M)                             0.17       2.85 f
  U0_REGFILE/U163/Y (NAND2X2M)                            0.24       3.10 r
  U0_REGFILE/U329/Y (OAI2BB2X1M)                          0.13       3.23 f
  U0_REGFILE/regArr_reg[4][0]/D (SDFFRQX2M)               0.00       3.23 f
  data arrival time                                                  3.23

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[4][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U11/Y (NOR3X2M)              0.13     217.99 f
  U0_UART/U0_UART_RX/counter/U20/Y (AOI32X1M)             0.24     218.23 r
  U0_UART/U0_UART_RX/counter/U19/Y (INVX2M)               0.05     218.28 f
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/D (SDFFRX1M)
                                                          0.00     218.28 f
  data arrival time                                                218.28

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.43    1084.37
  data required time                                              1084.37
  --------------------------------------------------------------------------
  data required time                                              1084.37
  data arrival time                                               -218.28
  --------------------------------------------------------------------------
  slack (MET)                                                      866.08


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U11/Y (NOR3X2M)              0.13     217.99 f
  U0_UART/U0_UART_RX/counter/U25/Y (OAI2BB2X1M)           0.23     218.22 f
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/D (SDFFRX1M)
                                                          0.00     218.22 f
  data arrival time                                                218.22

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                               -218.22
  --------------------------------------------------------------------------
  slack (MET)                                                      866.14


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U11/Y (NOR3X2M)              0.13     217.99 f
  U0_UART/U0_UART_RX/counter/U17/Y (NAND4X2M)             0.12     218.11 r
  U0_UART/U0_UART_RX/counter/U16/Y (OAI21X2M)             0.07     218.17 f
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (SDFFRX1M)
                                                          0.00     218.17 f
  data arrival time                                                218.17

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.43    1084.37
  data required time                                              1084.37
  --------------------------------------------------------------------------
  data required time                                              1084.37
  data arrival time                                               -218.17
  --------------------------------------------------------------------------
  slack (MET)                                                      866.20


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U23/Y (OAI32X1M)             0.18     218.05 f
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (SDFFRX1M)
                                                          0.00     218.05 f
  data arrival time                                                218.05

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.45    1084.35
  data required time                                              1084.35
  --------------------------------------------------------------------------
  data required time                                              1084.35
  data arrival time                                               -218.05
  --------------------------------------------------------------------------
  slack (MET)                                                      866.31


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U22/Y (AOI32X1M)             0.23     218.09 f
  U0_UART/U0_UART_RX/counter/U21/Y (INVX2M)               0.08     218.17 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[2]/D (SDFFRX1M)
                                                          0.00     218.17 r
  data arrival time                                                218.17

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.28    1084.52
  data required time                                              1084.52
  --------------------------------------------------------------------------
  data required time                                              1084.52
  data arrival time                                               -218.17
  --------------------------------------------------------------------------
  slack (MET)                                                      866.35


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U14/Y (INVX2M)               0.12     217.98 f
  U0_UART/U0_UART_RX/counter/U27/Y (NOR2X2M)              0.10     218.08 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (SDFFRX1M)
                                                          0.00     218.08 r
  data arrival time                                                218.08

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.29    1084.51
  data required time                                              1084.51
  --------------------------------------------------------------------------
  data required time                                              1084.51
  data arrival time                                               -218.08
  --------------------------------------------------------------------------
  slack (MET)                                                      866.43


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U9/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter_test_1)
                                                          0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U12/Y (INVX2M)               0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U15/Y (AOI31X2M)             0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U14/Y (INVX2M)               0.12     217.98 f
  U0_UART/U0_UART_RX/counter/U28/Y (NOR2X2M)              0.10     218.08 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[1]/D (SDFFRX1M)
                                                          0.00     218.08 r
  data arrival time                                                218.08

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.29    1084.51
  data required time                                              1084.51
  --------------------------------------------------------------------------
  data required time                                              1084.51
  data arrival time                                               -218.08
  --------------------------------------------------------------------------
  slack (MET)                                                      866.43


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/oversampling/RX_in (data_sampling_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/oversampling/U9/Y (NAND2X2M)         0.09     217.25 r
  U0_UART/U0_UART_RX/oversampling/U22/Y (OAI2BB2X1M)      0.10     217.35 f
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/D (SDFFRX1M)
                                                          0.00     217.35 f
  data arrival time                                                217.35

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                               -217.35
  --------------------------------------------------------------------------
  slack (MET)                                                      867.01


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/oversampling/RX_in (data_sampling_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/oversampling/U9/Y (NAND2X2M)         0.09     217.25 r
  U0_UART/U0_UART_RX/oversampling/U18/Y (OAI32X1M)        0.09     217.34 f
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/D (SDFFRX1M)
                                                          0.00     217.34 f
  data arrival time                                                217.34

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                               -217.34
  --------------------------------------------------------------------------
  slack (MET)                                                      867.02


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U5/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.16 f
  U0_UART/U0_UART_RX/oversampling/RX_in (data_sampling_test_1)
                                                          0.00     217.16 f
  U0_UART/U0_UART_RX/oversampling/U9/Y (NAND2X2M)         0.09     217.25 r
  U0_UART/U0_UART_RX/oversampling/U14/Y (OAI32X1M)        0.09     217.34 f
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]/D (SDFFRX1M)
                                                          0.00     217.34 f
  data arrival time                                                217.34

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                               -217.34
  --------------------------------------------------------------------------
  slack (MET)                                                      867.02


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/rx_fsm/CS_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U5/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART_test_1)                           0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX_test_1)               0.00     217.14 r
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm_test_1)
                                                          0.00     217.14 r
  U0_UART/U0_UART_RX/rx_fsm/U10/Y (OAI211X2M)             0.10     217.25 f
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[0]/D (SDFFRX1M)        0.00     217.25 f
  data arrival time                                                217.25

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[0]/CK (SDFFRX1M)       0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                               -217.25
  --------------------------------------------------------------------------
  slack (MET)                                                      867.11


  Startpoint: U0_UART/U0_UART_RX/U0_parity_check/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/Q (SDFFRX1M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_RX/U0_parity_check/par_err (Parity_Check_test_1)
                                                          0.00       0.46 f
  U0_UART/U0_UART_RX/parity_error (UART_RX_test_1)        0.00       0.46 f
  U0_UART/parity_error (UART_test_1)                      0.00       0.46 f
  parity_error (out)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  output external delay                                -217.00     867.80
  data required time                                               867.80
  --------------------------------------------------------------------------
  data required time                                               867.80
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      867.34


  Startpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/Q (SDFFRX1M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_RX/U0_stop_check/stp_err (STOP_CHECK_test_1)
                                                          0.00       0.46 f
  U0_UART/U0_UART_RX/framing_error (UART_RX_test_1)       0.00       0.46 f
  U0_UART/framing_error (UART_test_1)                     0.00       0.46 f
  framing_error (out)                                     0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  output external delay                                -217.00     867.80
  data required time                                               867.80
  --------------------------------------------------------------------------
  data required time                                               867.80
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      867.34


  Startpoint: U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]/CK (SDFFRX1M)       0.00       0.00 r
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]/Q (SDFFRX1M)        0.50       0.50 r
  U0_UART/U0_UART_RX/rx_fsm/U20/Y (NAND2X2M)              0.12       0.62 f
  U0_UART/U0_UART_RX/rx_fsm/U15/Y (NOR4BX1M)              0.32       0.94 r
  U0_UART/U0_UART_RX/rx_fsm/U16/Y (NOR4BX1M)              0.32       1.26 r
  U0_UART/U0_UART_RX/rx_fsm/U14/Y (NOR3BX2M)              0.26       1.52 r
  U0_UART/U0_UART_RX/rx_fsm/stp_chk_en (uart_rx_fsm_test_1)
                                                          0.00       1.52 r
  U0_UART/U0_UART_RX/U0_stop_check/stp_chk_en (STOP_CHECK_test_1)
                                                          0.00       1.52 r
  U0_UART/U0_UART_RX/U0_stop_check/U3/Y (INVX2M)          0.07       1.59 f
  U0_UART/U0_UART_RX/U0_stop_check/U2/Y (OAI2BB2X1M)      0.22       1.81 f
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/D (SDFFRX1M)
                                                          0.00       1.81 f
  data arrival time                                                  1.81

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_stop_check/stp_err_reg/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.55


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRX1M)                     0.46       0.46 r
  U0_ClkDiv/U17/Y (XNOR2X2M)                              0.22       0.67 r
  U0_ClkDiv/U13/Y (INVX2M)                                0.08       0.75 f
  U0_ClkDiv/U27/Y (OR4X1M)                                0.46       1.21 f
  U0_ClkDiv/U26/Y (NAND2X2M)                              0.09       1.30 r
  U0_ClkDiv/U14/Y (INVX2M)                                0.07       1.37 f
  U0_ClkDiv/U12/Y (AOI21X2M)                              0.16       1.54 r
  U0_ClkDiv/U20/Y (AOI21BX2M)                             0.15       1.69 r
  U0_ClkDiv/U18/Y (OAI32X1M)                              0.08       1.76 f
  U0_ClkDiv/count_reg[2]/D (SDFFRX1M)                     0.00       1.76 f
  data arrival time                                                  1.76

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.59


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRX1M)                     0.46       0.46 r
  U0_ClkDiv/U17/Y (XNOR2X2M)                              0.22       0.67 r
  U0_ClkDiv/U13/Y (INVX2M)                                0.08       0.75 f
  U0_ClkDiv/U27/Y (OR4X1M)                                0.46       1.21 f
  U0_ClkDiv/U26/Y (NAND2X2M)                              0.09       1.30 r
  U0_ClkDiv/U14/Y (INVX2M)                                0.07       1.37 f
  U0_ClkDiv/U32/Y (NOR2X2M)                               0.09       1.46 r
  U0_ClkDiv/U31/Y (CLKXOR2X2M)                            0.29       1.75 f
  U0_ClkDiv/div_clk_reg/D (SDFFRX1M)                      0.00       1.75 f
  data arrival time                                                  1.75

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_ClkDiv/div_clk_reg/CK (SDFFRX1M)                     0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.61


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRX1M)                     0.46       0.46 r
  U0_ClkDiv/U17/Y (XNOR2X2M)                              0.22       0.67 r
  U0_ClkDiv/U13/Y (INVX2M)                                0.08       0.75 f
  U0_ClkDiv/U27/Y (OR4X1M)                                0.46       1.21 f
  U0_ClkDiv/U26/Y (NAND2X2M)                              0.09       1.30 r
  U0_ClkDiv/U14/Y (INVX2M)                                0.07       1.37 f
  U0_ClkDiv/U12/Y (AOI21X2M)                              0.16       1.54 r
  U0_ClkDiv/U25/Y (OAI22X1M)                              0.09       1.63 f
  U0_ClkDiv/count_reg[1]/D (SDFFRX1M)                     0.00       1.63 f
  data arrival time                                                  1.63

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_ClkDiv/count_reg[1]/CK (SDFFRX1M)                    0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.73


  Startpoint: U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_parity_check/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]/CK (SDFFRX1M)       0.00       0.00 r
  U0_UART/U0_UART_RX/rx_fsm/CS_reg[1]/Q (SDFFRX1M)        0.50       0.50 r
  U0_UART/U0_UART_RX/rx_fsm/U20/Y (NAND2X2M)              0.12       0.62 f
  U0_UART/U0_UART_RX/rx_fsm/U15/Y (NOR4BX1M)              0.32       0.94 r
  U0_UART/U0_UART_RX/rx_fsm/U18/Y (NAND4X2M)              0.19       1.13 f
  U0_UART/U0_UART_RX/rx_fsm/U17/Y (NOR3X2M)               0.20       1.32 r
  U0_UART/U0_UART_RX/rx_fsm/par_chk_en (uart_rx_fsm_test_1)
                                                          0.00       1.32 r
  U0_UART/U0_UART_RX/U0_parity_check/par_chk_en (Parity_Check_test_1)
                                                          0.00       1.32 r
  U0_UART/U0_UART_RX/U0_parity_check/U4/Y (INVX2M)        0.07       1.39 f
  U0_UART/U0_UART_RX/U0_parity_check/U2/Y (OAI2BB2X1M)
                                                          0.22       1.61 f
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/D (SDFFRX1M)
                                                          0.00       1.61 f
  data arrival time                                                  1.61

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/U0_parity_check/par_err_reg/CK (SDFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.75


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (SDFFRX1M)                     0.45       0.45 r
  U0_ClkDiv/U29/Y (CLKXOR2X2M)                            0.31       0.76 f
  U0_ClkDiv/U22/Y (NOR4X1M)                               0.27       1.03 r
  U0_ClkDiv/U21/Y (OAI21X2M)                              0.13       1.16 f
  U0_ClkDiv/U37/Y (NOR2X2M)                               0.10       1.26 r
  U0_ClkDiv/U36/Y (CLKXOR2X2M)                            0.29       1.55 f
  U0_ClkDiv/odd_edge_tog_reg/D (SDFFSQX1M)                0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.81


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRX1M)                     0.46       0.46 r
  U0_ClkDiv/U17/Y (XNOR2X2M)                              0.22       0.67 r
  U0_ClkDiv/U13/Y (INVX2M)                                0.08       0.75 f
  U0_ClkDiv/U27/Y (OR4X1M)                                0.46       1.21 f
  U0_ClkDiv/U26/Y (NAND2X2M)                              0.09       1.30 r
  U0_ClkDiv/U33/Y (OAI32X1M)                              0.12       1.42 f
  U0_ClkDiv/count_reg[0]/D (SDFFRX1M)                     0.00       1.42 f
  data arrival time                                                  1.42

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_ClkDiv/count_reg[0]/CK (SDFFRX1M)                    0.00    1084.80 r
  library setup time                                     -0.44    1084.36
  data required time                                              1084.36
  --------------------------------------------------------------------------
  data required time                                              1084.36
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1082.93


  Startpoint: U0_UART/U0_UART_RX/start_check/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        7595.00    7595.00
  clock network delay (ideal)                             0.00    7595.00
  U0_UART/U0_UART_RX/start_check/strt_glitch_reg/CK (SDFFRX1M)
                                                          0.00    7595.00 r
  U0_UART/U0_UART_RX/start_check/strt_glitch_reg/Q (SDFFRX1M)
                                                          0.46    7595.46 f
  U0_UART/U0_UART_RX/start_check/strt_glitch (STRT_CHECK_test_1)
                                                          0.00    7595.46 f
  U0_UART/U0_UART_RX/test_so1 (UART_RX_test_1)            0.00    7595.46 f
  U0_UART/U0_uarttx/test_si (TOP_TX_test_1)               0.00    7595.46 f
  U0_UART/U0_uarttx/MUX_tx/test_si (MUX4x1_test_1)        0.00    7595.46 f
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/SI (SDFFSX1M)       0.00    7595.46 f
  data arrival time                                               7595.46

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/CK (SDFFSX1M)       0.00    8680.00 r
  library setup time                                     -0.55    8679.45
  data required time                                              8679.45
  --------------------------------------------------------------------------
  data required time                                              8679.45
  data arrival time                                              -7595.46
  --------------------------------------------------------------------------
  slack (MET)                                                     1083.99


  Startpoint: U1_RST_SYNC/sync_flop_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U1_uart_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        7595.00    7595.00
  clock network delay (ideal)                             0.00    7595.00
  U1_RST_SYNC/sync_flop_reg/CK (SDFFRQX1M)                0.00    7595.00 r
  U1_RST_SYNC/sync_flop_reg/Q (SDFFRQX1M)                 0.43    7595.43 f
  U1_RST_SYNC/SYNC_RST (RST_SYNC_test_1)                  0.00    7595.43 f
  U1_uart_sync/test_si (DATA_SYNC_test_1)                 0.00    7595.43 f
  U1_uart_sync/enable_flop_reg/SI (SDFFRQX2M)             0.00    7595.43 f
  data arrival time                                               7595.43

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U1_uart_sync/enable_flop_reg/CK (SDFFRQX2M)             0.00    8680.00 r
  library setup time                                     -0.52    8679.48
  data required time                                              8679.48
  --------------------------------------------------------------------------
  data required time                                              8679.48
  data arrival time                                              -7595.43
  --------------------------------------------------------------------------
  slack (MET)                                                     1084.05


  Startpoint: U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/CK (SDFFSX1M)       0.00       0.00 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/QN (SDFFSX1M)       0.45       0.45 f
  U0_UART/U0_uarttx/MUX_tx/U5/Y (INVX8M)                  0.76       1.22 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT (MUX4x1_test_1)         0.00       1.22 r
  U0_UART/U0_uarttx/TX_OUT (TOP_TX_test_1)                0.00       1.22 r
  U0_UART/TX_OUT_S (UART_test_1)                          0.00       1.22 r
  UART_TX_O (out)                                         0.00       1.22 r
  data arrival time                                                  1.22

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  output external delay                                -217.00    8463.00
  data required time                                              8463.00
  --------------------------------------------------------------------------
  data required time                                              8463.00
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8461.78


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U41/Y (AO22X1M)                  0.33       1.55 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/D (SDFFRQX2M)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.03


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[1]/Q (SDFFRQX2M)
                                                          0.43       0.43 f
  U0_UART/U0_uarttx/parity/U6/Y (XOR3XLM)                 0.50       0.93 f
  U0_UART/U0_uarttx/parity/U4/Y (XOR3XLM)                 0.48       1.41 f
  U0_UART/U0_uarttx/parity/par_bit_reg/D (SDFFRQX2M)      0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/par_bit_reg/CK (SDFFRQX2M)     0.00    8680.00 r
  library setup time                                     -0.42    8679.58
  data required time                                              8679.58
  --------------------------------------------------------------------------
  data required time                                              8679.58
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.17


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U39/Y (OAI2BB1X2M)               0.19       1.41 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/D (SDFFRQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.18


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U37/Y (OAI2BB1X2M)               0.19       1.41 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/D (SDFFRQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.18


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U35/Y (OAI2BB1X2M)               0.19       1.41 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/D (SDFFRQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.18


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U33/Y (OAI2BB1X2M)               0.19       1.41 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/D (SDFFRQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.18


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U31/Y (OAI2BB1X2M)               0.19       1.41 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.18


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U29/Y (OAI2BB1X2M)               0.17       1.40 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.20


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (SDFFRQX2M)          0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (SDFFRQX2M)           0.44       0.44 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_test_1)          0.00       0.44 f
  U0_UART/TX_IN_V (UART_test_1)                           0.00       0.44 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX_test_1)            0.00       0.44 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer_test_1)
                                                          0.00       0.44 f
  U0_UART/U0_uarttx/SER1/U26/Y (NOR2BX2M)                 0.14       0.58 f
  U0_UART/U0_uarttx/SER1/U25/Y (BUFX2M)                   0.20       0.77 f
  U0_UART/U0_uarttx/SER1/U15/Y (NOR2X2M)                  0.31       1.08 r
  U0_UART/U0_uarttx/SER1/U17/Y (NOR2X2M)                  0.15       1.23 f
  U0_UART/U0_uarttx/SER1/U27/Y (OAI2BB1X2M)               0.17       1.40 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[0]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.20


  Startpoint: U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/CK (SDFFSX1M)       0.00       0.00 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/QN (SDFFSX1M)       0.45       0.45 f
  U0_UART/U0_uarttx/MUX_tx/U5/Y (INVX8M)                  0.76       1.22 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT (MUX4x1_test_1)         0.00       1.22 r
  U0_UART/U0_uarttx/SER1/test_si (Serializer_test_1)      0.00       1.22 r
  U0_UART/U0_uarttx/SER1/counter_reg[0]/SI (SDFFRQX1M)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/counter_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8680.00 r
  library setup time                                     -0.44    8679.56
  data required time                                              8679.56
  --------------------------------------------------------------------------
  data required time                                              8679.56
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.34


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U13/Y (AO2B2X2M)               0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[5]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[5]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U9/Y (AO2B2X2M)                0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[1]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U12/Y (AO2B2X2M)               0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[4]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[4]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U8/Y (AO2B2X2M)                0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[0]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U14/Y (AO2B2X2M)               0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[6]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[6]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U10/Y (AO2B2X2M)               0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[2]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/Memory_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (SDFFRQX2M)        0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (SDFFRQX2M)         0.45       0.45 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM_test_1)              0.00       0.45 f
  U0_UART/U0_uarttx/parity/Busy (PARITY_CALC_test_1)      0.00       0.45 f
  U0_UART/U0_uarttx/parity/U3/Y (NOR2BX2M)                0.37       0.82 r
  U0_UART/U0_uarttx/parity/U11/Y (AO2B2X2M)               0.37       1.19 f
  U0_UART/U0_uarttx/parity/Memory_reg[3]/D (SDFFRQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/Memory_reg[3]/CK (SDFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.41    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.40


1
