(module SO14 (layer F.Cu) (tedit 4289BEAB)
  (attr smd)
  (fp_text reference U3 (at 0 0) (layer B.SilkS) hide
    (effects (font (size 1.524 1.524) (thickness 0.05)) (justify mirror))
  )
  (fp_text value "AND Gate IC 4 Channel  14-SOIC" (at 0 0) (layer B.SilkS) hide
    (effects (font (size 1.524 1.524) (thickness 0.05)) (justify mirror))
  )
  (pad 1 smd oval (at 3.81 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 2 smd oval (at 2.54 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 3 smd oval (at 1.27 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 4 smd oval (at 0 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 5 smd oval (at -1.27 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 6 smd oval (at -2.54 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 7 smd oval (at -3.81 -2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 14 smd oval (at 3.81 2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 13 smd oval (at 2.54 2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 12 smd oval (at 1.27 2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 11 smd oval (at 0 2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 10 smd oval (at -1.27 2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 9 smd oval (at -2.54 2.4) (size 0.6 2.2) (layers F.Cu))
  (pad 8 smd oval (at -3.81 2.4) (size 0.6 2.2) (layers F.Cu))
  (model ./wrlshp/6E0E54F5-F946.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 180))
  )
)
