static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_3 ;\r\nstruct V_4 * V_4 = NULL ;\r\nint V_5 , V_6 , V_7 ;\r\nV_3 = F_2 ( F_3 ( V_8 ) ) ;\r\nif ( V_3 )\r\nV_4 = V_3 -> V_9 . V_10 ;\r\nfor ( V_5 = V_8 ;\r\nV_5 <= V_11 ; V_5 ++ ) {\r\nV_6 = F_3 ( V_5 ) ;\r\nV_7 = V_12 [ V_13 + V_5 ] ;\r\nwhile ( V_14 [ V_5 ] < V_7 ) {\r\nif ( V_5 != V_8 ) {\r\nstruct V_9 * V_15 = F_4 ( V_6 ) ;\r\nif ( V_4 && V_4 -> V_16 )\r\nV_4 -> V_16 ( V_15 ) ;\r\n}\r\nF_5 ( V_6 ) ;\r\nV_14 [ V_5 ] ++ ;\r\n}\r\n}\r\nreturn V_17 ;\r\n}\r\nvoid T_2 F_6 ( void )\r\n{\r\nvoid * V_18 ;\r\nunsigned int V_19 ;\r\nstruct V_20 V_21 ;\r\nunsigned long V_22 , V_23 ;\r\nint V_24 , V_25 ;\r\nV_18 = & V_26 ;\r\nV_19 = & V_27 - & V_26 ;\r\nF_7 ( L_1 ,\r\nV_18 , V_19 ) ;\r\nV_25 = F_8 ( & V_28 ) ;\r\nif ( V_25 ) {\r\nF_9 ( L_2 ,\r\nV_25 ) ;\r\nreturn;\r\n}\r\nV_25 = F_10 ( V_29 , F_1 ,\r\nV_30 , L_3 , NULL ) ;\r\nif ( V_25 < 0 ) {\r\nF_9 ( L_4 , V_25 ) ;\r\nF_11 ( & V_28 ) ;\r\nreturn;\r\n}\r\nV_23 = V_31 + V_29 * 0x4 ;\r\nV_22 = F_12 ( V_32 + V_23 ) & ~ ( 1 << 1 ) ;\r\nF_13 ( V_22 , V_32 + V_23 ) ;\r\nF_14 ( V_18 , V_19 ) ;\r\nV_12 [ V_33 ] = 0 ;\r\nV_12 [ V_34 ] = 0 ;\r\nV_12 [ V_35 ] = 0 ;\r\nV_12 [ V_36 ] = 0 ;\r\nV_12 [ V_37 ] = 0 ;\r\nV_12 [ V_38 ] = 0 ;\r\nV_12 [ V_39 ] = 0 ;\r\nV_12 [ V_40 ] = 0 ;\r\nV_12 [ V_41 ] = 256 ;\r\nV_12 [ V_42 ] = 0 ;\r\nV_12 [ V_43 ] =\r\n( unsigned int ) & V_12 [ V_44 ] ;\r\nfor ( V_24 = V_13 ; V_24 <= V_45 ; V_24 ++ )\r\nV_12 [ V_24 ] = 0 ;\r\nV_21 . V_46 = ( unsigned int ) V_12 ;\r\nF_15 ( & V_21 ) ;\r\nF_7 ( L_5 , V_12 ) ;\r\nV_23 = V_31 + V_47 * 0x4 ;\r\nV_22 = F_12 ( V_48 + V_23 ) | 1 ;\r\nF_13 ( V_22 , V_48 + V_23 ) ;\r\n}
