{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449028744947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449028744948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:59:04 2015 " "Processing started: Tue Dec 01 22:59:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449028744948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449028744948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449028744948 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG1.qip " "Tcl Script File BG1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG1.qip " "set_global_assignment -name QIP_FILE BG1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449028745102 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449028745102 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Robot20x30.qip " "Tcl Script File Robot20x30.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Robot20x30.qip " "set_global_assignment -name QIP_FILE Robot20x30.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449028745102 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449028745102 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG.qip " "Tcl Script File BG.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG.qip " "set_global_assignment -name QIP_FILE BG.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449028745102 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449028745102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449028746660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "W:/ECE241project/Interface/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mouse " "Found entity 1: Mouse" {  } { { "Mouse.v" "" { Text "W:/ECE241project/Interface/Mouse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Interface.v(188) " "Verilog HDL Declaration information at Interface.v(188): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449028755894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Interface.v(188) " "Verilog HDL Declaration information at Interface.v(188): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449028755894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(1023) " "Verilog HDL information at Interface.v(1023): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1023 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449028755895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(1053) " "Verilog HDL information at Interface.v(1053): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1053 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449028755895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1173) " "Verilog HDL Declaration information at Interface.v(1173): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449028755895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1216) " "Verilog HDL Declaration information at Interface.v(1216): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1216 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449028755896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1240) " "Verilog HDL Declaration information at Interface.v(1240): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449028755896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(1265) " "Verilog HDL information at Interface.v(1265): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449028755896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 27 27 " "Found 27 design units, including 27 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "5 Interface " "Found entity 5: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataPath " "Found entity 6: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "7 controlPath " "Found entity 7: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "8 collisionDetector " "Found entity 8: collisionDetector" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "9 NextPosition1 " "Found entity 9: NextPosition1" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "10 NextPosition2 " "Found entity 10: NextPosition2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "11 NextPosition3 " "Found entity 11: NextPosition3" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "12 position " "Found entity 12: position" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "13 oneMinClock " "Found entity 13: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1018 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "14 scoreCounter " "Found entity 14: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "15 sixtyHzClock " "Found entity 15: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "16 objCounter " "Found entity 16: objCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1069 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "17 lightSaberCounter " "Found entity 17: lightSaberCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "18 BGcounter " "Found entity 18: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "19 RegisterX " "Found entity 19: RegisterX" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "20 RegisterY " "Found entity 20: RegisterY" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "21 randomNumberGenerator " "Found entity 21: randomNumberGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "22 randomNumberGenerator2 " "Found entity 22: randomNumberGenerator2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "23 Galois8bitRandomGenerator " "Found entity 23: Galois8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "24 Fibonacci8bitRandomGenerator " "Found entity 24: Fibonacci8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "25 ClockDivider1Hz " "Found entity 25: ClockDivider1Hz" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "26 hex " "Found entity 26: hex" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""} { "Info" "ISGN_ENTITY_NAME" "27 ButtonCounter " "Found entity 27: ButtonCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot24x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot24x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot24x30 " "Found entity 1: Robot24x30" {  } { { "Robot24x30.v" "" { Text "W:/ECE241project/Interface/Robot24x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bgbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BGbuffer " "Found entity 1: BGbuffer" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_new.v 1 1 " "Found 1 design units, including 1 entities, in source file bg_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG_New " "Found entity 1: BG_New" {  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightsaber.v 1 1 " "Found 1 design units, including 1 entities, in source file lightsaber.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightSaber " "Found entity 1: lightSaber" {  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jet.v 1 1 " "Found 1 design units, including 1 entities, in source file jet.v" { { "Info" "ISGN_ENTITY_NAME" "1 jet " "Found entity 1: jet" {  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lord.v 1 1 " "Found 1 design units, including 1 entities, in source file lord.v" { { "Info" "ISGN_ENTITY_NAME" "1 lord " "Found entity 1: lord" {  } { { "lord.v" "" { Text "W:/ECE241project/Interface/lord.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "W:/ECE241project/Interface/button.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028755923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028755923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(708) " "Verilog HDL Implicit Net warning at Interface.v(708): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 708 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028755924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(842) " "Verilog HDL Implicit Net warning at Interface.v(842): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 842 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028755924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449028756952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn Interface.v(47) " "Verilog HDL or VHDL warning at Interface.v(47): object \"resetn\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449028756952 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241project/Interface/Interface.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028757538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE BG_New.mif " "Parameter \"INIT_FILE\" = \"BG_New.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757540 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028757540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028757601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028757601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated " "Elaborating entity \"altsyncram_1bm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/ECE241project/Interface/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028757659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028757659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_1bm1.tdf" "decode2" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/ECE241project/Interface/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028757714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028757714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_1bm1.tdf" "rden_decode_b" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/ECE241project/Interface/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028757770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028757770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_1bm1.tdf" "mux3" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028757846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757847 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028757847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241project/Interface/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028757903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028757903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "Interface.v" "DP" { Text "W:/ECE241project/Interface/Interface.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_x Interface.v(117) " "Verilog HDL or VHDL warning at Interface.v(117): object \"coor_x\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449028757942 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_y Interface.v(118) " "Verilog HDL or VHDL warning at Interface.v(118): object \"coor_y\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449028757942 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out Interface.v(127) " "Verilog HDL Always Construct warning at Interface.v(127): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028757944 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out Interface.v(127) " "Verilog HDL Always Construct warning at Interface.v(127): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028757944 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_out Interface.v(127) " "Verilog HDL Always Construct warning at Interface.v(127): inferring latch(es) for variable \"color_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028757944 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[0\] Interface.v(134) " "Inferred latch for \"color_out\[0\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757946 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[1\] Interface.v(134) " "Inferred latch for \"color_out\[1\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757946 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[2\] Interface.v(134) " "Inferred latch for \"color_out\[2\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757946 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] Interface.v(134) " "Inferred latch for \"y_out\[0\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757946 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] Interface.v(134) " "Inferred latch for \"y_out\[1\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757947 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] Interface.v(134) " "Inferred latch for \"y_out\[2\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757947 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] Interface.v(134) " "Inferred latch for \"y_out\[3\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757947 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] Interface.v(134) " "Inferred latch for \"y_out\[4\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757947 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] Interface.v(134) " "Inferred latch for \"y_out\[5\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757947 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] Interface.v(134) " "Inferred latch for \"y_out\[6\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757947 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] Interface.v(134) " "Inferred latch for \"y_out\[7\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] Interface.v(134) " "Inferred latch for \"x_out\[0\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] Interface.v(134) " "Inferred latch for \"x_out\[1\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] Interface.v(134) " "Inferred latch for \"x_out\[2\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] Interface.v(134) " "Inferred latch for \"x_out\[3\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] Interface.v(134) " "Inferred latch for \"x_out\[4\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] Interface.v(134) " "Inferred latch for \"x_out\[5\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] Interface.v(134) " "Inferred latch for \"x_out\[6\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] Interface.v(134) " "Inferred latch for \"x_out\[7\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] Interface.v(134) " "Inferred latch for \"x_out\[8\]\" at Interface.v(134)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028757948 "|Interface|dataPath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGbuffer dataPath:DP\|BGbuffer:bgb " "Elaborating entity \"BGbuffer\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\"" {  } { { "Interface.v" "bgb" { Text "W:/ECE241project/Interface/Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "altsyncram_component" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028757997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028758006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758007 ""}  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028758007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agm1 " "Found entity 1: altsyncram_agm1" {  } { { "db/altsyncram_agm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_agm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028758064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agm1 dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated " "Elaborating entity \"altsyncram_agm1\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX dataPath:DP\|RegisterX:X " "Elaborating entity \"RegisterX\" for hierarchy \"dataPath:DP\|RegisterX:X\"" {  } { { "Interface.v" "X" { Text "W:/ECE241project/Interface/Interface.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(1147) " "Verilog HDL Always Construct warning at Interface.v(1147): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(1149) " "Inferred latch for \"out\[0\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(1149) " "Inferred latch for \"out\[1\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(1149) " "Inferred latch for \"out\[2\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(1149) " "Inferred latch for \"out\[3\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(1149) " "Inferred latch for \"out\[4\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(1149) " "Inferred latch for \"out\[5\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(1149) " "Inferred latch for \"out\[6\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758073 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(1149) " "Inferred latch for \"out\[7\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758074 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Interface.v(1149) " "Inferred latch for \"out\[8\]\" at Interface.v(1149)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758074 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY dataPath:DP\|RegisterY:Y " "Elaborating entity \"RegisterY\" for hierarchy \"dataPath:DP\|RegisterY:Y\"" {  } { { "Interface.v" "Y" { Text "W:/ECE241project/Interface/Interface.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758096 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(1160) " "Verilog HDL Always Construct warning at Interface.v(1160): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758096 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(1162) " "Inferred latch for \"out\[0\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(1162) " "Inferred latch for \"out\[1\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(1162) " "Inferred latch for \"out\[2\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(1162) " "Inferred latch for \"out\[3\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(1162) " "Inferred latch for \"out\[4\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(1162) " "Inferred latch for \"out\[5\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(1162) " "Inferred latch for \"out\[6\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(1162) " "Inferred latch for \"out\[7\]\" at Interface.v(1162)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758097 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlPath controlPath:CP " "Elaborating entity \"controlPath\" for hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241project/Interface/Interface.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface.v(213) " "Verilog HDL assignment warning at Interface.v(213): truncated value with size 32 to match size of target (2)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449028758121 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "randomNumber1 Interface.v(246) " "Verilog HDL Always Construct warning at Interface.v(246): variable \"randomNumber1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758124 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPenable Interface.v(248) " "Verilog HDL Always Construct warning at Interface.v(248): variable \"NPenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758124 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coor1 Interface.v(251) " "Verilog HDL Always Construct warning at Interface.v(251): variable \"coor1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758124 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colorIsNotObj1 Interface.v(252) " "Verilog HDL Always Construct warning at Interface.v(252): variable \"colorIsNotObj1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758124 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mimichalfHzclock1 Interface.v(253) " "Verilog HDL Always Construct warning at Interface.v(253): variable \"mimichalfHzclock1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758124 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "randomNumber1 Interface.v(255) " "Verilog HDL Always Construct warning at Interface.v(255): variable \"randomNumber1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPenable Interface.v(257) " "Verilog HDL Always Construct warning at Interface.v(257): variable \"NPenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coor2 Interface.v(260) " "Verilog HDL Always Construct warning at Interface.v(260): variable \"coor2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colorIsNotObj2 Interface.v(261) " "Verilog HDL Always Construct warning at Interface.v(261): variable \"colorIsNotObj2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mimichalfHzclock2 Interface.v(262) " "Verilog HDL Always Construct warning at Interface.v(262): variable \"mimichalfHzclock2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "randomNumber1 Interface.v(264) " "Verilog HDL Always Construct warning at Interface.v(264): variable \"randomNumber1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPenable Interface.v(266) " "Verilog HDL Always Construct warning at Interface.v(266): variable \"NPenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coor3 Interface.v(269) " "Verilog HDL Always Construct warning at Interface.v(269): variable \"coor3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758125 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colorIsNotObj3 Interface.v(270) " "Verilog HDL Always Construct warning at Interface.v(270): variable \"colorIsNotObj3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758126 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mimichalfHzclock3 Interface.v(271) " "Verilog HDL Always Construct warning at Interface.v(271): variable \"mimichalfHzclock3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758126 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPenable1 Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): inferring latch(es) for variable \"NPenable1\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758126 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPenable2 Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): inferring latch(es) for variable \"NPenable2\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758126 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPenable3 Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): inferring latch(es) for variable \"NPenable3\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758126 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coor Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): inferring latch(es) for variable \"coor\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758126 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colorIsNotObj Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): inferring latch(es) for variable \"colorIsNotObj\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758127 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mimichalfHzclock Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): inferring latch(es) for variable \"mimichalfHzclock\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758127 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetKey Interface.v(297) " "Verilog HDL Always Construct warning at Interface.v(297): variable \"resetKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758128 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(299) " "Verilog HDL Always Construct warning at Interface.v(299): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(300) " "Verilog HDL Always Construct warning at Interface.v(300): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(301) " "Verilog HDL Always Construct warning at Interface.v(301): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(302) " "Verilog HDL Always Construct warning at Interface.v(302): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(303) " "Verilog HDL Always Construct warning at Interface.v(303): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(304) " "Verilog HDL Always Construct warning at Interface.v(304): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(305) " "Verilog HDL Always Construct warning at Interface.v(305): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "startKey Interface.v(307) " "Verilog HDL Always Construct warning at Interface.v(307): variable \"startKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(308) " "Verilog HDL Always Construct warning at Interface.v(308): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758129 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(310) " "Verilog HDL Always Construct warning at Interface.v(310): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(311) " "Verilog HDL Always Construct warning at Interface.v(311): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(312) " "Verilog HDL Always Construct warning at Interface.v(312): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(313) " "Verilog HDL Always Construct warning at Interface.v(313): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(314) " "Verilog HDL Always Construct warning at Interface.v(314): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock60 Interface.v(316) " "Verilog HDL Always Construct warning at Interface.v(316): variable \"clock60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(317) " "Verilog HDL Always Construct warning at Interface.v(317): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(319) " "Verilog HDL Always Construct warning at Interface.v(319): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758130 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(320) " "Verilog HDL Always Construct warning at Interface.v(320): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449028758131 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentState Interface.v(296) " "Verilog HDL Always Construct warning at Interface.v(296): inferring latch(es) for variable \"currentState\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 296 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758131 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_from_CP Interface.v(357) " "Verilog HDL Always Construct warning at Interface.v(357): inferring latch(es) for variable \"color_from_CP\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449028758135 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[5\] Interface.v(187) " "Output port \"led\[5\]\" at Interface.v(187) has no driver" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449028758136 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[0\] Interface.v(357) " "Inferred latch for \"color_from_CP\[0\]\" at Interface.v(357)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758138 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[1\] Interface.v(357) " "Inferred latch for \"color_from_CP\[1\]\" at Interface.v(357)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758138 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[2\] Interface.v(357) " "Inferred latch for \"color_from_CP\[2\]\" at Interface.v(357)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758138 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.display_AfterReset Interface.v(299) " "Inferred latch for \"currentState.display_AfterReset\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758138 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.drawButton_AfterReset Interface.v(299) " "Inferred latch for \"currentState.drawButton_AfterReset\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758138 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.drawBG_AfterReset Interface.v(299) " "Inferred latch for \"currentState.drawBG_AfterReset\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758138 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.displayState Interface.v(299) " "Inferred latch for \"currentState.displayState\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758139 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.writeLS2buffer Interface.v(299) " "Inferred latch for \"currentState.writeLS2buffer\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758139 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.writeBG2Buffer Interface.v(299) " "Inferred latch for \"currentState.writeBG2Buffer\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758139 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.writeObj2Buffer Interface.v(299) " "Inferred latch for \"currentState.writeObj2Buffer\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758139 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.resetState Interface.v(299) " "Inferred latch for \"currentState.resetState\" at Interface.v(299)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758139 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mimichalfHzclock Interface.v(255) " "Inferred latch for \"mimichalfHzclock\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorIsNotObj Interface.v(255) " "Inferred latch for \"colorIsNotObj\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[0\] Interface.v(255) " "Inferred latch for \"coor\[0\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[1\] Interface.v(255) " "Inferred latch for \"coor\[1\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[2\] Interface.v(255) " "Inferred latch for \"coor\[2\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[3\] Interface.v(255) " "Inferred latch for \"coor\[3\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[4\] Interface.v(255) " "Inferred latch for \"coor\[4\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[5\] Interface.v(255) " "Inferred latch for \"coor\[5\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[6\] Interface.v(255) " "Inferred latch for \"coor\[6\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758140 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[7\] Interface.v(255) " "Inferred latch for \"coor\[7\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[8\] Interface.v(255) " "Inferred latch for \"coor\[8\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[9\] Interface.v(255) " "Inferred latch for \"coor\[9\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[10\] Interface.v(255) " "Inferred latch for \"coor\[10\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[11\] Interface.v(255) " "Inferred latch for \"coor\[11\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[12\] Interface.v(255) " "Inferred latch for \"coor\[12\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[13\] Interface.v(255) " "Inferred latch for \"coor\[13\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[14\] Interface.v(255) " "Inferred latch for \"coor\[14\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[15\] Interface.v(255) " "Inferred latch for \"coor\[15\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[16\] Interface.v(255) " "Inferred latch for \"coor\[16\]\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758141 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPenable3 Interface.v(255) " "Inferred latch for \"NPenable3\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758142 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPenable2 Interface.v(255) " "Inferred latch for \"NPenable2\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758142 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPenable1 Interface.v(255) " "Inferred latch for \"NPenable1\" at Interface.v(255)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449028758142 "|Interface|controlPath:CP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex controlPath:CP\|hex:hex1 " "Elaborating entity \"hex\" for hierarchy \"controlPath:CP\|hex:hex1\"" {  } { { "Interface.v" "hex1" { Text "W:/ECE241project/Interface/Interface.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator controlPath:CP\|vga_address_translator:BGtranslator " "Elaborating entity \"vga_address_translator\" for hierarchy \"controlPath:CP\|vga_address_translator:BGtranslator\"" {  } { { "Interface.v" "BGtranslator" { Text "W:/ECE241project/Interface/Interface.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BG_New controlPath:CP\|BG_New:bg_reg " "Elaborating entity \"BG_New\" for hierarchy \"controlPath:CP\|BG_New:bg_reg\"" {  } { { "Interface.v" "bg_reg" { Text "W:/ECE241project/Interface/Interface.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\"" {  } { { "BG_New.v" "altsyncram_component" { Text "W:/ECE241project/Interface/BG_New.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\"" {  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028758274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../BG_New.mif " "Parameter \"init_file\" = \"../BG_New.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758275 ""}  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028758275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mo1 " "Found entity 1: altsyncram_5mo1" {  } { { "db/altsyncram_5mo1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_5mo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028758334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mo1 controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\|altsyncram_5mo1:auto_generated " "Elaborating entity \"altsyncram_5mo1\" for hierarchy \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\|altsyncram_5mo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jet controlPath:CP\|jet:jet_reg " "Elaborating entity \"jet\" for hierarchy \"controlPath:CP\|jet:jet_reg\"" {  } { { "Interface.v" "jet_reg" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\"" {  } { { "jet.v" "altsyncram_component" { Text "W:/ECE241project/Interface/jet.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\"" {  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028758380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file jet.mif " "Parameter \"init_file\" = \"jet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758382 ""}  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028758382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4o1 " "Found entity 1: altsyncram_o4o1" {  } { { "db/altsyncram_o4o1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_o4o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028758435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o4o1 controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\|altsyncram_o4o1:auto_generated " "Elaborating entity \"altsyncram_o4o1\" for hierarchy \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\|altsyncram_o4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lord controlPath:CP\|lord:lord_reg " "Elaborating entity \"lord\" for hierarchy \"controlPath:CP\|lord:lord_reg\"" {  } { { "Interface.v" "lord_reg" { Text "W:/ECE241project/Interface/Interface.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component\"" {  } { { "lord.v" "altsyncram_component" { Text "W:/ECE241project/Interface/lord.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component\"" {  } { { "lord.v" "" { Text "W:/ECE241project/Interface/lord.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028758466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lord.mif " "Parameter \"init_file\" = \"lord.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758468 ""}  } { { "lord.v" "" { Text "W:/ECE241project/Interface/lord.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028758468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_68o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_68o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_68o1 " "Found entity 1: altsyncram_68o1" {  } { { "db/altsyncram_68o1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_68o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028758521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_68o1 controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component\|altsyncram_68o1:auto_generated " "Elaborating entity \"altsyncram_68o1\" for hierarchy \"controlPath:CP\|lord:lord_reg\|altsyncram:altsyncram_component\|altsyncram_68o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightSaber controlPath:CP\|lightSaber:ls_reg " "Elaborating entity \"lightSaber\" for hierarchy \"controlPath:CP\|lightSaber:ls_reg\"" {  } { { "Interface.v" "ls_reg" { Text "W:/ECE241project/Interface/Interface.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\"" {  } { { "lightSaber.v" "altsyncram_component" { Text "W:/ECE241project/Interface/lightSaber.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\"" {  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028758550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../lightsaber.mif " "Parameter \"init_file\" = \"../lightsaber.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758551 ""}  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028758551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50p1 " "Found entity 1: altsyncram_50p1" {  } { { "db/altsyncram_50p1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_50p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028758607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_50p1 controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\|altsyncram_50p1:auto_generated " "Elaborating entity \"altsyncram_50p1\" for hierarchy \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\|altsyncram_50p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button controlPath:CP\|button:bt_reg " "Elaborating entity \"button\" for hierarchy \"controlPath:CP\|button:bt_reg\"" {  } { { "Interface.v" "bt_reg" { Text "W:/ECE241project/Interface/Interface.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component\"" {  } { { "button.v" "altsyncram_component" { Text "W:/ECE241project/Interface/button.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component\"" {  } { { "button.v" "" { Text "W:/ECE241project/Interface/button.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028758637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file button.mif " "Parameter \"init_file\" = \"button.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3136 " "Parameter \"numwords_a\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758638 ""}  } { { "button.v" "" { Text "W:/ECE241project/Interface/button.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028758638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ho1 " "Found entity 1: altsyncram_7ho1" {  } { { "db/altsyncram_7ho1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_7ho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028758690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ho1 controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component\|altsyncram_7ho1:auto_generated " "Elaborating entity \"altsyncram_7ho1\" for hierarchy \"controlPath:CP\|button:bt_reg\|altsyncram:altsyncram_component\|altsyncram_7ho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGcounter controlPath:CP\|BGcounter:BGC " "Elaborating entity \"BGcounter\" for hierarchy \"controlPath:CP\|BGcounter:BGC\"" {  } { { "Interface.v" "BGC" { Text "W:/ECE241project/Interface/Interface.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objCounter controlPath:CP\|objCounter:RC " "Elaborating entity \"objCounter\" for hierarchy \"controlPath:CP\|objCounter:RC\"" {  } { { "Interface.v" "RC" { Text "W:/ECE241project/Interface/Interface.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightSaberCounter controlPath:CP\|lightSaberCounter:LScounter " "Elaborating entity \"lightSaberCounter\" for hierarchy \"controlPath:CP\|lightSaberCounter:LScounter\"" {  } { { "Interface.v" "LScounter" { Text "W:/ECE241project/Interface/Interface.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonCounter controlPath:CP\|ButtonCounter:bcounter " "Elaborating entity \"ButtonCounter\" for hierarchy \"controlPath:CP\|ButtonCounter:bcounter\"" {  } { { "Interface.v" "bcounter" { Text "W:/ECE241project/Interface/Interface.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPosition1 controlPath:CP\|NextPosition1:NP1 " "Elaborating entity \"NextPosition1\" for hierarchy \"controlPath:CP\|NextPosition1:NP1\"" {  } { { "Interface.v" "NP1" { Text "W:/ECE241project/Interface/Interface.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 Interface.v(560) " "Verilog HDL assignment warning at Interface.v(560): truncated value with size 33 to match size of target (9)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449028758803 "|Interface|controlPath:CP|NextPosition1:NP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position controlPath:CP\|NextPosition1:NP1\|position:p " "Elaborating entity \"position\" for hierarchy \"controlPath:CP\|NextPosition1:NP1\|position:p\"" {  } { { "Interface.v" "p" { Text "W:/ECE241project/Interface/Interface.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPosition2 controlPath:CP\|NextPosition2:NP2 " "Elaborating entity \"NextPosition2\" for hierarchy \"controlPath:CP\|NextPosition2:NP2\"" {  } { { "Interface.v" "NP2" { Text "W:/ECE241project/Interface/Interface.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 Interface.v(708) " "Verilog HDL assignment warning at Interface.v(708): truncated value with size 33 to match size of target (1)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449028758862 "|Interface|controlPath:CP|NextPosition2:NP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPosition3 controlPath:CP\|NextPosition3:NP3 " "Elaborating entity \"NextPosition3\" for hierarchy \"controlPath:CP\|NextPosition3:NP3\"" {  } { { "Interface.v" "NP3" { Text "W:/ECE241project/Interface/Interface.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 Interface.v(842) " "Verilog HDL assignment warning at Interface.v(842): truncated value with size 33 to match size of target (1)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449028758897 "|Interface|controlPath:CP|NextPosition3:NP3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mouse controlPath:CP\|Mouse:MouseCoor " "Elaborating entity \"Mouse\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\"" {  } { { "Interface.v" "MouseCoor" { Text "W:/ECE241project/Interface/Interface.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse " "Elaborating entity \"PS2_Controller\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\"" {  } { { "mouse.v" "Mouse" { Text "W:/ECE241project/Interface/mouse.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2_controller.v" "PS2_Data_In" { Text "W:/ECE241project/Interface/ps2_controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "W:/ECE241project/Interface/ps2_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncingcircuit.v 1 1 " "Using design file debouncingcircuit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DebouncingCircuit " "Found entity 1: DebouncingCircuit" {  } { { "debouncingcircuit.v" "" { Text "W:/ECE241project/Interface/debouncingcircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028758983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449028758983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebouncingCircuit controlPath:CP\|Mouse:MouseCoor\|DebouncingCircuit:D1 " "Elaborating entity \"DebouncingCircuit\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|DebouncingCircuit:D1\"" {  } { { "mouse.v" "D1" { Text "W:/ECE241project/Interface/mouse.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisionDetector controlPath:CP\|collisionDetector:collisionD " "Elaborating entity \"collisionDetector\" for hierarchy \"controlPath:CP\|collisionDetector:collisionD\"" {  } { { "Interface.v" "collisionD" { Text "W:/ECE241project/Interface/Interface.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028758989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumberGenerator2 controlPath:CP\|randomNumberGenerator2:rng1 " "Elaborating entity \"randomNumberGenerator2\" for hierarchy \"controlPath:CP\|randomNumberGenerator2:rng1\"" {  } { { "Interface.v" "rng1" { Text "W:/ECE241project/Interface/Interface.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028759015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixtyHzClock controlPath:CP\|sixtyHzClock:CLK60 " "Elaborating entity \"sixtyHzClock\" for hierarchy \"controlPath:CP\|sixtyHzClock:CLK60\"" {  } { { "Interface.v" "CLK60" { Text "W:/ECE241project/Interface/Interface.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028759040 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "controlPath:CP\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"controlPath:CP\|Mod0\"" {  } { { "Interface.v" "Mod0" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028760800 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449028760800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"controlPath:CP\|lpm_divide:Mod0\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028760852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|lpm_divide:Mod0 " "Instantiated megafunction \"controlPath:CP\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028760853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028760853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028760853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449028760853 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449028760853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "W:/ECE241project/Interface/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028760902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028760902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "W:/ECE241project/Interface/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028760923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028760923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "W:/ECE241project/Interface/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449028760947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449028760947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449028761205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|colorIsNotObj " "Latch controlPath:CP\|colorIsNotObj has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761264 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|LSCenable " "Latch controlPath:CP\|LSCenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|RCenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|RCenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761265 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|currentState.drawBG_AfterReset_690 " "Latch controlPath:CP\|currentState.drawBG_AfterReset_690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|currentState.resetState_790 " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|currentState.resetState_790" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761265 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|currentState.display_AfterReset_650 " "Latch controlPath:CP\|currentState.display_AfterReset_650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|currentState.display_AfterReset_650 " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|currentState.display_AfterReset_650" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761265 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|currentState.writeBG2Buffer_750 " "Latch controlPath:CP\|currentState.writeBG2Buffer_750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|currentState.displayState_710 " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|currentState.displayState_710" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761266 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|BCenable " "Latch controlPath:CP\|BCenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|BCenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|BCenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761266 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|currentState.displayState_710 " "Latch controlPath:CP\|currentState.displayState_710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|currentState.displayState_710 " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|currentState.displayState_710" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761266 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|mimichalfHzclock " "Latch controlPath:CP\|mimichalfHzclock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761266 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|RCenable " "Latch controlPath:CP\|RCenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|currentState.writeBG2Buffer_750 " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|currentState.writeBG2Buffer_750" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 299 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761267 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[8\] " "Latch dataPath:DP\|x_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761267 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[7\] " "Latch dataPath:DP\|x_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761267 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[6\] " "Latch dataPath:DP\|x_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761267 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[7\] " "Latch dataPath:DP\|y_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761268 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[6\] " "Latch dataPath:DP\|y_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761268 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[5\] " "Latch dataPath:DP\|y_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761268 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[4\] " "Latch dataPath:DP\|y_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761268 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|color_out\[2\] " "Latch dataPath:DP\|color_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761269 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[0\] " "Latch dataPath:DP\|x_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761269 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[1\] " "Latch dataPath:DP\|x_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761269 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[2\] " "Latch dataPath:DP\|x_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761269 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[3\] " "Latch dataPath:DP\|x_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761269 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[4\] " "Latch dataPath:DP\|x_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761270 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[5\] " "Latch dataPath:DP\|x_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761270 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|color_out\[1\] " "Latch dataPath:DP\|color_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761270 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|color_out\[0\] " "Latch dataPath:DP\|color_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761270 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[0\] " "Latch dataPath:DP\|y_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761271 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[1\] " "Latch dataPath:DP\|y_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761271 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[2\] " "Latch dataPath:DP\|y_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761271 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[3\] " "Latch dataPath:DP\|y_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761271 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 134 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|NPenable1 " "Latch controlPath:CP\|NPenable1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761272 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|NPenable3 " "Latch controlPath:CP\|NPenable3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR controlPath:CP\|lpm_divide:Mod0\|lpm_divide_62m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_ose:divider\|op_8~synth " "Ports ENA and CLR on the latch are fed by the same signal controlPath:CP\|lpm_divide:Mod0\|lpm_divide_62m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_ose:divider\|op_8~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761272 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|NPenable2 " "Latch controlPath:CP\|NPenable2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761272 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports ENA and CLR on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761272 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 200 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[7\] " "Latch controlPath:CP\|coor\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761272 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[6\] " "Latch controlPath:CP\|coor\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761272 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[5\] " "Latch controlPath:CP\|coor\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761273 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[4\] " "Latch controlPath:CP\|coor\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761273 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[3\] " "Latch controlPath:CP\|coor\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761273 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[2\] " "Latch controlPath:CP\|coor\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761273 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[1\] " "Latch controlPath:CP\|coor\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761273 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[0\] " "Latch controlPath:CP\|coor\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761274 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[16\] " "Latch controlPath:CP\|coor\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761274 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[15\] " "Latch controlPath:CP\|coor\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761274 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[14\] " "Latch controlPath:CP\|coor\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761275 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[8\] " "Latch controlPath:CP\|coor\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761275 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[9\] " "Latch controlPath:CP\|coor\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761275 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[10\] " "Latch controlPath:CP\|coor\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761275 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[11\] " "Latch controlPath:CP\|coor\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761276 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[12\] " "Latch controlPath:CP\|coor\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761276 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[13\] " "Latch controlPath:CP\|coor\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator2:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1196 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449028761276 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449028761276 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449028762572 "|Interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449028762572 "|Interface|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449028762572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449028762757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449028763936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449028764178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449028764662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764662 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449028764790 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241project/Interface/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1449028764790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449028764974 "|Interface|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449028764974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1934 " "Implemented 1934 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449028764985 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449028764985 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449028764985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1725 " "Implemented 1725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449028764985 ""} { "Info" "ICUT_CUT_TM_RAMS" "132 " "Implemented 132 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449028764985 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449028764985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449028764985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449028765113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:59:25 2015 " "Processing ended: Tue Dec 01 22:59:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449028765113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449028765113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449028765113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449028765113 ""}
