<profile>

<section name = "Vivado HLS Report for 'effect_delay'" level="0">
<item name = "Date">Tue Feb 11 14:56:17 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.000, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10, 50, 10, 50, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 2182, 3973, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 536, -</column>
<column name="Register">-, -, 1284, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 3, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="pynq_dsp_hls_faddbkb_U1">pynq_dsp_hls_faddbkb, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_faddbkb_U2">pynq_dsp_hls_faddbkb, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_faddbkb_U3">pynq_dsp_hls_faddbkb, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U11">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fmulcud_U4">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U5">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U6">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U7">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U8">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U9">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_uitodEe_U10">pynq_dsp_hls_uitodEe, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln339_fu_694_p2">+, 0, 0, 15, 8, 9</column>
<column name="add_ln72_fu_801_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln78_fu_849_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln79_1_fu_875_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln79_fu_865_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln82_fu_901_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln89_fu_967_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln90_1_fu_993_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln90_fu_983_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln91_fu_935_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_396_p2">+, 0, 0, 39, 32, 3</column>
<column name="sub_ln1311_fu_708_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln72_1_fu_795_p2">-, 0, 0, 32, 32, 32</column>
<column name="sub_ln72_fu_807_p2">-, 0, 0, 39, 32, 32</column>
<column name="and_ln257_fu_531_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_391_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="hasMemSizeError_fu_578_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln257_6_fu_481_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_fu_475_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln72_fu_789_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln76_fu_821_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln887_1_fu_929_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="icmp_ln887_fu_895_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="r_V_fu_748_p2">lshr, 0, 0, 73, 25, 25</column>
<column name="ap_block_state45_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_fu_527_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln46_fu_443_p2">or, 0, 0, 7, 7, 1</column>
<column name="or_ln48_fu_487_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln49_fu_513_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln50_fu_544_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln51_fu_590_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln52_fu_428_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln53_fu_604_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln55_fu_618_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln56_fu_632_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln62_fu_584_p2">or, 0, 0, 2, 1, 1</column>
<column name="currentPeriod_fu_813_p3">select, 0, 0, 32, 1, 32</column>
<column name="feedbackVolRatio_fu_537_p3">select, 0, 0, 32, 1, 30</column>
<column name="select_ln82_fu_907_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln91_fu_941_p3">select, 0, 0, 32, 1, 32</column>
<column name="ush_fu_717_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_V_fu_782_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_1_fu_754_p2">shl, 0, 0, 243, 79, 79</column>
<column name="isNotRunning_fu_572_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_l_write_a_reg_325">9, 2, 32, 64</column>
<column name="agg_result_r_write_a_reg_334">9, 2, 32, 64</column>
<column name="ap_NS_fsm">225, 52, 1, 52</column>
<column name="ap_phi_mux_agg_result_l_write_a_phi_fu_328_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_agg_result_r_write_a_phi_fu_337_p4">9, 2, 32, 64</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="auxL_0_reg_301">9, 2, 32, 64</column>
<column name="auxR_0_reg_313">9, 2, 32, 64</column>
<column name="config_r_address0">50, 11, 6, 66</column>
<column name="config_r_d0">21, 4, 32, 128</column>
<column name="extMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_343_p0">15, 3, 32, 96</column>
<column name="grp_fu_343_p1">15, 3, 32, 96</column>
<column name="grp_fu_355_p0">15, 3, 32, 96</column>
<column name="grp_fu_355_p1">15, 3, 32, 96</column>
<column name="i_op_assign_2_reg_279">9, 2, 32, 64</column>
<column name="i_op_assign_3_reg_290">9, 2, 32, 64</column>
<column name="m_axi_extMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="m_axi_extMemPtr_V_AWADDR">15, 3, 32, 96</column>
<column name="m_axi_extMemPtr_V_WDATA">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_l_write_a_reg_325">32, 0, 32, 0</column>
<column name="agg_result_r_write_a_reg_334">32, 0, 32, 0</column>
<column name="ap_CS_fsm">51, 0, 51, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="auxL_0_reg_301">32, 0, 32, 0</column>
<column name="auxR_0_reg_313">32, 0, 32, 0</column>
<column name="auxRawL_V_reg_1225">32, 0, 32, 0</column>
<column name="auxRawR_V_reg_1230">32, 0, 32, 0</column>
<column name="bitcast_ln348_reg_1073">31, 0, 32, 1</column>
<column name="delayVolRatio_reg_1152">32, 0, 32, 0</column>
<column name="directVolRatio_reg_1146">32, 0, 32, 0</column>
<column name="dst_l_reg_1292">32, 0, 32, 0</column>
<column name="dst_r_reg_1297">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_1_reg_1214">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_2_reg_1280">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_3_reg_1286">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_reg_1208">32, 0, 32, 0</column>
<column name="feedbackVolRatio_reg_1092">31, 0, 32, 1</column>
<column name="i_op_assign_2_reg_279">32, 0, 32, 0</column>
<column name="i_op_assign_3_reg_290">32, 0, 32, 0</column>
<column name="icmp_ln257_6_reg_1063">1, 0, 1, 0</column>
<column name="icmp_ln257_reg_1058">1, 0, 1, 0</column>
<column name="icmp_ln76_reg_1204">1, 0, 1, 0</column>
<column name="icmp_ln887_1_reg_1245">1, 0, 1, 0</column>
<column name="icmp_ln891_1_reg_1173">1, 0, 1, 0</column>
<column name="icmp_ln891_reg_1169">1, 0, 1, 0</column>
<column name="isNeg_reg_1193">1, 0, 1, 0</column>
<column name="maxIndex_V_reg_1163">31, 0, 32, 1</column>
<column name="memAddr_reg_1084">32, 0, 32, 0</column>
<column name="or_ln62_reg_1108">1, 0, 1, 0</column>
<column name="periodRatio_reg_1158">31, 0, 32, 1</column>
<column name="rdIndex_reg_1141">2, 0, 6, 4</column>
<column name="reg_401">32, 0, 32, 0</column>
<column name="reg_406">32, 0, 32, 0</column>
<column name="reg_411">32, 0, 32, 0</column>
<column name="reg_416">32, 0, 32, 0</column>
<column name="select_ln82_reg_1220">32, 0, 32, 0</column>
<column name="tmp_16_reg_1031">3, 0, 7, 4</column>
<column name="tmp_1_reg_1260">32, 0, 32, 0</column>
<column name="tmp_2_reg_1265">32, 0, 32, 0</column>
<column name="tmp_3_reg_1270">32, 0, 32, 0</column>
<column name="tmp_4_reg_1275">32, 0, 32, 0</column>
<column name="tmp_7_reg_1177">32, 0, 32, 0</column>
<column name="tmp_9_reg_1250">32, 0, 32, 0</column>
<column name="tmp_V_1_reg_1188">23, 0, 23, 0</column>
<column name="tmp_V_reg_1182">8, 0, 8, 0</column>
<column name="tmp_s_reg_1255">32, 0, 32, 0</column>
<column name="trunc_ln368_reg_1053">31, 0, 31, 0</column>
<column name="ush_reg_1198">9, 0, 9, 0</column>
<column name="val_assign_s_reg_1103">31, 0, 31, 0</column>
<column name="wrIndex_reg_1136">2, 0, 6, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, effect_delay, return value</column>
<column name="inData_l">in, 32, ap_none, inData_l, scalar</column>
<column name="inData_r">in, 32, ap_none, inData_r, scalar</column>
<column name="config_r_address0">out, 6, ap_memory, config_r, array</column>
<column name="config_r_ce0">out, 1, ap_memory, config_r, array</column>
<column name="config_r_we0">out, 1, ap_memory, config_r, array</column>
<column name="config_r_d0">out, 32, ap_memory, config_r, array</column>
<column name="config_r_q0">in, 32, ap_memory, config_r, array</column>
<column name="config_offset">in, 3, ap_none, config_offset, scalar</column>
<column name="m_axi_extMemPtr_V_AWVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLEN">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WDATA">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WSTRB">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WLAST">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLEN">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RDATA">in, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RLAST">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
