Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  6 08:57:49 2021
| Host         : LAPTOP-EO0RR57C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file jiaotongdeng_control_sets_placed.rpt
| Design       : jiaotongdeng
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      9 |            2 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------+------------------+------------------+----------------+
|    Clock Signal   |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------+------------------+------------------+----------------+
|  aa/CLK           |                     | aa/CLR           |                1 |              2 |
|  aa/CLK           | cc/state[1]_i_1_n_0 | CLR_IBUF         |                1 |              2 |
|  aa/CLK           | cc/light[5]_i_1_n_0 | CLR_IBUF         |                1 |              6 |
|  aa/CLK           | cc/E[0]             | CLR_IBUF         |                4 |              9 |
|  aa/CLK           | cc/start[0]         | CLR_IBUF         |                2 |              9 |
|  clk_1M_IBUF_BUFG |                     | aa/CLR           |                3 |             10 |
+-------------------+---------------------+------------------+------------------+----------------+


