$date
	Sun May  7 10:40:28 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qn $end
$var reg 1 " clk $end
$var reg 1 # qp $end
$var reg 1 $ reset $end
$var reg 1 % t $end
$scope module t1 $end
$var wire 1 & clk $end
$var wire 1 ' qp $end
$var wire 1 ( reset $end
$var wire 1 ) t $end
$var reg 1 * qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
0)
1(
0'
0&
0%
1$
0#
0"
x!
$end
#4
0$
0(
#8
1$
1(
1#
1'
#10
0*
0!
1"
1&
#12
0$
0(
#16
1$
1(
0#
0'
#20
0$
0(
0"
0&
#24
1$
1(
1#
1'
#28
0$
0(
#30
1*
1!
1"
1&
#32
1$
1(
0#
0'
#36
0$
0(
#40
1$
1(
1#
1'
0"
0&
#44
0$
0(
#48
1$
1(
0#
0'
#50
0*
0!
1"
1&
1%
1)
#52
0$
0(
#56
1$
1(
1#
1'
#60
0$
0(
0"
0&
#64
1$
1(
0#
0'
#68
0$
0(
#70
1*
1!
1"
1&
#72
1$
1(
1#
1'
#76
0$
0(
#80
1$
1(
0#
0'
0"
0&
#84
0$
0(
#88
1$
1(
1#
1'
#90
0*
0!
1"
1&
#92
0$
0(
#96
1$
1(
0#
0'
#100
0$
0(
0"
0&
0%
0)
