

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Wed Sep 21 14:53:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      145|      145|  2.900 us|  2.900 us|    8|    8|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                        |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                Instance                |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |entry_proc_U0                           |entry_proc                           |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |read_test_U0                            |read_test                            |       71|       71|   1.420 us|   1.420 us|    8|    8|      yes|
        |runTestAfterInit_Block_entry68_proc_U0  |runTestAfterInit_Block_entry68_proc  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|       no|
        |run_test_U0                             |run_test                             |       27|       27|   0.540 us|   0.540 us|    8|    8|      yes|
        |writeOutcome_U0                         |writeOutcome                         |       72|       72|   1.440 us|   1.440 us|    8|    8|      yes|
        +----------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|     495|    336|    -|
|Instance         |        -|    -|    2311|   4190|    -|
|Memory           |        8|    -|    2048|    768|    0|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    4865|   5445|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       4|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |entry_proc_U0                           |entry_proc                           |        0|   0|     2|    20|    0|
    |read_test_U0                            |read_test                            |        0|   0|   345|   122|    0|
    |runTestAfterInit_Block_entry68_proc_U0  |runTestAfterInit_Block_entry68_proc  |        0|   0|     3|    34|    0|
    |run_test_U0                             |run_test                             |        0|   0|  1115|  1551|    0|
    |writeOutcome_U0                         |writeOutcome                         |        0|   0|   846|  2463|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                     |        0|   0|  2311|  4190|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_U  |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_U    |runTestAfterInit_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_bkb  |        1|  256|  96|    0|   128|   32|     1|         4096|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        8| 2048| 768|    0|  1024|  256|     8|        32768|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |error_U                         |        0|  99|   0|    -|     2|    1|        2|
    |n_regions_V_load_loc_channel_U  |        0|  99|   0|    -|    10|    8|       80|
    |outcomeInRam_c_U                |        0|  99|   0|    -|    14|   64|      896|
    |taskId_c16_U                    |        0|  99|   0|    -|    10|   16|      160|
    |taskId_c_U                      |        0|  99|   0|    -|     5|   16|       80|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                           |        0| 495|   0|    0|    41|  105|     1218|
    +--------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                        |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                                               |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_continue                                                             |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_start                                                                |       and|   0|  0|   2|           1|           1|
    |runTestAfterInit_Block_entry68_proc_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |run_test_U0_ap_start                                                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_test_U0_ap_ready                                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_runTestAfterInit_Block_entry68_proc_U0_ap_ready                              |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0|  52|          26|          26|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                           Name                                          | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                                                       |   9|          2|    1|          2|
    |ap_sync_reg_read_test_U0_ap_ready                                                        |   9|          2|    1|          2|
    |ap_sync_reg_runTestAfterInit_Block_entry68_proc_U0_ap_ready                              |   9|          2|    1|          2|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                    |  99|         22|   11|         22|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                          | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                                                       |  1|   0|    1|          0|
    |ap_sync_reg_read_test_U0_ap_ready                                                        |  1|   0|    1|          0|
    |ap_sync_reg_runTestAfterInit_Block_entry68_proc_U0_ap_ready                              |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                    | 11|   0|   11|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  256|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  256|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
|inputDataInRam         |   in|   64|     ap_none|    inputDataInRam|        scalar|
|inputDataInRam_ap_vld  |   in|    1|     ap_none|    inputDataInRam|        scalar|
|taskId                 |   in|   16|     ap_none|            taskId|        scalar|
|taskId_ap_vld          |   in|    1|     ap_none|            taskId|        scalar|
|outcomeInRam           |   in|   64|     ap_none|      outcomeInRam|        scalar|
|outcomeInRam_ap_vld    |   in|    1|     ap_none|      outcomeInRam|        scalar|
|toScheduler_TDATA      |  out|    8|        axis|       toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|        axis|       toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|        axis|       toScheduler|       pointer|
|n_regions_V_address0   |  out|    7|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d0         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q0         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_address1   |  out|    7|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce1        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d1         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q1         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we1        |  out|    1|   ap_memory|       n_regions_V|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

