ARM GAS  /tmp/ccXN5Oiz.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	HAL_MspInit
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB66:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccXN5Oiz.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  42:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  43:Src/stm32f1xx_hal_msp.c **** 
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  45:Src/stm32f1xx_hal_msp.c ****                         
  46:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  47:Src/stm32f1xx_hal_msp.c ****                                                             /**
  48:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  49:Src/stm32f1xx_hal_msp.c ****   */
  50:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  51:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 51 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              	.LBB2:
  52:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  53:Src/stm32f1xx_hal_msp.c **** 
  54:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  32              		.loc 1 56 0
  33 0000 264B     		ldr	r3, .L4
  34              	.LBE2:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  35              		.loc 1 51 0
  36 0002 00B5     		push	{lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 14, -4
  40              	.LBB3:
  41              		.loc 1 56 0
  42 0004 9A69     		ldr	r2, [r3, #24]
  43              	.LBE3:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  44              		.loc 1 51 0
  45 0006 83B0     		sub	sp, sp, #12
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 16
  48              	.LBB4:
  49              		.loc 1 56 0
  50 0008 42F00102 		orr	r2, r2, #1
  51 000c 9A61     		str	r2, [r3, #24]
  52 000e 9A69     		ldr	r2, [r3, #24]
  53              	.LBE4:
  57:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58:Src/stm32f1xx_hal_msp.c **** 
  59:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  54              		.loc 1 59 0
ARM GAS  /tmp/ccXN5Oiz.s 			page 3


  55 0010 0320     		movs	r0, #3
  56              	.LBB5:
  56:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  57              		.loc 1 56 0
  58 0012 02F00102 		and	r2, r2, #1
  59 0016 0092     		str	r2, [sp]
  60 0018 009A     		ldr	r2, [sp]
  61              	.LBE5:
  62              	.LBB6:
  57:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  63              		.loc 1 57 0
  64 001a DA69     		ldr	r2, [r3, #28]
  65 001c 42F08052 		orr	r2, r2, #268435456
  66 0020 DA61     		str	r2, [r3, #28]
  67 0022 DB69     		ldr	r3, [r3, #28]
  68 0024 03F08053 		and	r3, r3, #268435456
  69 0028 0193     		str	r3, [sp, #4]
  70 002a 019B     		ldr	r3, [sp, #4]
  71              	.LBE6:
  72              		.loc 1 59 0
  73 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  74              	.LVL0:
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  62:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  63:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  75              		.loc 1 63 0
  76 0030 0022     		movs	r2, #0
  77 0032 6FF00B00 		mvn	r0, #11
  78 0036 1146     		mov	r1, r2
  79 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL1:
  64:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  65:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  81              		.loc 1 65 0
  82 003c 0022     		movs	r2, #0
  83 003e 6FF00A00 		mvn	r0, #10
  84 0042 1146     		mov	r1, r2
  85 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  86              	.LVL2:
  66:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  67:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  87              		.loc 1 67 0
  88 0048 0022     		movs	r2, #0
  89 004a 6FF00900 		mvn	r0, #9
  90 004e 1146     		mov	r1, r2
  91 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL3:
  68:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  69:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  93              		.loc 1 69 0
  94 0054 0022     		movs	r2, #0
  95 0056 6FF00400 		mvn	r0, #4
  96 005a 1146     		mov	r1, r2
  97 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  98              	.LVL4:
  70:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
ARM GAS  /tmp/ccXN5Oiz.s 			page 4


  71:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  99              		.loc 1 71 0
 100 0060 0022     		movs	r2, #0
 101 0062 6FF00300 		mvn	r0, #3
 102 0066 1146     		mov	r1, r2
 103 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 104              	.LVL5:
  72:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  73:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 105              		.loc 1 73 0
 106 006c 0022     		movs	r2, #0
 107 006e 6FF00100 		mvn	r0, #1
 108 0072 1146     		mov	r1, r2
 109 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110              	.LVL6:
  74:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  75:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 111              		.loc 1 75 0
 112 0078 0022     		movs	r2, #0
 113 007a 4FF0FF30 		mov	r0, #-1
 114 007e 1146     		mov	r1, r2
 115 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 116              	.LVL7:
  76:Src/stm32f1xx_hal_msp.c **** 
  77:Src/stm32f1xx_hal_msp.c ****     /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  78:Src/stm32f1xx_hal_msp.c ****     */
  79:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
 117              		.loc 1 79 0
 118 0084 064B     		ldr	r3, .L4+4
 119 0086 5A68     		ldr	r2, [r3, #4]
 120 0088 22F0E062 		bic	r2, r2, #117440512
 121 008c 5A60     		str	r2, [r3, #4]
 122 008e 5A68     		ldr	r2, [r3, #4]
 123 0090 42F00072 		orr	r2, r2, #33554432
 124 0094 5A60     		str	r2, [r3, #4]
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** 
  83:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Src/stm32f1xx_hal_msp.c **** }
 125              		.loc 1 84 0
 126 0096 03B0     		add	sp, sp, #12
 127              	.LCFI2:
 128              		.cfi_def_cfa_offset 4
 129              		@ sp needed
 130 0098 5DF804FB 		ldr	pc, [sp], #4
 131              	.L5:
 132              		.align	2
 133              	.L4:
 134 009c 00100240 		.word	1073876992
 135 00a0 00000140 		.word	1073807360
 136              		.cfi_endproc
 137              	.LFE66:
 139              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 140              		.align	1
 141              		.p2align 2,,3
 142              		.global	HAL_SPI_MspInit
ARM GAS  /tmp/ccXN5Oiz.s 			page 5


 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	HAL_SPI_MspInit:
 149              	.LFB67:
  85:Src/stm32f1xx_hal_msp.c **** 
  86:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  87:Src/stm32f1xx_hal_msp.c **** {
 150              		.loc 1 87 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 24
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              	.LVL8:
  88:Src/stm32f1xx_hal_msp.c **** 
  89:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  90:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 155              		.loc 1 90 0
 156 0000 0268     		ldr	r2, [r0]
 157 0002 144B     		ldr	r3, .L13
 158 0004 9A42     		cmp	r2, r3
 159 0006 00D0     		beq	.L12
 160 0008 7047     		bx	lr
 161              	.L12:
  91:Src/stm32f1xx_hal_msp.c ****   {
  92:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  93:Src/stm32f1xx_hal_msp.c **** 
  94:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  95:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  97:Src/stm32f1xx_hal_msp.c ****   
  98:Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
  99:Src/stm32f1xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 100:Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 101:Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 102:Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI 
 103:Src/stm32f1xx_hal_msp.c ****     */
 104:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 162              		.loc 1 104 0
 163 000a 4FF43040 		mov	r0, #45056
 164              	.LVL9:
  87:Src/stm32f1xx_hal_msp.c **** 
 165              		.loc 1 87 0
 166 000e 10B5     		push	{r4, lr}
 167              	.LCFI3:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 4, -8
 170              		.cfi_offset 14, -4
 105:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 171              		.loc 1 105 0
 172 0010 0024     		movs	r4, #0
 173              	.LBB7:
  96:Src/stm32f1xx_hal_msp.c ****   
 174              		.loc 1 96 0
 175 0012 03F5EC33 		add	r3, r3, #120832
 176 0016 DA69     		ldr	r2, [r3, #28]
 177              	.LBE7:
ARM GAS  /tmp/ccXN5Oiz.s 			page 6


  87:Src/stm32f1xx_hal_msp.c **** 
 178              		.loc 1 87 0
 179 0018 86B0     		sub	sp, sp, #24
 180              	.LCFI4:
 181              		.cfi_def_cfa_offset 32
 182              	.LBB8:
  96:Src/stm32f1xx_hal_msp.c ****   
 183              		.loc 1 96 0
 184 001a 42F48042 		orr	r2, r2, #16384
 185 001e DA61     		str	r2, [r3, #28]
 186 0020 DB69     		ldr	r3, [r3, #28]
 187              	.LBE8:
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 188              		.loc 1 107 0
 189 0022 02A9     		add	r1, sp, #8
 190              	.LBB9:
  96:Src/stm32f1xx_hal_msp.c ****   
 191              		.loc 1 96 0
 192 0024 03F48043 		and	r3, r3, #16384
 193              	.LBE9:
 104:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 194              		.loc 1 104 0
 195 0028 0290     		str	r0, [sp, #8]
 196              	.LBB10:
  96:Src/stm32f1xx_hal_msp.c ****   
 197              		.loc 1 96 0
 198 002a 0193     		str	r3, [sp, #4]
 199              	.LBE10:
 200              		.loc 1 107 0
 201 002c 0A48     		ldr	r0, .L13+4
 202              	.LBB11:
  96:Src/stm32f1xx_hal_msp.c ****   
 203              		.loc 1 96 0
 204 002e 019B     		ldr	r3, [sp, #4]
 205              	.LBE11:
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 106 0
 207 0030 CDE90344 		strd	r4, r4, [sp, #12]
 208              		.loc 1 107 0
 209 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL10:
 108:Src/stm32f1xx_hal_msp.c **** 
 109:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 211              		.loc 1 109 0
 212 0038 4FF48044 		mov	r4, #16384
 110:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 110 0
 214 003c 0222     		movs	r2, #2
 111:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 215              		.loc 1 111 0
 216 003e 0323     		movs	r3, #3
 112:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 217              		.loc 1 112 0
 218 0040 02A9     		add	r1, sp, #8
 219 0042 0548     		ldr	r0, .L13+4
 110:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccXN5Oiz.s 			page 7


 220              		.loc 1 110 0
 221 0044 CDE90242 		strd	r4, r2, [sp, #8]
 111:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 222              		.loc 1 111 0
 223 0048 0593     		str	r3, [sp, #20]
 224              		.loc 1 112 0
 225 004a FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL11:
 113:Src/stm32f1xx_hal_msp.c **** 
 114:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 115:Src/stm32f1xx_hal_msp.c **** 
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 117:Src/stm32f1xx_hal_msp.c ****   }
 118:Src/stm32f1xx_hal_msp.c **** 
 119:Src/stm32f1xx_hal_msp.c **** }
 227              		.loc 1 119 0
 228 004e 06B0     		add	sp, sp, #24
 229              	.LCFI5:
 230              		.cfi_def_cfa_offset 8
 231              		@ sp needed
 232 0050 10BD     		pop	{r4, pc}
 233              	.L14:
 234 0052 00BF     		.align	2
 235              	.L13:
 236 0054 00380040 		.word	1073756160
 237 0058 000C0140 		.word	1073810432
 238              		.cfi_endproc
 239              	.LFE67:
 241              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.p2align 2,,3
 244              		.global	HAL_SPI_MspDeInit
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 248              		.fpu softvfp
 250              	HAL_SPI_MspDeInit:
 251              	.LFB68:
 120:Src/stm32f1xx_hal_msp.c **** 
 121:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 122:Src/stm32f1xx_hal_msp.c **** {
 252              		.loc 1 122 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              	.LVL12:
 257 0000 08B5     		push	{r3, lr}
 258              	.LCFI6:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 3, -8
 261              		.cfi_offset 14, -4
 123:Src/stm32f1xx_hal_msp.c **** 
 124:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 262              		.loc 1 124 0
 263 0002 0268     		ldr	r2, [r0]
 264 0004 094B     		ldr	r3, .L19
 265 0006 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccXN5Oiz.s 			page 8


 266 0008 00D0     		beq	.L18
 125:Src/stm32f1xx_hal_msp.c ****   {
 126:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 127:Src/stm32f1xx_hal_msp.c **** 
 128:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 129:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 131:Src/stm32f1xx_hal_msp.c ****   
 132:Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 133:Src/stm32f1xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 134:Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 135:Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 136:Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI 
 137:Src/stm32f1xx_hal_msp.c ****     */
 138:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 139:Src/stm32f1xx_hal_msp.c **** 
 140:Src/stm32f1xx_hal_msp.c ****     /* SPI2 interrupt DeInit */
 141:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI2_IRQn);
 142:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 145:Src/stm32f1xx_hal_msp.c ****   }
 146:Src/stm32f1xx_hal_msp.c **** 
 147:Src/stm32f1xx_hal_msp.c **** }
 267              		.loc 1 147 0
 268 000a 08BD     		pop	{r3, pc}
 269              	.L18:
 130:Src/stm32f1xx_hal_msp.c ****   
 270              		.loc 1 130 0
 271 000c 084A     		ldr	r2, .L19+4
 138:Src/stm32f1xx_hal_msp.c **** 
 272              		.loc 1 138 0
 273 000e 0948     		ldr	r0, .L19+8
 274              	.LVL13:
 130:Src/stm32f1xx_hal_msp.c ****   
 275              		.loc 1 130 0
 276 0010 D369     		ldr	r3, [r2, #28]
 138:Src/stm32f1xx_hal_msp.c **** 
 277              		.loc 1 138 0
 278 0012 4FF47041 		mov	r1, #61440
 130:Src/stm32f1xx_hal_msp.c ****   
 279              		.loc 1 130 0
 280 0016 23F48043 		bic	r3, r3, #16384
 281 001a D361     		str	r3, [r2, #28]
 138:Src/stm32f1xx_hal_msp.c **** 
 282              		.loc 1 138 0
 283 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 284              	.LVL14:
 285              		.loc 1 147 0
 286 0020 BDE80840 		pop	{r3, lr}
 287              	.LCFI7:
 288              		.cfi_restore 14
 289              		.cfi_restore 3
 290              		.cfi_def_cfa_offset 0
 141:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 291              		.loc 1 141 0
 292 0024 2420     		movs	r0, #36
ARM GAS  /tmp/ccXN5Oiz.s 			page 9


 293 0026 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 294              	.LVL15:
 295              	.L20:
 296 002a 00BF     		.align	2
 297              	.L19:
 298 002c 00380040 		.word	1073756160
 299 0030 00100240 		.word	1073876992
 300 0034 000C0140 		.word	1073810432
 301              		.cfi_endproc
 302              	.LFE68:
 304              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 305              		.align	1
 306              		.p2align 2,,3
 307              		.global	HAL_TIM_PWM_MspInit
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 311              		.fpu softvfp
 313              	HAL_TIM_PWM_MspInit:
 314              	.LFB69:
 148:Src/stm32f1xx_hal_msp.c **** 
 149:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 150:Src/stm32f1xx_hal_msp.c **** {
 315              		.loc 1 150 0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 16
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
 320              	.LVL16:
 151:Src/stm32f1xx_hal_msp.c **** 
 152:Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 321              		.loc 1 152 0
 322 0000 0368     		ldr	r3, [r0]
 323 0002 184A     		ldr	r2, .L29
 150:Src/stm32f1xx_hal_msp.c **** 
 324              		.loc 1 150 0
 325 0004 84B0     		sub	sp, sp, #16
 326              	.LCFI8:
 327              		.cfi_def_cfa_offset 16
 328              		.loc 1 152 0
 329 0006 9342     		cmp	r3, r2
 330 0008 07D0     		beq	.L26
 153:Src/stm32f1xx_hal_msp.c ****   {
 154:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 155:Src/stm32f1xx_hal_msp.c **** 
 156:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 157:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 159:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 160:Src/stm32f1xx_hal_msp.c **** 
 161:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 162:Src/stm32f1xx_hal_msp.c ****   }
 163:Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 331              		.loc 1 163 0
 332 000a B3F1804F 		cmp	r3, #1073741824
 333 000e 1CD0     		beq	.L27
 164:Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccXN5Oiz.s 			page 10


 165:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 168:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 169:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 170:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 171:Src/stm32f1xx_hal_msp.c **** 
 172:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 173:Src/stm32f1xx_hal_msp.c ****   }
 174:Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 334              		.loc 1 174 0
 335 0010 154A     		ldr	r2, .L29+4
 336 0012 9342     		cmp	r3, r2
 337 0014 0DD0     		beq	.L28
 175:Src/stm32f1xx_hal_msp.c ****   {
 176:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 177:Src/stm32f1xx_hal_msp.c **** 
 178:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 179:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 180:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 181:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 182:Src/stm32f1xx_hal_msp.c **** 
 183:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 184:Src/stm32f1xx_hal_msp.c ****   }
 185:Src/stm32f1xx_hal_msp.c **** 
 186:Src/stm32f1xx_hal_msp.c **** }
 338              		.loc 1 186 0
 339 0016 04B0     		add	sp, sp, #16
 340              	.LCFI9:
 341              		.cfi_remember_state
 342              		.cfi_def_cfa_offset 0
 343              		@ sp needed
 344 0018 7047     		bx	lr
 345              	.L26:
 346              	.LCFI10:
 347              		.cfi_restore_state
 348              	.LBB12:
 158:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 349              		.loc 1 158 0
 350 001a 144B     		ldr	r3, .L29+8
 351 001c 9A69     		ldr	r2, [r3, #24]
 352 001e 42F40062 		orr	r2, r2, #2048
 353 0022 9A61     		str	r2, [r3, #24]
 354 0024 9B69     		ldr	r3, [r3, #24]
 355 0026 03F40063 		and	r3, r3, #2048
 356 002a 0193     		str	r3, [sp, #4]
 357 002c 019B     		ldr	r3, [sp, #4]
 358              	.LBE12:
 359              		.loc 1 186 0
 360 002e 04B0     		add	sp, sp, #16
 361              	.LCFI11:
 362              		.cfi_remember_state
 363              		.cfi_def_cfa_offset 0
 364              		@ sp needed
 365 0030 7047     		bx	lr
 366              	.L28:
 367              	.LCFI12:
ARM GAS  /tmp/ccXN5Oiz.s 			page 11


 368              		.cfi_restore_state
 369              	.LBB13:
 180:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 370              		.loc 1 180 0
 371 0032 0E4B     		ldr	r3, .L29+8
 372 0034 DA69     		ldr	r2, [r3, #28]
 373 0036 42F00202 		orr	r2, r2, #2
 374 003a DA61     		str	r2, [r3, #28]
 375 003c DB69     		ldr	r3, [r3, #28]
 376 003e 03F00203 		and	r3, r3, #2
 377 0042 0393     		str	r3, [sp, #12]
 378 0044 039B     		ldr	r3, [sp, #12]
 379              	.LBE13:
 380              		.loc 1 186 0
 381 0046 04B0     		add	sp, sp, #16
 382              	.LCFI13:
 383              		.cfi_remember_state
 384              		.cfi_def_cfa_offset 0
 385              		@ sp needed
 386 0048 7047     		bx	lr
 387              	.L27:
 388              	.LCFI14:
 389              		.cfi_restore_state
 390              	.LBB14:
 169:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 391              		.loc 1 169 0
 392 004a 03F50433 		add	r3, r3, #135168
 393 004e DA69     		ldr	r2, [r3, #28]
 394 0050 42F00102 		orr	r2, r2, #1
 395 0054 DA61     		str	r2, [r3, #28]
 396 0056 DB69     		ldr	r3, [r3, #28]
 397 0058 03F00103 		and	r3, r3, #1
 398 005c 0293     		str	r3, [sp, #8]
 399 005e 029B     		ldr	r3, [sp, #8]
 400              	.LBE14:
 401              		.loc 1 186 0
 402 0060 04B0     		add	sp, sp, #16
 403              	.LCFI15:
 404              		.cfi_def_cfa_offset 0
 405              		@ sp needed
 406 0062 7047     		bx	lr
 407              	.L30:
 408              		.align	2
 409              	.L29:
 410 0064 002C0140 		.word	1073818624
 411 0068 00040040 		.word	1073742848
 412 006c 00100240 		.word	1073876992
 413              		.cfi_endproc
 414              	.LFE69:
 416              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 417              		.align	1
 418              		.p2align 2,,3
 419              		.global	HAL_TIM_MspPostInit
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu softvfp
ARM GAS  /tmp/ccXN5Oiz.s 			page 12


 425              	HAL_TIM_MspPostInit:
 426              	.LFB70:
 187:Src/stm32f1xx_hal_msp.c **** 
 188:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 189:Src/stm32f1xx_hal_msp.c **** {
 427              		.loc 1 189 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 16
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              	.LVL17:
 432 0000 10B5     		push	{r4, lr}
 433              	.LCFI16:
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 4, -8
 436              		.cfi_offset 14, -4
 190:Src/stm32f1xx_hal_msp.c **** 
 191:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 192:Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 437              		.loc 1 192 0
 438 0002 0368     		ldr	r3, [r0]
 439 0004 164A     		ldr	r2, .L40
 189:Src/stm32f1xx_hal_msp.c **** 
 440              		.loc 1 189 0
 441 0006 84B0     		sub	sp, sp, #16
 442              	.LCFI17:
 443              		.cfi_def_cfa_offset 24
 444              		.loc 1 192 0
 445 0008 9342     		cmp	r3, r2
 446 000a 07D0     		beq	.L37
 193:Src/stm32f1xx_hal_msp.c ****   {
 194:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 195:Src/stm32f1xx_hal_msp.c **** 
 196:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 197:Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 198:Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 199:Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 200:Src/stm32f1xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 201:Src/stm32f1xx_hal_msp.c ****     PA11     ------> TIM1_CH4 
 202:Src/stm32f1xx_hal_msp.c ****     */
 203:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 204:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 206:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207:Src/stm32f1xx_hal_msp.c **** 
 208:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 209:Src/stm32f1xx_hal_msp.c **** 
 210:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 211:Src/stm32f1xx_hal_msp.c ****   }
 212:Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 447              		.loc 1 212 0
 448 000c B3F1804F 		cmp	r3, #1073741824
 449 0010 23D0     		beq	.L38
 213:Src/stm32f1xx_hal_msp.c ****   {
 214:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 215:Src/stm32f1xx_hal_msp.c **** 
 216:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 217:Src/stm32f1xx_hal_msp.c ****   
ARM GAS  /tmp/ccXN5Oiz.s 			page 13


 218:Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 219:Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 220:Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 221:Src/stm32f1xx_hal_msp.c ****     PA2     ------> TIM2_CH3
 222:Src/stm32f1xx_hal_msp.c ****     PA3     ------> TIM2_CH4 
 223:Src/stm32f1xx_hal_msp.c ****     */
 224:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 225:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 228:Src/stm32f1xx_hal_msp.c **** 
 229:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 230:Src/stm32f1xx_hal_msp.c **** 
 231:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 232:Src/stm32f1xx_hal_msp.c ****   }
 233:Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 450              		.loc 1 233 0
 451 0012 144A     		ldr	r2, .L40+4
 452 0014 9342     		cmp	r3, r2
 453 0016 0DD0     		beq	.L39
 234:Src/stm32f1xx_hal_msp.c ****   {
 235:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 236:Src/stm32f1xx_hal_msp.c **** 
 237:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 238:Src/stm32f1xx_hal_msp.c ****   
 239:Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 240:Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 241:Src/stm32f1xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 242:Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 243:Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4 
 244:Src/stm32f1xx_hal_msp.c ****     */
 245:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 246:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 248:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 249:Src/stm32f1xx_hal_msp.c **** 
 250:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 251:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 254:Src/stm32f1xx_hal_msp.c **** 
 255:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 256:Src/stm32f1xx_hal_msp.c **** 
 257:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 258:Src/stm32f1xx_hal_msp.c ****   }
 259:Src/stm32f1xx_hal_msp.c **** 
 260:Src/stm32f1xx_hal_msp.c **** }
 454              		.loc 1 260 0
 455 0018 04B0     		add	sp, sp, #16
 456              	.LCFI18:
 457              		.cfi_remember_state
 458              		.cfi_def_cfa_offset 8
 459              		@ sp needed
 460 001a 10BD     		pop	{r4, pc}
 461              	.L37:
 462              	.LCFI19:
 463              		.cfi_restore_state
ARM GAS  /tmp/ccXN5Oiz.s 			page 14


 203:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 203 0
 465 001c 4FF47062 		mov	r2, #3840
 466              	.L36:
 225:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 467              		.loc 1 225 0
 468 0020 0223     		movs	r3, #2
 227:Src/stm32f1xx_hal_msp.c **** 
 469              		.loc 1 227 0
 470 0022 6946     		mov	r1, sp
 471 0024 1048     		ldr	r0, .L40+8
 472              	.LVL18:
 225:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 473              		.loc 1 225 0
 474 0026 CDE90023 		strd	r2, r3, [sp]
 226:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 475              		.loc 1 226 0
 476 002a 0393     		str	r3, [sp, #12]
 227:Src/stm32f1xx_hal_msp.c **** 
 477              		.loc 1 227 0
 478 002c FFF7FEFF 		bl	HAL_GPIO_Init
 479              	.LVL19:
 480              		.loc 1 260 0
 481 0030 04B0     		add	sp, sp, #16
 482              	.LCFI20:
 483              		.cfi_remember_state
 484              		.cfi_def_cfa_offset 8
 485              		@ sp needed
 486 0032 10BD     		pop	{r4, pc}
 487              	.LVL20:
 488              	.L39:
 489              	.LCFI21:
 490              		.cfi_restore_state
 246:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491              		.loc 1 246 0
 492 0034 0224     		movs	r4, #2
 245:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493              		.loc 1 245 0
 494 0036 C023     		movs	r3, #192
 248:Src/stm32f1xx_hal_msp.c **** 
 495              		.loc 1 248 0
 496 0038 6946     		mov	r1, sp
 497 003a 0B48     		ldr	r0, .L40+8
 498              	.LVL21:
 246:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 499              		.loc 1 246 0
 500 003c CDE90034 		strd	r3, r4, [sp]
 247:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 501              		.loc 1 247 0
 502 0040 0394     		str	r4, [sp, #12]
 248:Src/stm32f1xx_hal_msp.c **** 
 503              		.loc 1 248 0
 504 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 505              	.LVL22:
 250:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 506              		.loc 1 250 0
 507 0046 0323     		movs	r3, #3
ARM GAS  /tmp/ccXN5Oiz.s 			page 15


 253:Src/stm32f1xx_hal_msp.c **** 
 508              		.loc 1 253 0
 509 0048 6946     		mov	r1, sp
 510 004a 0848     		ldr	r0, .L40+12
 251:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 511              		.loc 1 251 0
 512 004c 0194     		str	r4, [sp, #4]
 252:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 513              		.loc 1 252 0
 514 004e 0394     		str	r4, [sp, #12]
 250:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 515              		.loc 1 250 0
 516 0050 0093     		str	r3, [sp]
 253:Src/stm32f1xx_hal_msp.c **** 
 517              		.loc 1 253 0
 518 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 519              	.LVL23:
 520              		.loc 1 260 0
 521 0056 04B0     		add	sp, sp, #16
 522              	.LCFI22:
 523              		.cfi_remember_state
 524              		.cfi_def_cfa_offset 8
 525              		@ sp needed
 526 0058 10BD     		pop	{r4, pc}
 527              	.LVL24:
 528              	.L38:
 529              	.LCFI23:
 530              		.cfi_restore_state
 224:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 531              		.loc 1 224 0
 532 005a 0F22     		movs	r2, #15
 533 005c E0E7     		b	.L36
 534              	.L41:
 535 005e 00BF     		.align	2
 536              	.L40:
 537 0060 002C0140 		.word	1073818624
 538 0064 00040040 		.word	1073742848
 539 0068 00080140 		.word	1073809408
 540 006c 000C0140 		.word	1073810432
 541              		.cfi_endproc
 542              	.LFE70:
 544              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 545              		.align	1
 546              		.p2align 2,,3
 547              		.global	HAL_TIM_PWM_MspDeInit
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu softvfp
 553              	HAL_TIM_PWM_MspDeInit:
 554              	.LFB71:
 261:Src/stm32f1xx_hal_msp.c **** 
 262:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 263:Src/stm32f1xx_hal_msp.c **** {
 555              		.loc 1 263 0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccXN5Oiz.s 			page 16


 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		@ link register save eliminated.
 560              	.LVL25:
 264:Src/stm32f1xx_hal_msp.c **** 
 265:Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 561              		.loc 1 265 0
 562 0000 0368     		ldr	r3, [r0]
 563 0002 0F4A     		ldr	r2, .L49
 564 0004 9342     		cmp	r3, r2
 565 0006 06D0     		beq	.L46
 266:Src/stm32f1xx_hal_msp.c ****   {
 267:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 268:Src/stm32f1xx_hal_msp.c **** 
 269:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 270:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 271:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 272:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 273:Src/stm32f1xx_hal_msp.c **** 
 274:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 275:Src/stm32f1xx_hal_msp.c ****   }
 276:Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM2)
 566              		.loc 1 276 0
 567 0008 B3F1804F 		cmp	r3, #1073741824
 568 000c 11D0     		beq	.L47
 277:Src/stm32f1xx_hal_msp.c ****   {
 278:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 279:Src/stm32f1xx_hal_msp.c **** 
 280:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 281:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 282:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 283:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 284:Src/stm32f1xx_hal_msp.c **** 
 285:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 286:Src/stm32f1xx_hal_msp.c ****   }
 287:Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 569              		.loc 1 287 0
 570 000e 0D4A     		ldr	r2, .L49+4
 571 0010 9342     		cmp	r3, r2
 572 0012 07D0     		beq	.L48
 288:Src/stm32f1xx_hal_msp.c ****   {
 289:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 290:Src/stm32f1xx_hal_msp.c **** 
 291:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 292:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 293:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 294:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 295:Src/stm32f1xx_hal_msp.c **** 
 296:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 297:Src/stm32f1xx_hal_msp.c ****   }
 298:Src/stm32f1xx_hal_msp.c **** 
 299:Src/stm32f1xx_hal_msp.c **** }
 573              		.loc 1 299 0
 574 0014 7047     		bx	lr
 575              	.L46:
 271:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 576              		.loc 1 271 0
 577 0016 02F56442 		add	r2, r2, #58368
ARM GAS  /tmp/ccXN5Oiz.s 			page 17


 578 001a 9369     		ldr	r3, [r2, #24]
 579 001c 23F40063 		bic	r3, r3, #2048
 580 0020 9361     		str	r3, [r2, #24]
 581 0022 7047     		bx	lr
 582              	.L48:
 293:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 583              		.loc 1 293 0
 584 0024 02F50332 		add	r2, r2, #134144
 585 0028 D369     		ldr	r3, [r2, #28]
 586 002a 23F00203 		bic	r3, r3, #2
 587 002e D361     		str	r3, [r2, #28]
 588              		.loc 1 299 0
 589 0030 7047     		bx	lr
 590              	.L47:
 282:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 591              		.loc 1 282 0
 592 0032 054A     		ldr	r2, .L49+8
 593 0034 D369     		ldr	r3, [r2, #28]
 594 0036 23F00103 		bic	r3, r3, #1
 595 003a D361     		str	r3, [r2, #28]
 596 003c 7047     		bx	lr
 597              	.L50:
 598 003e 00BF     		.align	2
 599              	.L49:
 600 0040 002C0140 		.word	1073818624
 601 0044 00040040 		.word	1073742848
 602 0048 00100240 		.word	1073876992
 603              		.cfi_endproc
 604              	.LFE71:
 606              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 607              		.align	1
 608              		.p2align 2,,3
 609              		.global	HAL_UART_MspInit
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu softvfp
 615              	HAL_UART_MspInit:
 616              	.LFB72:
 300:Src/stm32f1xx_hal_msp.c **** 
 301:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 302:Src/stm32f1xx_hal_msp.c **** {
 617              		.loc 1 302 0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 24
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              	.LVL26:
 303:Src/stm32f1xx_hal_msp.c **** 
 304:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 305:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART3)
 622              		.loc 1 305 0
 623 0000 0268     		ldr	r2, [r0]
 624 0002 144B     		ldr	r3, .L58
 625 0004 9A42     		cmp	r2, r3
 626 0006 00D0     		beq	.L57
 627 0008 7047     		bx	lr
 628              	.L57:
ARM GAS  /tmp/ccXN5Oiz.s 			page 18


 306:Src/stm32f1xx_hal_msp.c ****   {
 307:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 308:Src/stm32f1xx_hal_msp.c **** 
 309:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 310:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 311:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 312:Src/stm32f1xx_hal_msp.c ****   
 313:Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration    
 314:Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 315:Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX 
 316:Src/stm32f1xx_hal_msp.c ****     */
 317:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 629              		.loc 1 317 0
 630 000a 4FF48061 		mov	r1, #1024
 302:Src/stm32f1xx_hal_msp.c **** 
 631              		.loc 1 302 0
 632 000e 30B5     		push	{r4, r5, lr}
 633              	.LCFI24:
 634              		.cfi_def_cfa_offset 12
 635              		.cfi_offset 4, -12
 636              		.cfi_offset 5, -8
 637              		.cfi_offset 14, -4
 318:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 638              		.loc 1 318 0
 639 0010 0225     		movs	r5, #2
 319:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 640              		.loc 1 319 0
 641 0012 0324     		movs	r4, #3
 642              	.LBB15:
 311:Src/stm32f1xx_hal_msp.c ****   
 643              		.loc 1 311 0
 644 0014 03F5E433 		add	r3, r3, #116736
 645 0018 DA69     		ldr	r2, [r3, #28]
 646              	.LBE15:
 302:Src/stm32f1xx_hal_msp.c **** 
 647              		.loc 1 302 0
 648 001a 87B0     		sub	sp, sp, #28
 649              	.LCFI25:
 650              		.cfi_def_cfa_offset 40
 651              	.LBB16:
 311:Src/stm32f1xx_hal_msp.c ****   
 652              		.loc 1 311 0
 653 001c 42F48022 		orr	r2, r2, #262144
 654 0020 DA61     		str	r2, [r3, #28]
 655 0022 DB69     		ldr	r3, [r3, #28]
 656              	.LBE16:
 320:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 657              		.loc 1 320 0
 658 0024 0C48     		ldr	r0, .L58+4
 659              	.LVL27:
 660              	.LBB17:
 311:Src/stm32f1xx_hal_msp.c ****   
 661              		.loc 1 311 0
 662 0026 03F48023 		and	r3, r3, #262144
 663              	.LBE17:
 317:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 664              		.loc 1 317 0
ARM GAS  /tmp/ccXN5Oiz.s 			page 19


 665 002a 0291     		str	r1, [sp, #8]
 666              	.LBB18:
 311:Src/stm32f1xx_hal_msp.c ****   
 667              		.loc 1 311 0
 668 002c 0193     		str	r3, [sp, #4]
 669              	.LBE18:
 670              		.loc 1 320 0
 671 002e 02A9     		add	r1, sp, #8
 672              	.LBB19:
 311:Src/stm32f1xx_hal_msp.c ****   
 673              		.loc 1 311 0
 674 0030 019B     		ldr	r3, [sp, #4]
 675              	.LBE19:
 318:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 676              		.loc 1 318 0
 677 0032 0395     		str	r5, [sp, #12]
 319:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 678              		.loc 1 319 0
 679 0034 0594     		str	r4, [sp, #20]
 680              		.loc 1 320 0
 681 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 682              	.LVL28:
 321:Src/stm32f1xx_hal_msp.c **** 
 322:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 323:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 683              		.loc 1 323 0
 684 003a 0023     		movs	r3, #0
 322:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 685              		.loc 1 322 0
 686 003c 4FF40062 		mov	r2, #2048
 324:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 687              		.loc 1 325 0
 688 0040 02A9     		add	r1, sp, #8
 689 0042 0548     		ldr	r0, .L58+4
 323:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 690              		.loc 1 323 0
 691 0044 CDE90223 		strd	r2, r3, [sp, #8]
 324:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 692              		.loc 1 324 0
 693 0048 0493     		str	r3, [sp, #16]
 694              		.loc 1 325 0
 695 004a FFF7FEFF 		bl	HAL_GPIO_Init
 696              	.LVL29:
 326:Src/stm32f1xx_hal_msp.c **** 
 327:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 328:Src/stm32f1xx_hal_msp.c **** 
 329:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 330:Src/stm32f1xx_hal_msp.c ****   }
 331:Src/stm32f1xx_hal_msp.c **** 
 332:Src/stm32f1xx_hal_msp.c **** }
 697              		.loc 1 332 0
 698 004e 07B0     		add	sp, sp, #28
 699              	.LCFI26:
 700              		.cfi_def_cfa_offset 12
 701              		@ sp needed
 702 0050 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccXN5Oiz.s 			page 20


 703              	.L59:
 704 0052 00BF     		.align	2
 705              	.L58:
 706 0054 00480040 		.word	1073760256
 707 0058 000C0140 		.word	1073810432
 708              		.cfi_endproc
 709              	.LFE72:
 711              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 712              		.align	1
 713              		.p2align 2,,3
 714              		.global	HAL_UART_MspDeInit
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 718              		.fpu softvfp
 720              	HAL_UART_MspDeInit:
 721              	.LFB73:
 333:Src/stm32f1xx_hal_msp.c **** 
 334:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 335:Src/stm32f1xx_hal_msp.c **** {
 722              		.loc 1 335 0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 727              	.LVL30:
 336:Src/stm32f1xx_hal_msp.c **** 
 337:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART3)
 728              		.loc 1 337 0
 729 0000 0268     		ldr	r2, [r0]
 730 0002 074B     		ldr	r3, .L63
 731 0004 9A42     		cmp	r2, r3
 732 0006 00D0     		beq	.L62
 338:Src/stm32f1xx_hal_msp.c ****   {
 339:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 340:Src/stm32f1xx_hal_msp.c **** 
 341:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 342:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 343:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 344:Src/stm32f1xx_hal_msp.c ****   
 345:Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration    
 346:Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 347:Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX 
 348:Src/stm32f1xx_hal_msp.c ****     */
 349:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 350:Src/stm32f1xx_hal_msp.c **** 
 351:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 352:Src/stm32f1xx_hal_msp.c **** 
 353:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 354:Src/stm32f1xx_hal_msp.c ****   }
 355:Src/stm32f1xx_hal_msp.c **** 
 356:Src/stm32f1xx_hal_msp.c **** }
 733              		.loc 1 356 0
 734 0008 7047     		bx	lr
 735              	.L62:
 343:Src/stm32f1xx_hal_msp.c ****   
 736              		.loc 1 343 0
ARM GAS  /tmp/ccXN5Oiz.s 			page 21


 737 000a 064A     		ldr	r2, .L63+4
 349:Src/stm32f1xx_hal_msp.c **** 
 738              		.loc 1 349 0
 739 000c 4FF44061 		mov	r1, #3072
 343:Src/stm32f1xx_hal_msp.c ****   
 740              		.loc 1 343 0
 741 0010 D369     		ldr	r3, [r2, #28]
 349:Src/stm32f1xx_hal_msp.c **** 
 742              		.loc 1 349 0
 743 0012 0548     		ldr	r0, .L63+8
 744              	.LVL31:
 343:Src/stm32f1xx_hal_msp.c ****   
 745              		.loc 1 343 0
 746 0014 23F48023 		bic	r3, r3, #262144
 747 0018 D361     		str	r3, [r2, #28]
 349:Src/stm32f1xx_hal_msp.c **** 
 748              		.loc 1 349 0
 749 001a FFF7FEBF 		b	HAL_GPIO_DeInit
 750              	.LVL32:
 751              	.L64:
 752 001e 00BF     		.align	2
 753              	.L63:
 754 0020 00480040 		.word	1073760256
 755 0024 00100240 		.word	1073876992
 756 0028 000C0140 		.word	1073810432
 757              		.cfi_endproc
 758              	.LFE73:
 760              		.text
 761              	.Letext0:
 762              		.file 2 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 763              		.file 3 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 764              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 765              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 766              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 767              		.file 7 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h"
 768              		.file 8 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h"
 769              		.file 9 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stddef.
 770              		.file 10 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h"
 771              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 772              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 773              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 774              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 775              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 776              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 777              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccXN5Oiz.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccXN5Oiz.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccXN5Oiz.s:134    .text.HAL_MspInit:000000000000009c $d
     /tmp/ccXN5Oiz.s:140    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:148    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccXN5Oiz.s:236    .text.HAL_SPI_MspInit:0000000000000054 $d
     /tmp/ccXN5Oiz.s:242    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:250    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccXN5Oiz.s:298    .text.HAL_SPI_MspDeInit:000000000000002c $d
     /tmp/ccXN5Oiz.s:305    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:313    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccXN5Oiz.s:410    .text.HAL_TIM_PWM_MspInit:0000000000000064 $d
     /tmp/ccXN5Oiz.s:417    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:425    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccXN5Oiz.s:537    .text.HAL_TIM_MspPostInit:0000000000000060 $d
     /tmp/ccXN5Oiz.s:545    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:553    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccXN5Oiz.s:600    .text.HAL_TIM_PWM_MspDeInit:0000000000000040 $d
     /tmp/ccXN5Oiz.s:607    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:615    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccXN5Oiz.s:706    .text.HAL_UART_MspInit:0000000000000054 $d
     /tmp/ccXN5Oiz.s:712    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccXN5Oiz.s:720    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccXN5Oiz.s:754    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
