// Seed: 1265963304
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  logic id_4, id_5, id_6 = 1 && 1;
  assign id_3[1] = 1'b0 << 1;
  logic id_7;
  logic id_8, id_9;
  type_15(
      id_5, 1, 1
  );
  assign id_8 = 1;
  assign id_9 = id_1;
  logic id_10;
  assign id_5 = 1;
  logic id_11;
  always @(posedge 1'b0) id_10 = id_0;
endmodule
