// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=83,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4512,HLS_SYN_LUT=7874,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state25;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state32;
wire   [31:0] grp_fu_610_p2;
reg   [31:0] reg_631;
wire    ap_CS_fsm_state14;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_done;
wire    ap_CS_fsm_state18;
reg   [61:0] trunc_ln17_1_reg_1763;
reg   [61:0] trunc_ln1_reg_1769;
wire   [30:0] empty_31_fu_670_p1;
reg   [30:0] empty_31_reg_1783;
wire    ap_CS_fsm_state12;
reg   [31:0] mul16_reg_1788;
wire   [30:0] empty_30_fu_694_p1;
reg   [30:0] empty_30_reg_1810;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_32_fu_710_p1;
reg   [30:0] empty_32_reg_1824;
wire   [30:0] empty_33_fu_714_p1;
reg   [30:0] empty_33_reg_1830;
wire   [30:0] empty_34_fu_718_p1;
reg   [30:0] empty_34_reg_1836;
wire   [30:0] empty_35_fu_722_p1;
reg   [30:0] empty_35_reg_1842;
wire   [1:0] arr_addr_1_reg_1848;
wire    ap_CS_fsm_state17;
wire   [1:0] arr_addr_reg_1853;
wire   [1:0] arr_1_addr_reg_1858;
wire   [63:0] arr_q0;
reg   [63:0] arr_load_reg_1869;
wire   [63:0] grp_fu_546_p2;
reg   [63:0] mul157_reg_1874;
wire   [31:0] mul219_fu_616_p2;
reg   [31:0] mul219_reg_1885;
wire   [1:0] arr_1_addr_1_reg_1891;
wire   [31:0] mul316_fu_621_p2;
reg   [31:0] mul316_reg_1896;
wire   [63:0] arr_q1;
reg   [63:0] arr_load_1_reg_1904;
wire    ap_CS_fsm_state19;
wire   [63:0] arr_1_q1;
reg   [63:0] arr_1_load_reg_1909;
wire   [63:0] arr_2_q0;
reg   [63:0] arr_2_load_reg_1914;
reg   [63:0] arr_load_2_reg_1919;
wire   [62:0] mul2722633_fu_530_p2;
reg   [62:0] mul2722633_reg_1936;
wire   [62:0] mul3092429_fu_538_p2;
reg   [62:0] mul3092429_reg_1941;
wire   [63:0] add_ln77_fu_895_p2;
reg   [63:0] add_ln77_reg_1958;
wire   [25:0] trunc_ln78_1_fu_901_p1;
reg   [25:0] trunc_ln78_1_reg_1963;
wire   [63:0] add_ln82_fu_911_p2;
reg   [63:0] add_ln82_reg_1968;
wire   [24:0] trunc_ln83_1_fu_917_p1;
reg   [24:0] trunc_ln83_1_reg_1973;
wire   [63:0] add_ln87_fu_927_p2;
reg   [63:0] add_ln87_reg_1978;
wire   [24:0] trunc_ln88_fu_933_p1;
reg   [24:0] trunc_ln88_reg_1983;
wire   [25:0] trunc_ln88_1_fu_937_p1;
reg   [25:0] trunc_ln88_1_reg_1988;
wire   [23:0] trunc_ln93_fu_947_p1;
reg   [23:0] trunc_ln93_reg_1993;
wire   [24:0] trunc_ln93_1_fu_951_p1;
reg   [24:0] trunc_ln93_1_reg_1998;
wire   [24:0] trunc_ln94_fu_961_p1;
reg   [24:0] trunc_ln94_reg_2003;
wire   [63:0] add_ln94_fu_965_p2;
reg   [63:0] add_ln94_reg_2008;
wire   [24:0] trunc_ln98_fu_978_p1;
reg   [24:0] trunc_ln98_reg_2013;
wire   [25:0] trunc_ln98_1_fu_982_p1;
reg   [25:0] trunc_ln98_1_reg_2018;
wire   [24:0] trunc_ln99_fu_986_p1;
reg   [24:0] trunc_ln99_reg_2023;
wire   [63:0] add_ln100_2_fu_990_p2;
reg   [63:0] add_ln100_2_reg_2028;
wire   [63:0] add_ln105_1_fu_996_p2;
reg   [63:0] add_ln105_1_reg_2033;
wire   [63:0] add_ln105_2_fu_1002_p2;
reg   [63:0] add_ln105_2_reg_2038;
wire   [25:0] trunc_ln105_fu_1008_p1;
reg   [25:0] trunc_ln105_reg_2043;
wire   [25:0] trunc_ln105_1_fu_1012_p1;
reg   [25:0] trunc_ln105_1_reg_2048;
wire   [25:0] add_ln113_10_fu_1135_p2;
reg   [25:0] add_ln113_10_reg_2053;
wire    ap_CS_fsm_state20;
reg   [37:0] lshr_ln113_4_reg_2059;
reg   [24:0] trunc_ln113_6_reg_2064;
wire   [24:0] add_ln114_2_fu_1285_p2;
reg   [24:0] add_ln114_2_reg_2069;
wire   [25:0] add_ln115_2_fu_1302_p2;
reg   [25:0] add_ln115_2_reg_2075;
wire   [63:0] add_ln78_fu_1364_p2;
reg   [63:0] add_ln78_reg_2080;
wire    ap_CS_fsm_state21;
reg   [38:0] trunc_ln113_11_reg_2085;
wire   [24:0] add_ln118_fu_1524_p2;
reg   [24:0] add_ln118_reg_2090;
wire   [25:0] add_ln119_fu_1529_p2;
reg   [25:0] add_ln119_reg_2095;
wire   [24:0] add_ln120_fu_1535_p2;
reg   [24:0] add_ln120_reg_2100;
wire   [25:0] add_ln121_fu_1547_p2;
reg   [25:0] add_ln121_reg_2105;
wire   [24:0] add_ln122_fu_1552_p2;
reg   [24:0] add_ln122_reg_2110;
reg   [0:0] tmp_reg_2115;
wire    ap_CS_fsm_state22;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [1:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [1:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [1:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
wire   [63:0] arr_1_q0;
reg   [1:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
reg   [1:0] arr_2_address0;
reg    arr_2_ce0;
reg    arr_2_we0;
reg   [63:0] arr_2_d0;
reg   [1:0] arr_2_address1;
reg    arr_2_ce1;
reg    arr_2_we1;
reg   [63:0] arr_2_d1;
wire   [63:0] arr_2_q1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add118_118_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add118_118_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire  signed [63:0] sext_ln17_fu_656_p1;
wire  signed [63:0] sext_ln126_fu_1663_p1;
reg    ap_block_state20_on_subcall_done;
wire   [63:0] add_ln89_fu_1056_p2;
wire   [63:0] add_ln106_fu_1117_p2;
wire   [63:0] add_ln83_fu_1034_p2;
wire   [63:0] add_ln100_fu_1099_p2;
wire   [26:0] zext_ln116_fu_1319_p1;
wire   [26:0] zext_ln117_fu_1336_p1;
wire   [26:0] zext_ln113_1_fu_1571_p1;
wire   [26:0] zext_ln114_1_fu_1608_p1;
wire   [26:0] add_ln115_1_fu_1636_p2;
wire   [26:0] zext_ln118_fu_1643_p1;
wire   [26:0] zext_ln119_fu_1647_p1;
wire   [26:0] zext_ln120_fu_1651_p1;
wire   [26:0] zext_ln121_fu_1655_p1;
wire   [26:0] zext_ln122_fu_1659_p1;
wire   [31:0] mul2722633_fu_530_p0;
wire   [62:0] mul219_cast_fu_822_p1;
wire   [31:0] mul2722633_fu_530_p1;
wire   [62:0] arg1_r_5_cast33_fu_827_p1;
wire   [31:0] mul2822531_fu_534_p0;
wire   [62:0] mul244_cast_fu_832_p1;
wire   [31:0] mul2822531_fu_534_p1;
wire   [31:0] mul3092429_fu_538_p0;
wire   [31:0] mul3092429_fu_538_p1;
wire   [31:0] mul3352327_fu_542_p0;
wire   [31:0] mul3352327_fu_542_p1;
reg   [31:0] grp_fu_546_p0;
wire   [63:0] conv46_fu_726_p1;
wire   [63:0] zext_ln30_1_fu_740_p1;
reg   [31:0] grp_fu_546_p1;
wire   [63:0] conv153_fu_731_p1;
wire   [63:0] conv206_fu_744_p1;
wire   [31:0] mul202_fu_550_p0;
wire   [63:0] conv199_fu_748_p1;
wire   [31:0] mul202_fu_550_p1;
wire   [31:0] mul246_fu_554_p0;
wire   [31:0] mul246_fu_554_p1;
wire   [63:0] conv216_fu_754_p1;
wire   [31:0] mul221_fu_558_p0;
wire   [63:0] conv220_fu_764_p1;
wire   [31:0] mul221_fu_558_p1;
wire   [31:0] mul229_fu_562_p0;
wire   [31:0] mul229_fu_562_p1;
wire   [63:0] conv225_fu_770_p1;
wire   [31:0] mul262_fu_566_p0;
wire   [63:0] conv261_fu_801_p1;
wire   [31:0] mul262_fu_566_p1;
wire   [63:0] conv233_fu_790_p1;
wire   [31:0] mul237_fu_570_p0;
wire   [63:0] conv236_fu_812_p1;
wire   [31:0] mul237_fu_570_p1;
wire   [31:0] mul254_fu_574_p0;
wire   [31:0] mul254_fu_574_p1;
wire   [31:0] mul290_fu_578_p0;
wire   [31:0] mul290_fu_578_p1;
wire   [31:0] mul299_fu_582_p0;
wire   [31:0] mul299_fu_582_p1;
wire   [31:0] mul318_fu_586_p0;
wire   [31:0] mul318_fu_586_p1;
wire   [31:0] mul325_fu_590_p0;
wire   [31:0] mul325_fu_590_p1;
wire   [31:0] mul344_fu_594_p0;
wire   [31:0] mul344_fu_594_p1;
wire   [31:0] mul353_fu_598_p0;
wire   [31:0] mul353_fu_598_p1;
wire   [31:0] mul360_fu_602_p0;
wire   [63:0] conv357_fu_886_p1;
wire   [31:0] mul360_fu_602_p1;
wire   [31:0] mul369_fu_606_p0;
wire   [31:0] mul369_fu_606_p1;
reg  signed [31:0] grp_fu_610_p0;
reg   [6:0] grp_fu_610_p1;
wire   [6:0] mul219_fu_616_p1;
wire   [6:0] mul316_fu_621_p1;
wire   [38:0] mul_ln113_fu_626_p0;
wire   [5:0] mul_ln113_fu_626_p1;
wire  signed [31:0] empty_31_fu_670_p0;
wire  signed [31:0] empty_32_fu_710_p0;
wire  signed [31:0] empty_33_fu_714_p0;
wire  signed [31:0] empty_34_fu_718_p0;
wire  signed [31:0] empty_35_fu_722_p0;
wire  signed [31:0] conv153_fu_731_p0;
wire  signed [31:0] conv206_fu_744_p0;
wire  signed [31:0] conv216_fu_754_p0;
wire   [31:0] empty_36_fu_780_p2;
wire   [31:0] empty_37_fu_796_p2;
wire   [31:0] empty_38_fu_807_p2;
wire  signed [31:0] conv266_fu_818_p0;
wire  signed [31:0] arg1_r_5_cast33_fu_827_p0;
wire   [62:0] mul2822531_fu_534_p2;
wire   [62:0] mul3352327_fu_542_p2;
wire   [31:0] empty_39_fu_866_p2;
wire   [31:0] empty_40_fu_876_p2;
wire  signed [31:0] conv364_fu_891_p0;
wire   [63:0] mul202_fu_550_p2;
wire   [63:0] mul237_fu_570_p2;
wire   [63:0] mul221_fu_558_p2;
wire   [63:0] add_ln82_1_fu_905_p2;
wire   [63:0] mul229_fu_562_p2;
wire   [63:0] mul262_fu_566_p2;
wire   [63:0] mul246_fu_554_p2;
wire   [63:0] add_ln87_1_fu_921_p2;
wire   [63:0] mul254_fu_574_p2;
wire   [63:0] mul290_fu_578_p2;
wire   [63:0] mul299_fu_582_p2;
wire   [63:0] add_ln93_1_fu_941_p2;
wire   [63:0] mul5_fu_838_p3;
wire   [63:0] add_ln93_fu_955_p2;
wire   [63:0] mul318_fu_586_p2;
wire   [63:0] mul325_fu_590_p2;
wire   [63:0] add_ln97_fu_972_p2;
wire   [63:0] mul7_fu_858_p3;
wire   [63:0] mul360_fu_602_p2;
wire   [63:0] mul344_fu_594_p2;
wire   [63:0] mul353_fu_598_p2;
wire   [63:0] mul369_fu_606_p2;
wire   [63:0] mul4_fu_1016_p3;
wire   [63:0] add_ln89_1_fu_1051_p2;
wire   [24:0] trunc_ln5_fu_1063_p3;
wire   [63:0] mul6_fu_1023_p3;
wire   [63:0] add_ln100_1_fu_1093_p2;
wire   [63:0] add_ln105_fu_1105_p2;
wire   [25:0] trunc_ln7_fu_1075_p3;
wire   [25:0] trunc_ln8_fu_1082_p3;
wire   [25:0] trunc_ln100_fu_1089_p1;
wire   [25:0] add_ln113_12_fu_1130_p2;
wire   [25:0] add_ln113_11_fu_1124_p2;
wire   [37:0] lshr_ln_fu_1141_p4;
wire   [63:0] zext_ln113_2_fu_1151_p1;
wire   [63:0] add_ln113_fu_1165_p2;
wire   [38:0] lshr_ln113_1_fu_1170_p4;
wire   [63:0] zext_ln113_3_fu_1180_p1;
wire   [63:0] add_ln113_1_fu_1194_p2;
wire   [37:0] lshr_ln113_2_fu_1200_p4;
wire   [63:0] zext_ln113_4_fu_1210_p1;
wire   [63:0] add_ln113_2_fu_1224_p2;
wire   [38:0] lshr_ln113_3_fu_1230_p4;
wire   [63:0] zext_ln113_5_fu_1240_p1;
wire   [63:0] add_ln113_3_fu_1254_p2;
wire   [24:0] trunc_ln_fu_1155_p4;
wire   [24:0] add_ln114_3_fu_1280_p2;
wire   [24:0] add_ln94_1_fu_1070_p2;
wire   [25:0] trunc_ln3_fu_1040_p3;
wire   [25:0] trunc_ln89_fu_1047_p1;
wire   [25:0] trunc_ln113_2_fu_1184_p4;
wire   [25:0] add_ln115_4_fu_1296_p2;
wire   [25:0] add_ln115_3_fu_1291_p2;
wire   [24:0] trunc_ln83_fu_1030_p1;
wire   [24:0] trunc_ln113_3_fu_1214_p4;
wire   [24:0] add_ln116_1_fu_1308_p2;
wire   [24:0] add_ln116_fu_1314_p2;
wire   [25:0] trunc_ln106_fu_1109_p1;
wire   [25:0] trunc_ln113_4_fu_1244_p4;
wire   [25:0] add_ln117_1_fu_1324_p2;
wire   [25:0] add_ln106_1_fu_1113_p2;
wire   [25:0] add_ln117_fu_1330_p2;
wire   [63:0] zext_ln113_6_fu_1369_p1;
wire   [63:0] add_ln113_4_fu_1376_p2;
wire   [38:0] lshr_ln113_5_fu_1382_p4;
wire   [63:0] zext_ln113_7_fu_1392_p1;
wire   [63:0] add_ln113_5_fu_1410_p2;
wire   [37:0] lshr_ln113_6_fu_1416_p4;
wire   [63:0] zext_ln113_8_fu_1426_p1;
wire   [63:0] add_ln113_6_fu_1444_p2;
wire   [38:0] lshr_ln113_7_fu_1450_p4;
wire   [63:0] zext_ln113_9_fu_1460_p1;
wire   [63:0] add_ln113_7_fu_1474_p2;
wire   [37:0] lshr_ln113_8_fu_1480_p4;
wire   [63:0] zext_ln113_10_fu_1490_p1;
wire   [63:0] add_ln113_8_fu_1508_p2;
wire   [24:0] trunc_ln113_fu_1372_p1;
wire   [25:0] trunc_ln113_8_fu_1400_p4;
wire   [25:0] trunc_ln113_1_fu_1396_p1;
wire   [24:0] trunc_ln113_s_fu_1434_p4;
wire   [24:0] trunc_ln113_5_fu_1430_p1;
wire   [25:0] trunc_ln78_fu_1360_p1;
wire   [25:0] trunc_ln113_7_fu_1464_p4;
wire   [25:0] add_ln121_1_fu_1541_p2;
wire   [24:0] trunc_ln113_10_fu_1498_p4;
wire   [24:0] trunc_ln113_9_fu_1494_p1;
wire   [43:0] mul_ln113_fu_626_p2;
wire   [25:0] trunc_ln113_12_fu_1562_p1;
wire   [25:0] add_ln113_9_fu_1566_p2;
wire   [43:0] zext_ln114_fu_1576_p1;
wire   [43:0] add_ln114_fu_1579_p2;
wire   [17:0] tmp_s_fu_1585_p4;
wire   [24:0] zext_ln114_3_fu_1599_p1;
wire   [24:0] add_ln114_1_fu_1603_p2;
wire   [25:0] zext_ln114_2_fu_1595_p1;
wire   [25:0] zext_ln115_fu_1613_p1;
wire   [25:0] add_ln115_fu_1616_p2;
wire   [26:0] zext_ln115_2_fu_1633_p1;
wire   [26:0] zext_ln115_1_fu_1630_p1;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire   [63:0] mul229_fu_562_p00;
wire   [63:0] mul246_fu_554_p00;
wire   [62:0] mul3092429_fu_538_p10;
wire   [63:0] mul318_fu_586_p00;
wire   [63:0] mul318_fu_586_p10;
wire   [62:0] mul3352327_fu_542_p10;
wire   [63:0] mul344_fu_594_p00;
wire   [63:0] mul353_fu_598_p00;
wire   [63:0] mul369_fu_606_p10;
wire   [43:0] mul_ln113_fu_626_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_2_address0),
    .ce0(arr_2_ce0),
    .we0(arr_2_we0),
    .d0(arr_2_d0),
    .q0(arr_2_q0),
    .address1(arr_2_address1),
    .ce1(arr_2_ce1),
    .we1(arr_2_we1),
    .d1(arr_2_d1),
    .q1(arr_2_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_425(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_d0),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln17_1_reg_1763),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_ready),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_ce1),
    .arr_2_q1(arr_2_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out),
    .mul16(mul16_reg_1788),
    .zext_ln23(mul16_reg_1788)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_ready),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_ce1),
    .arr_2_q1(arr_2_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out),
    .zext_ln40(reg_631),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_ready),
    .arr_load_2(arr_load_reg_1869),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out),
    .arg1_r_5_cast(empty_35_reg_1842),
    .arg1_r_6_cast(empty_34_reg_1836),
    .arg1_r_7_cast(empty_33_reg_1830),
    .arg1_r_8_cast(empty_32_reg_1824),
    .arg1_r_9_cast(empty_31_reg_1783),
    .add8122_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out),
    .add8122_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_ready),
    .arr_load_4(arr_load_2_reg_1919),
    .arr_2_load_2(arr_2_load_reg_1914),
    .arr_1_load_2(arr_1_load_reg_1909),
    .arr_load_3(arr_load_1_reg_1904),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out),
    .arg1_r_8_cast(empty_32_reg_1824),
    .arg1_r_6_cast(empty_34_reg_1836),
    .arg1_r_7_cast(empty_33_reg_1830),
    .arg1_r_5_cast(empty_35_reg_1842),
    .arg1_r_4_reload(empty_30_reg_1810),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out),
    .mul157(mul157_reg_1874),
    .add180_121_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out),
    .add180_121_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out_ap_vld),
    .add151_120_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out),
    .add151_120_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out_ap_vld),
    .add131_119_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out),
    .add131_119_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out_ap_vld),
    .add118_118_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add118_118_out),
    .add118_118_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add118_118_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln1_reg_1769),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U107(
    .din0(mul2722633_fu_530_p0),
    .din1(mul2722633_fu_530_p1),
    .dout(mul2722633_fu_530_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U108(
    .din0(mul2822531_fu_534_p0),
    .din1(mul2822531_fu_534_p1),
    .dout(mul2822531_fu_534_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U109(
    .din0(mul3092429_fu_538_p0),
    .din1(mul3092429_fu_538_p1),
    .dout(mul3092429_fu_538_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U110(
    .din0(mul3352327_fu_542_p0),
    .din1(mul3352327_fu_542_p1),
    .dout(mul3352327_fu_542_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(grp_fu_546_p0),
    .din1(grp_fu_546_p1),
    .dout(grp_fu_546_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul202_fu_550_p0),
    .din1(mul202_fu_550_p1),
    .dout(mul202_fu_550_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul246_fu_554_p0),
    .din1(mul246_fu_554_p1),
    .dout(mul246_fu_554_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul221_fu_558_p0),
    .din1(mul221_fu_558_p1),
    .dout(mul221_fu_558_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul229_fu_562_p0),
    .din1(mul229_fu_562_p1),
    .dout(mul229_fu_562_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul262_fu_566_p0),
    .din1(mul262_fu_566_p1),
    .dout(mul262_fu_566_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul237_fu_570_p0),
    .din1(mul237_fu_570_p1),
    .dout(mul237_fu_570_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul254_fu_574_p0),
    .din1(mul254_fu_574_p1),
    .dout(mul254_fu_574_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul290_fu_578_p0),
    .din1(mul290_fu_578_p1),
    .dout(mul290_fu_578_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul299_fu_582_p0),
    .din1(mul299_fu_582_p1),
    .dout(mul299_fu_582_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(mul318_fu_586_p0),
    .din1(mul318_fu_586_p1),
    .dout(mul318_fu_586_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U122(
    .din0(mul325_fu_590_p0),
    .din1(mul325_fu_590_p1),
    .dout(mul325_fu_590_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U123(
    .din0(mul344_fu_594_p0),
    .din1(mul344_fu_594_p1),
    .dout(mul344_fu_594_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U124(
    .din0(mul353_fu_598_p0),
    .din1(mul353_fu_598_p1),
    .dout(mul353_fu_598_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U125(
    .din0(mul360_fu_602_p0),
    .din1(mul360_fu_602_p1),
    .dout(mul360_fu_602_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U126(
    .din0(mul369_fu_606_p0),
    .din1(mul369_fu_606_p1),
    .dout(mul369_fu_606_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U127(
    .din0(grp_fu_610_p0),
    .din1(grp_fu_610_p1),
    .dout(grp_fu_610_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U128(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out),
    .din1(mul219_fu_616_p1),
    .dout(mul219_fu_616_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U129(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out),
    .din1(mul316_fu_621_p1),
    .dout(mul316_fu_621_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U130(
    .din0(mul_ln113_fu_626_p0),
    .din1(mul_ln113_fu_626_p1),
    .dout(mul_ln113_fu_626_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln100_2_reg_2028 <= add_ln100_2_fu_990_p2;
        add_ln105_1_reg_2033 <= add_ln105_1_fu_996_p2;
        add_ln105_2_reg_2038 <= add_ln105_2_fu_1002_p2;
        add_ln77_reg_1958 <= add_ln77_fu_895_p2;
        add_ln82_reg_1968 <= add_ln82_fu_911_p2;
        add_ln87_reg_1978 <= add_ln87_fu_927_p2;
        add_ln94_reg_2008 <= add_ln94_fu_965_p2;
        arr_1_load_reg_1909 <= arr_1_q1;
        arr_2_load_reg_1914 <= arr_2_q0;
        arr_load_1_reg_1904 <= arr_q1;
        arr_load_2_reg_1919 <= arr_q0;
        mul2722633_reg_1936 <= mul2722633_fu_530_p2;
        mul3092429_reg_1941 <= mul3092429_fu_538_p2;
        trunc_ln105_1_reg_2048 <= trunc_ln105_1_fu_1012_p1;
        trunc_ln105_reg_2043 <= trunc_ln105_fu_1008_p1;
        trunc_ln78_1_reg_1963 <= trunc_ln78_1_fu_901_p1;
        trunc_ln83_1_reg_1973 <= trunc_ln83_1_fu_917_p1;
        trunc_ln88_1_reg_1988 <= trunc_ln88_1_fu_937_p1;
        trunc_ln88_reg_1983 <= trunc_ln88_fu_933_p1;
        trunc_ln93_1_reg_1998 <= trunc_ln93_1_fu_951_p1;
        trunc_ln93_reg_1993 <= trunc_ln93_fu_947_p1;
        trunc_ln94_reg_2003 <= trunc_ln94_fu_961_p1;
        trunc_ln98_1_reg_2018 <= trunc_ln98_1_fu_982_p1;
        trunc_ln98_reg_2013 <= trunc_ln98_fu_978_p1;
        trunc_ln99_reg_2023 <= trunc_ln99_fu_986_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln113_10_reg_2053 <= add_ln113_10_fu_1135_p2;
        add_ln114_2_reg_2069 <= add_ln114_2_fu_1285_p2;
        add_ln115_2_reg_2075 <= add_ln115_2_fu_1302_p2;
        lshr_ln113_4_reg_2059 <= {{add_ln113_3_fu_1254_p2[63:26]}};
        trunc_ln113_6_reg_2064 <= {{add_ln113_3_fu_1254_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln118_reg_2090 <= add_ln118_fu_1524_p2;
        add_ln119_reg_2095 <= add_ln119_fu_1529_p2;
        add_ln120_reg_2100 <= add_ln120_fu_1535_p2;
        add_ln121_reg_2105 <= add_ln121_fu_1547_p2;
        add_ln122_reg_2110 <= add_ln122_fu_1552_p2;
        add_ln78_reg_2080 <= add_ln78_fu_1364_p2;
        trunc_ln113_11_reg_2085 <= {{add_ln113_8_fu_1508_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_load_reg_1869 <= arr_q0;
        mul157_reg_1874 <= grp_fu_546_p2;
        mul219_reg_1885 <= mul219_fu_616_p2;
        mul316_reg_1896 <= mul316_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_30_reg_1810 <= empty_30_fu_694_p1;
        empty_32_reg_1824 <= empty_32_fu_710_p1;
        empty_33_reg_1830 <= empty_33_fu_714_p1;
        empty_34_reg_1836 <= empty_34_fu_718_p1;
        empty_35_reg_1842 <= empty_35_fu_722_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_31_reg_1783 <= empty_31_fu_670_p1;
        mul16_reg_1788 <= grp_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state14) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_done == 1'b1)))) begin
        reg_631 <= grp_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_reg_2115 <= add_ln115_fu_1616_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln17_1_reg_1763 <= {{arg1[63:2]}};
        trunc_ln1_reg_1769 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state20_on_subcall_done)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = arr_1_addr_1_reg_1891;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_address1 = arr_1_addr_reg_1858;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_d0 = add_ln106_fu_1117_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = add_ln94_fu_965_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_address0;
    end else begin
        arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_2_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_address1;
    end else begin
        arr_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_ce0;
    end else begin
        arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_ce1;
    end else begin
        arr_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_d0 = add_ln83_fu_1034_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_d0;
    end else begin
        arr_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_2_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_d1 = add_ln100_fu_1099_p2;
    end else begin
        arr_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
        arr_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_2_we0;
    end else begin
        arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_2_we1 = 1'b1;
    end else begin
        arr_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address0 = arr_addr_1_reg_1848;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_address1 = arr_addr_reg_1853;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_d0 = add_ln89_fu_1056_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_d1 = add_ln78_reg_2080;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_546_p0 = zext_ln30_1_fu_740_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_546_p0 = conv46_fu_726_p1;
    end else begin
        grp_fu_546_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_546_p1 = conv206_fu_744_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_546_p1 = conv153_fu_731_p1;
    end else begin
        grp_fu_546_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_610_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_610_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_610_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out;
    end else begin
        grp_fu_610_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_610_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_610_p1 = 32'd38;
    end else begin
        grp_fu_610_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_656_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWADDR = sext_ln126_fu_1663_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out1_w_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out1_w_address1 = 64'd3;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d0 = zext_ln122_fu_1659_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d0 = zext_ln120_fu_1651_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d0 = zext_ln118_fu_1643_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d0 = zext_ln114_1_fu_1608_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out1_w_d0 = zext_ln117_fu_1336_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d1 = zext_ln121_fu_1655_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d1 = zext_ln119_fu_1647_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d1 = add_ln115_1_fu_1636_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d1 = zext_ln113_1_fu_1571_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        out1_w_d1 = zext_ln116_fu_1319_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1093_p2 = (arr_2_q0 + mul6_fu_1023_p3);

assign add_ln100_2_fu_990_p2 = (mul7_fu_858_p3 + add_ln97_fu_972_p2);

assign add_ln100_fu_1099_p2 = (add_ln100_2_reg_2028 + add_ln100_1_fu_1093_p2);

assign add_ln105_1_fu_996_p2 = (mul360_fu_602_p2 + mul344_fu_594_p2);

assign add_ln105_2_fu_1002_p2 = (mul353_fu_598_p2 + mul369_fu_606_p2);

assign add_ln105_fu_1105_p2 = (add_ln105_2_reg_2038 + add_ln105_1_reg_2033);

assign add_ln106_1_fu_1113_p2 = (trunc_ln105_1_reg_2048 + trunc_ln105_reg_2043);

assign add_ln106_fu_1117_p2 = (arr_1_q1 + add_ln105_fu_1105_p2);

assign add_ln113_10_fu_1135_p2 = (add_ln113_12_fu_1130_p2 + add_ln113_11_fu_1124_p2);

assign add_ln113_11_fu_1124_p2 = (trunc_ln7_fu_1075_p3 + trunc_ln8_fu_1082_p3);

assign add_ln113_12_fu_1130_p2 = (trunc_ln98_1_reg_2018 + trunc_ln100_fu_1089_p1);

assign add_ln113_1_fu_1194_p2 = (zext_ln113_3_fu_1180_p1 + add_ln89_fu_1056_p2);

assign add_ln113_2_fu_1224_p2 = (zext_ln113_4_fu_1210_p1 + add_ln83_fu_1034_p2);

assign add_ln113_3_fu_1254_p2 = (zext_ln113_5_fu_1240_p1 + add_ln106_fu_1117_p2);

assign add_ln113_4_fu_1376_p2 = (zext_ln113_6_fu_1369_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out);

assign add_ln113_5_fu_1410_p2 = (zext_ln113_7_fu_1392_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out);

assign add_ln113_6_fu_1444_p2 = (zext_ln113_8_fu_1426_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out);

assign add_ln113_7_fu_1474_p2 = (zext_ln113_9_fu_1460_p1 + add_ln78_fu_1364_p2);

assign add_ln113_8_fu_1508_p2 = (zext_ln113_10_fu_1490_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out);

assign add_ln113_9_fu_1566_p2 = (trunc_ln113_12_fu_1562_p1 + add_ln113_10_reg_2053);

assign add_ln113_fu_1165_p2 = (zext_ln113_2_fu_1151_p1 + add_ln94_reg_2008);

assign add_ln114_1_fu_1603_p2 = (zext_ln114_3_fu_1599_p1 + add_ln114_2_reg_2069);

assign add_ln114_2_fu_1285_p2 = (add_ln114_3_fu_1280_p2 + add_ln94_1_fu_1070_p2);

assign add_ln114_3_fu_1280_p2 = (trunc_ln94_reg_2003 + trunc_ln_fu_1155_p4);

assign add_ln114_fu_1579_p2 = (mul_ln113_fu_626_p2 + zext_ln114_fu_1576_p1);

assign add_ln115_1_fu_1636_p2 = (zext_ln115_2_fu_1633_p1 + zext_ln115_1_fu_1630_p1);

assign add_ln115_2_fu_1302_p2 = (add_ln115_4_fu_1296_p2 + add_ln115_3_fu_1291_p2);

assign add_ln115_3_fu_1291_p2 = (trunc_ln88_1_reg_1988 + trunc_ln3_fu_1040_p3);

assign add_ln115_4_fu_1296_p2 = (trunc_ln89_fu_1047_p1 + trunc_ln113_2_fu_1184_p4);

assign add_ln115_fu_1616_p2 = (zext_ln114_2_fu_1595_p1 + zext_ln115_fu_1613_p1);

assign add_ln116_1_fu_1308_p2 = (trunc_ln83_fu_1030_p1 + trunc_ln113_3_fu_1214_p4);

assign add_ln116_fu_1314_p2 = (add_ln116_1_fu_1308_p2 + trunc_ln83_1_reg_1973);

assign add_ln117_1_fu_1324_p2 = (trunc_ln106_fu_1109_p1 + trunc_ln113_4_fu_1244_p4);

assign add_ln117_fu_1330_p2 = (add_ln117_1_fu_1324_p2 + add_ln106_1_fu_1113_p2);

assign add_ln118_fu_1524_p2 = (trunc_ln113_6_reg_2064 + trunc_ln113_fu_1372_p1);

assign add_ln119_fu_1529_p2 = (trunc_ln113_8_fu_1400_p4 + trunc_ln113_1_fu_1396_p1);

assign add_ln120_fu_1535_p2 = (trunc_ln113_s_fu_1434_p4 + trunc_ln113_5_fu_1430_p1);

assign add_ln121_1_fu_1541_p2 = (trunc_ln78_fu_1360_p1 + trunc_ln113_7_fu_1464_p4);

assign add_ln121_fu_1547_p2 = (add_ln121_1_fu_1541_p2 + trunc_ln78_1_reg_1963);

assign add_ln122_fu_1552_p2 = (trunc_ln113_10_fu_1498_p4 + trunc_ln113_9_fu_1494_p1);

assign add_ln77_fu_895_p2 = (grp_fu_546_p2 + mul202_fu_550_p2);

assign add_ln78_fu_1364_p2 = (add_ln77_reg_1958 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add118_118_out);

assign add_ln82_1_fu_905_p2 = (mul237_fu_570_p2 + mul221_fu_558_p2);

assign add_ln82_fu_911_p2 = (add_ln82_1_fu_905_p2 + mul229_fu_562_p2);

assign add_ln83_fu_1034_p2 = (arr_2_q1 + add_ln82_reg_1968);

assign add_ln87_1_fu_921_p2 = (mul262_fu_566_p2 + mul246_fu_554_p2);

assign add_ln87_fu_927_p2 = (add_ln87_1_fu_921_p2 + mul254_fu_574_p2);

assign add_ln89_1_fu_1051_p2 = (add_ln87_reg_1978 + mul4_fu_1016_p3);

assign add_ln89_fu_1056_p2 = (add_ln89_1_fu_1051_p2 + arr_q1);

assign add_ln93_1_fu_941_p2 = (mul290_fu_578_p2 + mul299_fu_582_p2);

assign add_ln93_fu_955_p2 = (add_ln93_1_fu_941_p2 + mul5_fu_838_p3);

assign add_ln94_1_fu_1070_p2 = (trunc_ln93_1_reg_1998 + trunc_ln5_fu_1063_p3);

assign add_ln94_fu_965_p2 = (arr_1_q0 + add_ln93_fu_955_p2);

assign add_ln97_fu_972_p2 = (mul318_fu_586_p2 + mul325_fu_590_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state20_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arg1_r_5_cast33_fu_827_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out;

assign arg1_r_5_cast33_fu_827_p1 = $unsigned(arg1_r_5_cast33_fu_827_p0);

assign arr_1_addr_1_reg_1891 = 64'd2;

assign arr_1_addr_reg_1858 = 64'd0;

assign arr_addr_1_reg_1848 = 64'd3;

assign arr_addr_reg_1853 = 64'd0;

assign conv153_fu_731_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out;

assign conv153_fu_731_p1 = $unsigned(conv153_fu_731_p0);

assign conv199_fu_748_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out;

assign conv206_fu_744_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out;

assign conv206_fu_744_p1 = $unsigned(conv206_fu_744_p0);

assign conv216_fu_754_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out;

assign conv216_fu_754_p1 = $unsigned(conv216_fu_754_p0);

assign conv220_fu_764_p1 = mul219_reg_1885;

assign conv225_fu_770_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_out;

assign conv233_fu_790_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out;

assign conv236_fu_812_p1 = empty_38_fu_807_p2;

assign conv261_fu_801_p1 = empty_37_fu_796_p2;

assign conv266_fu_818_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out;

assign conv357_fu_886_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out;

assign conv364_fu_891_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out;

assign conv46_fu_726_p1 = reg_631;

assign empty_30_fu_694_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out[30:0];

assign empty_31_fu_670_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_9_out;

assign empty_31_fu_670_p1 = empty_31_fu_670_p0[30:0];

assign empty_32_fu_710_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_8_out;

assign empty_32_fu_710_p1 = empty_32_fu_710_p0[30:0];

assign empty_33_fu_714_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_7_out;

assign empty_33_fu_714_p1 = empty_33_fu_714_p0[30:0];

assign empty_34_fu_718_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_6_out;

assign empty_34_fu_718_p1 = empty_34_fu_718_p0[30:0];

assign empty_35_fu_722_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_5_out;

assign empty_35_fu_722_p1 = empty_35_fu_722_p0[30:0];

assign empty_36_fu_780_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out << 32'd1;

assign empty_37_fu_796_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_1_out << 32'd1;

assign empty_38_fu_807_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_2_out << 32'd1;

assign empty_39_fu_866_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out << 32'd1;

assign empty_40_fu_876_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_522_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_449_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_466_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_ap_start_reg;

assign lshr_ln113_1_fu_1170_p4 = {{add_ln113_fu_1165_p2[63:25]}};

assign lshr_ln113_2_fu_1200_p4 = {{add_ln113_1_fu_1194_p2[63:26]}};

assign lshr_ln113_3_fu_1230_p4 = {{add_ln113_2_fu_1224_p2[63:25]}};

assign lshr_ln113_5_fu_1382_p4 = {{add_ln113_4_fu_1376_p2[63:25]}};

assign lshr_ln113_6_fu_1416_p4 = {{add_ln113_5_fu_1410_p2[63:26]}};

assign lshr_ln113_7_fu_1450_p4 = {{add_ln113_6_fu_1444_p2[63:25]}};

assign lshr_ln113_8_fu_1480_p4 = {{add_ln113_7_fu_1474_p2[63:26]}};

assign lshr_ln_fu_1141_p4 = {{add_ln100_fu_1099_p2[63:26]}};

assign mul202_fu_550_p0 = conv199_fu_748_p1;

assign mul202_fu_550_p1 = conv199_fu_748_p1;

assign mul219_cast_fu_822_p1 = mul219_reg_1885;

assign mul219_fu_616_p1 = 32'd38;

assign mul221_fu_558_p0 = conv220_fu_764_p1;

assign mul221_fu_558_p1 = conv216_fu_754_p1;

assign mul229_fu_562_p0 = mul229_fu_562_p00;

assign mul229_fu_562_p00 = empty_36_fu_780_p2;

assign mul229_fu_562_p1 = conv225_fu_770_p1;

assign mul237_fu_570_p0 = conv236_fu_812_p1;

assign mul237_fu_570_p1 = conv233_fu_790_p1;

assign mul244_cast_fu_832_p1 = reg_631;

assign mul246_fu_554_p0 = mul246_fu_554_p00;

assign mul246_fu_554_p00 = reg_631;

assign mul246_fu_554_p1 = conv216_fu_754_p1;

assign mul254_fu_574_p0 = conv236_fu_812_p1;

assign mul254_fu_574_p1 = conv225_fu_770_p1;

assign mul262_fu_566_p0 = conv261_fu_801_p1;

assign mul262_fu_566_p1 = conv233_fu_790_p1;

assign mul2722633_fu_530_p0 = mul219_cast_fu_822_p1;

assign mul2722633_fu_530_p1 = arg1_r_5_cast33_fu_827_p1;

assign mul2822531_fu_534_p0 = mul244_cast_fu_832_p1;

assign mul2822531_fu_534_p1 = arg1_r_5_cast33_fu_827_p1;

assign mul290_fu_578_p0 = conv261_fu_801_p1;

assign mul290_fu_578_p1 = conv225_fu_770_p1;

assign mul299_fu_582_p0 = conv220_fu_764_p1;

assign mul299_fu_582_p1 = conv199_fu_748_p1;

assign mul3092429_fu_538_p0 = mul244_cast_fu_832_p1;

assign mul3092429_fu_538_p1 = mul3092429_fu_538_p10;

assign mul3092429_fu_538_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_4_out;

assign mul316_fu_621_p1 = 32'd38;

assign mul318_fu_586_p0 = mul318_fu_586_p00;

assign mul318_fu_586_p00 = mul316_reg_1896;

assign mul318_fu_586_p1 = mul318_fu_586_p10;

assign mul318_fu_586_p10 = $unsigned(conv266_fu_818_p0);

assign mul325_fu_590_p0 = conv225_fu_770_p1;

assign mul325_fu_590_p1 = conv225_fu_770_p1;

assign mul3352327_fu_542_p0 = mul219_cast_fu_822_p1;

assign mul3352327_fu_542_p1 = mul3352327_fu_542_p10;

assign mul3352327_fu_542_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_432_arg1_r_3_out;

assign mul344_fu_594_p0 = mul344_fu_594_p00;

assign mul344_fu_594_p00 = empty_39_fu_866_p2;

assign mul344_fu_594_p1 = conv225_fu_770_p1;

assign mul353_fu_598_p0 = mul353_fu_598_p00;

assign mul353_fu_598_p00 = empty_40_fu_876_p2;

assign mul353_fu_598_p1 = conv233_fu_790_p1;

assign mul360_fu_602_p0 = conv357_fu_886_p1;

assign mul360_fu_602_p1 = conv357_fu_886_p1;

assign mul369_fu_606_p0 = conv220_fu_764_p1;

assign mul369_fu_606_p1 = mul369_fu_606_p10;

assign mul369_fu_606_p10 = $unsigned(conv364_fu_891_p0);

assign mul4_fu_1016_p3 = {{mul2722633_reg_1936}, {1'd0}};

assign mul5_fu_838_p3 = {{mul2822531_fu_534_p2}, {1'd0}};

assign mul6_fu_1023_p3 = {{mul3092429_reg_1941}, {1'd0}};

assign mul7_fu_858_p3 = {{mul3352327_fu_542_p2}, {1'd0}};

assign mul_ln113_fu_626_p0 = mul_ln113_fu_626_p00;

assign mul_ln113_fu_626_p00 = trunc_ln113_11_reg_2085;

assign mul_ln113_fu_626_p1 = 44'd19;

assign sext_ln126_fu_1663_p1 = $signed(trunc_ln1_reg_1769);

assign sext_ln17_fu_656_p1 = $signed(trunc_ln17_1_reg_1763);

assign tmp_s_fu_1585_p4 = {{add_ln114_fu_1579_p2[43:26]}};

assign trunc_ln100_fu_1089_p1 = arr_2_q0[25:0];

assign trunc_ln105_1_fu_1012_p1 = add_ln105_2_fu_1002_p2[25:0];

assign trunc_ln105_fu_1008_p1 = add_ln105_1_fu_996_p2[25:0];

assign trunc_ln106_fu_1109_p1 = arr_1_q1[25:0];

assign trunc_ln113_10_fu_1498_p4 = {{add_ln113_7_fu_1474_p2[50:26]}};

assign trunc_ln113_12_fu_1562_p1 = mul_ln113_fu_626_p2[25:0];

assign trunc_ln113_1_fu_1396_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add151_120_out[25:0];

assign trunc_ln113_2_fu_1184_p4 = {{add_ln113_fu_1165_p2[50:25]}};

assign trunc_ln113_3_fu_1214_p4 = {{add_ln113_1_fu_1194_p2[50:26]}};

assign trunc_ln113_4_fu_1244_p4 = {{add_ln113_2_fu_1224_p2[50:25]}};

assign trunc_ln113_5_fu_1430_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add131_119_out[24:0];

assign trunc_ln113_7_fu_1464_p4 = {{add_ln113_6_fu_1444_p2[50:25]}};

assign trunc_ln113_8_fu_1400_p4 = {{add_ln113_4_fu_1376_p2[50:25]}};

assign trunc_ln113_9_fu_1494_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_480_add8122_out[24:0];

assign trunc_ln113_fu_1372_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add180_121_out[24:0];

assign trunc_ln113_s_fu_1434_p4 = {{add_ln113_5_fu_1410_p2[50:26]}};

assign trunc_ln3_fu_1040_p3 = {{trunc_ln88_reg_1983}, {1'd0}};

assign trunc_ln5_fu_1063_p3 = {{trunc_ln93_reg_1993}, {1'd0}};

assign trunc_ln78_1_fu_901_p1 = add_ln77_fu_895_p2[25:0];

assign trunc_ln78_fu_1360_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_496_add118_118_out[25:0];

assign trunc_ln7_fu_1075_p3 = {{trunc_ln98_reg_2013}, {1'd0}};

assign trunc_ln83_1_fu_917_p1 = add_ln82_fu_911_p2[24:0];

assign trunc_ln83_fu_1030_p1 = arr_2_q1[24:0];

assign trunc_ln88_1_fu_937_p1 = add_ln87_fu_927_p2[25:0];

assign trunc_ln88_fu_933_p1 = mul2722633_fu_530_p2[24:0];

assign trunc_ln89_fu_1047_p1 = arr_q1[25:0];

assign trunc_ln8_fu_1082_p3 = {{trunc_ln99_reg_2023}, {1'd0}};

assign trunc_ln93_1_fu_951_p1 = add_ln93_1_fu_941_p2[24:0];

assign trunc_ln93_fu_947_p1 = mul2822531_fu_534_p2[23:0];

assign trunc_ln94_fu_961_p1 = arr_1_q0[24:0];

assign trunc_ln98_1_fu_982_p1 = add_ln97_fu_972_p2[25:0];

assign trunc_ln98_fu_978_p1 = mul3092429_fu_538_p2[24:0];

assign trunc_ln99_fu_986_p1 = mul3352327_fu_542_p2[24:0];

assign trunc_ln_fu_1155_p4 = {{add_ln100_fu_1099_p2[50:26]}};

assign zext_ln113_10_fu_1490_p1 = lshr_ln113_8_fu_1480_p4;

assign zext_ln113_1_fu_1571_p1 = add_ln113_9_fu_1566_p2;

assign zext_ln113_2_fu_1151_p1 = lshr_ln_fu_1141_p4;

assign zext_ln113_3_fu_1180_p1 = lshr_ln113_1_fu_1170_p4;

assign zext_ln113_4_fu_1210_p1 = lshr_ln113_2_fu_1200_p4;

assign zext_ln113_5_fu_1240_p1 = lshr_ln113_3_fu_1230_p4;

assign zext_ln113_6_fu_1369_p1 = lshr_ln113_4_reg_2059;

assign zext_ln113_7_fu_1392_p1 = lshr_ln113_5_fu_1382_p4;

assign zext_ln113_8_fu_1426_p1 = lshr_ln113_6_fu_1416_p4;

assign zext_ln113_9_fu_1460_p1 = lshr_ln113_7_fu_1450_p4;

assign zext_ln114_1_fu_1608_p1 = add_ln114_1_fu_1603_p2;

assign zext_ln114_2_fu_1595_p1 = tmp_s_fu_1585_p4;

assign zext_ln114_3_fu_1599_p1 = tmp_s_fu_1585_p4;

assign zext_ln114_fu_1576_p1 = add_ln113_10_reg_2053;

assign zext_ln115_1_fu_1630_p1 = tmp_reg_2115;

assign zext_ln115_2_fu_1633_p1 = add_ln115_2_reg_2075;

assign zext_ln115_fu_1613_p1 = add_ln114_2_reg_2069;

assign zext_ln116_fu_1319_p1 = add_ln116_fu_1314_p2;

assign zext_ln117_fu_1336_p1 = add_ln117_fu_1330_p2;

assign zext_ln118_fu_1643_p1 = add_ln118_reg_2090;

assign zext_ln119_fu_1647_p1 = add_ln119_reg_2095;

assign zext_ln120_fu_1651_p1 = add_ln120_reg_2100;

assign zext_ln121_fu_1655_p1 = add_ln121_reg_2105;

assign zext_ln122_fu_1659_p1 = add_ln122_reg_2110;

assign zext_ln30_1_fu_740_p1 = mul16_reg_1788;

endmodule //fiat_25519_carry_square
