$date
	Tue Dec 27 20:31:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_4_1_tb $end
$var wire 2 ! Y [1:0] $end
$var reg 2 " D0 [1:0] $end
$var reg 2 # D1 [1:0] $end
$var reg 2 $ D2 [1:0] $end
$var reg 2 % D3 [1:0] $end
$var reg 2 & S [1:0] $end
$scope module uut $end
$var wire 2 ' D0 [1:0] $end
$var wire 2 ( D1 [1:0] $end
$var wire 2 ) D2 [1:0] $end
$var wire 2 * D3 [1:0] $end
$var wire 2 + S [1:0] $end
$var wire 2 , Y [1:0] $end
$var reg 2 - R [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b11 *
b10 )
b1 (
b0 '
b0 &
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#20
b1 !
b1 ,
b1 -
b1 &
b1 +
#40
b11 !
b11 ,
b11 -
b11 &
b11 +
#60
b10 !
b10 ,
b10 -
b10 &
b10 +
#80
