<stg><name>xf_pyrdown_gaussian_</name>


<trans_list>

<trans id="1158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="11" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="121" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="122" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
:0  %row_ind_4_V = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_4_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
:1  %row_ind_4_V_1 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_4_V_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
:2  %row_ind_4_V_2 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_4_V_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="32">
<![CDATA[
:3  %row_ind_4_V_3 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_4_V_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="32">
<![CDATA[
:4  %row_ind_4_V_4 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_4_V_4"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_mat_A_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_mat_B_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %p_out_mat_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %img_width_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %img_width)

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %img_height_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %img_height)

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:10  %buf_A_0_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_A_0_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:11  %buf_A_1_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_A_1_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
:12  %buf_A_2_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_A_2_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
:13  %buf_A_3_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_A_3_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
:14  %buf_A_4_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_A_4_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
:15  %buf_B_0_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_B_0_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
:16  %buf_B_1_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_B_1_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:17  %buf_B_2_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_B_2_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:18  %buf_B_3_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_B_3_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
:19  %buf_B_4_V = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_B_4_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecMemCore([640 x i8]* %buf_A_0_V, [640 x i8]* %buf_A_1_V, [640 x i8]* %buf_A_2_V, [640 x i8]* %buf_A_3_V, [640 x i8]* %buf_A_4_V, [1 x i8]* @p_str, [13 x i8]* @p_str21, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln362"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecMemCore([640 x i8]* %buf_B_0_V, [640 x i8]* %buf_B_1_V, [640 x i8]* %buf_B_2_V, [640 x i8]* %buf_B_3_V, [640 x i8]* %buf_B_4_V, [1 x i8]* @p_str, [13 x i8]* @p_str21, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln366"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
branch0:0  %i_op_assign = phi i3 [ 0, %0 ], [ %init_row_ind, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13">
<![CDATA[
branch0:1  %row_ind_4_V_load = load i13* %row_ind_4_V

]]></Node>
<StgValue><ssdm name="row_ind_4_V_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13">
<![CDATA[
branch0:2  %row_ind_4_V_1_load = load i13* %row_ind_4_V_1

]]></Node>
<StgValue><ssdm name="row_ind_4_V_1_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13">
<![CDATA[
branch0:3  %row_ind_4_V_2_load = load i13* %row_ind_4_V_2

]]></Node>
<StgValue><ssdm name="row_ind_4_V_2_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13">
<![CDATA[
branch0:4  %row_ind_4_V_3_load = load i13* %row_ind_4_V_3

]]></Node>
<StgValue><ssdm name="row_ind_4_V_3_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13">
<![CDATA[
branch0:5  %row_ind_4_V_4_load = load i13* %row_ind_4_V_4

]]></Node>
<StgValue><ssdm name="row_ind_4_V_4_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0:6  %icmp_ln370 = icmp eq i3 %i_op_assign, -3

]]></Node>
<StgValue><ssdm name="icmp_ln370"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0:8  %init_row_ind = add i3 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:9  br i1 %icmp_ln370, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17, label %1

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="3">
<![CDATA[
:0  %row_ind_0_V_2 = zext i3 %i_op_assign to i13

]]></Node>
<StgValue><ssdm name="row_ind_0_V_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:1  switch i3 %i_op_assign, label %branch4 [
    i3 0, label %.branch0.backedge_crit_edge
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name="switch_ln373"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch3:0  store i13 %row_ind_0_V_2, i13* %row_ind_4_V_3

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch2:0  store i13 %row_ind_0_V_2, i13* %row_ind_4_V_2

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch1:0  store i13 %row_ind_0_V_2, i13* %row_ind_4_V_1

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
.branch0.backedge_crit_edge:0  store i13 %row_ind_0_V_2, i13* %row_ind_4_V

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.branch0.backedge_crit_edge:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="!0"/>
<literal name="i_op_assign" val="!1"/>
<literal name="i_op_assign" val="!2"/>
<literal name="i_op_assign" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch4:0  store i13 %row_ind_0_V_2, i13* %row_ind_4_V_4

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
<literal name="i_op_assign" val="!0"/>
<literal name="i_op_assign" val="!1"/>
<literal name="i_op_assign" val="!2"/>
<literal name="i_op_assign" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
branch0.backedge:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17:0  %init_buf = zext i13 %row_ind_4_V_2_load to i32

]]></Node>
<StgValue><ssdm name="init_buf"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17:1  %zext_ln887 = zext i13 %row_ind_4_V_4_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17:2  %sext_ln887 = sext i11 %img_width_read to i14

]]></Node>
<StgValue><ssdm name="sext_ln887"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_op_assign_1 = phi i32 [ %init_buf, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17 ], [ %init_buf_1, %read_lines_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln887 = icmp slt i32 %i_op_assign_1, %zext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln887, label %read_lines_begin, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_lines_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln378"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read_lines_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
read_lines_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 5, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln379"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="32">
<![CDATA[
read_lines_begin:3  %trunc_ln321 = trunc i32 %i_op_assign_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
read_lines_begin:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="13">
<![CDATA[
.preheader.preheader:0  %trunc_ln321_1 = trunc i13 %row_ind_4_V_2_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i13 [ 0, %read_lines_begin ], [ %col_V_1, %hls_label_14_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="13">
<![CDATA[
:1  %zext_ln887_1 = zext i13 %t_V to i14

]]></Node>
<StgValue><ssdm name="zext_ln887_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %icmp_ln887_1 = icmp ult i14 %zext_ln887_1, %sext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %col_V_1 = add i13 %t_V, 1

]]></Node>
<StgValue><ssdm name="col_V_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_1, label %hls_label_14_begin, label %read_lines_end

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14_begin:0  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
hls_label_14_begin:16  switch i3 %trunc_ln321, label %branch14 [
    i3 0, label %branch10
    i3 1, label %branch11
    i3 2, label %branch12
    i3 3, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln385"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_14_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 642, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln382"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_14_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln384"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="13">
<![CDATA[
hls_label_14_begin:3  %zext_ln544_1 = zext i13 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_14_begin:4  %tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_A_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:5  %buf_A_0_V_addr = getelementptr [640 x i8]* %buf_A_0_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_A_0_V_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:6  %buf_A_1_V_addr = getelementptr [640 x i8]* %buf_A_1_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_A_1_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:7  %buf_A_2_V_addr = getelementptr [640 x i8]* %buf_A_2_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_A_2_V_addr"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:8  %buf_A_3_V_addr = getelementptr [640 x i8]* %buf_A_3_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_A_3_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:9  %buf_A_4_V_addr = getelementptr [640 x i8]* %buf_A_4_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_A_4_V_addr"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_14_begin:10  %tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_B_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:11  %buf_B_0_V_addr = getelementptr [640 x i8]* %buf_B_0_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_B_0_V_addr"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:12  %buf_B_1_V_addr = getelementptr [640 x i8]* %buf_B_1_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_B_1_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:13  %buf_B_2_V_addr = getelementptr [640 x i8]* %buf_B_2_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_B_2_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:14  %buf_B_3_V_addr = getelementptr [640 x i8]* %buf_B_3_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_B_3_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:15  %buf_B_4_V_addr = getelementptr [640 x i8]* %buf_B_4_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_B_4_V_addr"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %tmp_V, i8* %buf_A_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:1  store i8 %tmp_V_1, i8* %buf_B_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %tmp_V, i8* %buf_A_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:1  store i8 %tmp_V_1, i8* %buf_B_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %tmp_V, i8* %buf_A_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:1  store i8 %tmp_V_1, i8* %buf_B_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %tmp_V, i8* %buf_A_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:1  store i8 %tmp_V_1, i8* %buf_B_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="!0"/>
<literal name="trunc_ln321" val="!1"/>
<literal name="trunc_ln321" val="!2"/>
<literal name="trunc_ln321" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %tmp_V, i8* %buf_A_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="!0"/>
<literal name="trunc_ln321" val="!1"/>
<literal name="trunc_ln321" val="!2"/>
<literal name="trunc_ln321" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:1  store i8 %tmp_V_1, i8* %buf_B_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="!0"/>
<literal name="trunc_ln321" val="!1"/>
<literal name="trunc_ln321" val="!2"/>
<literal name="trunc_ln321" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read_lines_end:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str23, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_lines_end:1  %init_buf_1 = add nsw i32 %i_op_assign_1, 1

]]></Node>
<StgValue><ssdm name="init_buf_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
read_lines_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader:0  %t_V_1 = phi i13 [ %col_V, %hls_label_15 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="13">
<![CDATA[
.preheader:1  %zext_ln887_2 = zext i13 %t_V_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln887_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:2  %icmp_ln887_2 = icmp ult i14 %zext_ln887_2, %sext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %col_V = add i13 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln887_2, label %hls_label_15, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="13">
<![CDATA[
hls_label_15:2  %zext_ln544 = zext i13 %t_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:3  %buf_A_0_V_addr_1 = getelementptr [640 x i8]* %buf_A_0_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_A_0_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:4  %buf_A_0_V_load = load i8* %buf_A_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_A_0_V_load"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:5  %buf_A_1_V_addr_1 = getelementptr [640 x i8]* %buf_A_1_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_A_1_V_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:6  %buf_A_1_V_load = load i8* %buf_A_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_A_1_V_load"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:7  %buf_A_2_V_addr_3 = getelementptr [640 x i8]* %buf_A_2_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_A_2_V_addr_3"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:8  %buf_A_2_V_load = load i8* %buf_A_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_A_2_V_load"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:9  %buf_A_3_V_addr_3 = getelementptr [640 x i8]* %buf_A_3_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_A_3_V_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:10  %buf_A_3_V_load = load i8* %buf_A_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_A_3_V_load"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:11  %buf_A_4_V_addr_3 = getelementptr [640 x i8]* %buf_A_4_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_A_4_V_addr_3"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:12  %buf_A_4_V_load = load i8* %buf_A_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_A_4_V_load"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:15  %buf_B_0_V_addr_1 = getelementptr [640 x i8]* %buf_B_0_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_B_0_V_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:16  %buf_B_0_V_load = load i8* %buf_B_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_B_0_V_load"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:17  %buf_B_1_V_addr_1 = getelementptr [640 x i8]* %buf_B_1_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_B_1_V_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:18  %buf_B_1_V_load = load i8* %buf_B_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_B_1_V_load"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:19  %buf_B_2_V_addr_3 = getelementptr [640 x i8]* %buf_B_2_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_B_2_V_addr_3"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:20  %buf_B_2_V_load = load i8* %buf_B_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_B_2_V_load"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:21  %buf_B_3_V_addr_3 = getelementptr [640 x i8]* %buf_B_3_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_B_3_V_addr_3"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:22  %buf_B_3_V_load = load i8* %buf_B_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_B_3_V_load"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:23  %buf_B_4_V_addr_3 = getelementptr [640 x i8]* %buf_B_4_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_B_4_V_addr_3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:24  %buf_B_4_V_load = load i8* %buf_B_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_B_4_V_load"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:0  %buf_cop_A_0_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_7"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:1  %buf_cop_A_0_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_8"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:2  %buf_cop_A_0_V_9 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_9"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:3  %buf_cop_A_0_V_10 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_10"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:4  %buf_cop_A_1_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_7"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:5  %buf_cop_A_1_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_8"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:6  %buf_cop_A_1_V_9 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_9"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:7  %buf_cop_A_1_V_10 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_10"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:8  %buf_cop_A_2_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_7"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:9  %buf_cop_A_2_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_8"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:10  %buf_cop_A_2_V_9 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_9"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:11  %buf_cop_A_2_V_10 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_10"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:12  %buf_cop_A_3_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_7"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:13  %buf_cop_A_3_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_8"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:14  %buf_cop_A_3_V_9 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_9"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:15  %buf_cop_A_3_V_10 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_10"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:16  %buf_cop_A_4_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_7"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:17  %buf_cop_A_4_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_8"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:18  %buf_cop_A_4_V_9 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_9"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:19  %buf_cop_A_4_V_10 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_10"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:20  %buf_cop_B_0_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_5"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:21  %buf_cop_B_0_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_6"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:22  %buf_cop_B_0_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_7"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:23  %buf_cop_B_0_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_8"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:24  %buf_cop_B_4_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_5"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:25  %buf_cop_B_1_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_5"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:26  %buf_cop_B_1_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_6"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:27  %buf_cop_B_1_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_7"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:28  %buf_cop_B_1_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_8"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:29  %buf_cop_B_4_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_6"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:30  %buf_cop_B_2_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_5"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:31  %buf_cop_B_2_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_6"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:32  %buf_cop_B_2_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_7"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:33  %buf_cop_B_2_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_8"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:34  %buf_cop_B_4_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_7"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:35  %buf_cop_B_3_V_5 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_5"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:36  %buf_cop_B_3_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_6"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:37  %buf_cop_B_3_V_7 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_7"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:38  %buf_cop_B_3_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_8"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:39  %buf_cop_B_4_V_8 = alloca i8

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_8"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:40  %sext_ln1353 = sext i10 %img_height_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1353"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:41  %ret_V = add i11 %sext_ln1353, 2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:42  %sext_ln1353_1 = sext i11 %ret_V to i14

]]></Node>
<StgValue><ssdm name="sext_ln1353_1"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:43  %sext_ln256 = sext i11 %img_width_read to i12

]]></Node>
<StgValue><ssdm name="sext_ln256"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:44  %add_ln256 = add i12 %sext_ln256, 2

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="12">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:45  %sext_ln256_1 = sext i12 %add_ln256 to i14

]]></Node>
<StgValue><ssdm name="sext_ln256_1"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:46  %add_ln276 = add i11 %sext_ln1353, -1

]]></Node>
<StgValue><ssdm name="add_ln276"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:47  %sext_ln276 = sext i11 %add_ln276 to i15

]]></Node>
<StgValue><ssdm name="sext_ln276"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="11">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:48  %sext_ln276_1 = sext i11 %add_ln276 to i14

]]></Node>
<StgValue><ssdm name="sext_ln276_1"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="10">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:49  %sext_ln887_1 = sext i10 %img_height_read to i14

]]></Node>
<StgValue><ssdm name="sext_ln887_1"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5:50  br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="302" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:4  %buf_A_0_V_load = load i8* %buf_A_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_A_0_V_load"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:6  %buf_A_1_V_load = load i8* %buf_A_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_A_1_V_load"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:8  %buf_A_2_V_load = load i8* %buf_A_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_A_2_V_load"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:10  %buf_A_3_V_load = load i8* %buf_A_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_A_3_V_load"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:12  %buf_A_4_V_load = load i8* %buf_A_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_A_4_V_load"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
hls_label_15:13  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load, i8 %buf_A_1_V_load, i8 %buf_A_2_V_load, i8 %buf_A_3_V_load, i8 %buf_A_4_V_load, i3 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
hls_label_15:14  store i8 %tmp_14, i8* %buf_A_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:16  %buf_B_0_V_load = load i8* %buf_B_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_B_0_V_load"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:18  %buf_B_1_V_load = load i8* %buf_B_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_B_1_V_load"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:20  %buf_B_2_V_load = load i8* %buf_B_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_B_2_V_load"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:22  %buf_B_3_V_load = load i8* %buf_B_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_B_3_V_load"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="10">
<![CDATA[
hls_label_15:24  %buf_B_4_V_load = load i8* %buf_B_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_B_4_V_load"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
hls_label_15:25  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load, i8 %buf_B_1_V_load, i8 %buf_B_2_V_load, i8 %buf_B_3_V_load, i8 %buf_B_4_V_load, i3 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
hls_label_15:26  store i8 %tmp_15, i8* %buf_B_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln399"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
hls_label_15:27  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %tmp_14, i8 %buf_A_1_V_load, i8 %buf_A_2_V_load, i8 %buf_A_3_V_load, i8 %buf_A_4_V_load, i3 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
hls_label_15:29  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %tmp_15, i8 %buf_B_1_V_load, i8 %buf_B_2_V_load, i8 %buf_B_3_V_load, i8 %buf_B_4_V_load, i3 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_15:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_15:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 642, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln393"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
hls_label_15:28  store i8 %tmp_16, i8* %buf_A_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
hls_label_15:30  store i8 %tmp_17, i8* %buf_B_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln399"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_15:31  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
hls_label_15:32  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %row_ind_3_V_1 = phi i13 [ %row_ind_4_V_4_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5 ], [ %zero_ind_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="row_ind_3_V_1"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %row_ind_2_V = phi i13 [ %row_ind_4_V_3_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5 ], [ %row_ind_3_V_1, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="row_ind_2_V"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %row_ind_1_V = phi i13 [ %row_ind_4_V_2_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5 ], [ %row_ind_2_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="row_ind_1_V"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %row_ind_0_V = phi i13 [ %row_ind_4_V_1_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5 ], [ %row_ind_1_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="row_ind_0_V"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %zero_ind_V = phi i13 [ %row_ind_4_V_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5 ], [ %row_ind_0_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="zero_ind_V"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %t_V_2 = phi i13 [ 2, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5 ], [ %row_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %zext_ln887_3 = zext i13 %t_V_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln887_3"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %icmp_ln887_3 = icmp ult i14 %zext_ln887_3, %sext_ln1353_1

]]></Node>
<StgValue><ssdm name="icmp_ln887_3"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  br i1 %icmp_ln887_3, label %Row_Loop_begin, label %14

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln405"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Row_Loop_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 480, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln406"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:3  %icmp_ln887_4 = icmp ult i14 %zext_ln887_3, %sext_ln887_1

]]></Node>
<StgValue><ssdm name="icmp_ln887_4"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:4  %icmp_ln895 = icmp sgt i14 %zext_ln887_3, %sext_ln276_1

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="13">
<![CDATA[
Row_Loop_begin:5  %zext_ln887_4 = zext i13 %t_V_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln887_4"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
Row_Loop_begin:6  %ret_V_1 = sub i15 %zext_ln887_4, %sext_ln276

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
Row_Loop_begin:7  %ret_V_2 = sub i15 4, %ret_V_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="15">
<![CDATA[
Row_Loop_begin:8  %trunc_ln544 = trunc i15 %ret_V_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
Row_Loop_begin:9  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:10  %and_ln276 = and i1 %icmp_ln895, %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln276"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
Row_Loop_begin:11  %icmp_ln895_1 = icmp slt i15 %ret_V_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:12  %and_ln276_1 = and i1 %icmp_ln895, %icmp_ln895_1

]]></Node>
<StgValue><ssdm name="and_ln276_1"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
Row_Loop_begin:13  %tmp_34 = call i14 @_ssdm_op_PartSelect.i14.i15.i32.i32(i15 %ret_V_2, i32 1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:14  %icmp_ln895_3 = icmp slt i14 %tmp_34, 1

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:15  %and_ln276_2 = and i1 %icmp_ln895, %icmp_ln895_3

]]></Node>
<StgValue><ssdm name="and_ln276_2"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
Row_Loop_begin:16  %icmp_ln895_4 = icmp slt i15 %ret_V_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:17  %and_ln276_3 = and i1 %icmp_ln895, %icmp_ln895_4

]]></Node>
<StgValue><ssdm name="and_ln276_3"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
Row_Loop_begin:18  %icmp_ln895_5 = icmp sgt i15 %ret_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:19  %and_ln276_4 = and i1 %icmp_ln895, %icmp_ln895_5

]]></Node>
<StgValue><ssdm name="and_ln276_4"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="13">
<![CDATA[
Row_Loop_begin:20  %trunc_ln321_2 = trunc i13 %row_ind_3_V_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_2"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="13">
<![CDATA[
Row_Loop_begin:21  %trunc_ln321_3 = trunc i13 %zero_ind_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_3"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="13">
<![CDATA[
Row_Loop_begin:22  %trunc_ln321_4 = trunc i13 %row_ind_0_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_4"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="13">
<![CDATA[
Row_Loop_begin:23  %trunc_ln321_5 = trunc i13 %row_ind_1_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_5"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="13">
<![CDATA[
Row_Loop_begin:24  %trunc_ln321_6 = trunc i13 %row_ind_2_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_6"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_begin:25  br label %4

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln421"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %t_V_3 = phi i13 [ 0, %Row_Loop_begin ], [ %col_V_2, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="13">
<![CDATA[
:1  %zext_ln887_5 = zext i13 %t_V_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln887_5"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %icmp_ln887_5 = icmp ult i14 %zext_ln887_5, %sext_ln256_1

]]></Node>
<StgValue><ssdm name="icmp_ln887_5"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 642, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %col_V_2 = add i13 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="col_V_2"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln887_5, label %Col_Loop_begin, label %Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln257"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln260"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop_begin:3  %icmp_ln887_6 = icmp ult i14 %zext_ln887_5, %sext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887_6"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:4  %and_ln261 = and i1 %icmp_ln887_4, %icmp_ln887_6

]]></Node>
<StgValue><ssdm name="and_ln261"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:5  %zext_ln544_2 = zext i13 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_Loop_begin:6  br i1 %and_ln261, label %5, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:0  %buf_A_0_V_addr_3 = getelementptr [640 x i8]* %buf_A_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_0_V_addr_3"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:1  %buf_A_1_V_addr_3 = getelementptr [640 x i8]* %buf_A_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_1_V_addr_3"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:2  %buf_A_2_V_addr_2 = getelementptr [640 x i8]* %buf_A_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_2_V_addr_2"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:3  %buf_A_3_V_addr_2 = getelementptr [640 x i8]* %buf_A_3_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_3_V_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:4  %buf_A_4_V_addr_2 = getelementptr [640 x i8]* %buf_A_4_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_4_V_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:5  %buf_B_0_V_addr_3 = getelementptr [640 x i8]* %buf_B_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_0_V_addr_3"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:6  %buf_B_1_V_addr_3 = getelementptr [640 x i8]* %buf_B_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_1_V_addr_3"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:7  %buf_B_2_V_addr_2 = getelementptr [640 x i8]* %buf_B_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_2_V_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:8  %buf_B_3_V_addr_2 = getelementptr [640 x i8]* %buf_B_3_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_3_V_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:9  %buf_B_4_V_addr_2 = getelementptr [640 x i8]* %buf_B_4_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_4_V_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
._crit_edge.i:10  switch i3 %trunc_ln321_2, label %branch24 [
    i3 0, label %branch20
    i3 1, label %branch21
    i3 2, label %branch22
    i3 3, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln268"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:0  store i8 0, i8* %buf_A_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:1  store i8 0, i8* %buf_B_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %._crit_edge.i769866

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:0  store i8 0, i8* %buf_A_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:1  store i8 0, i8* %buf_B_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %._crit_edge.i769866

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:0  store i8 0, i8* %buf_A_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:1  store i8 0, i8* %buf_B_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %._crit_edge.i769866

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:0  store i8 0, i8* %buf_A_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:1  store i8 0, i8* %buf_B_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch20:2  br label %._crit_edge.i769866

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
<literal name="trunc_ln321_2" val="!2"/>
<literal name="trunc_ln321_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch24:0  store i8 0, i8* %buf_A_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
<literal name="trunc_ln321_2" val="!2"/>
<literal name="trunc_ln321_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch24:1  store i8 0, i8* %buf_B_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
<literal name="trunc_ln321_2" val="!2"/>
<literal name="trunc_ln321_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch24:2  br label %._crit_edge.i769866

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i769866:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %buf_cop_A_0_V_7_loa = load i8* %buf_cop_A_0_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_7_loa"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1  %buf_cop_A_0_V_8_loa = load i8* %buf_cop_A_0_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_8_loa"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %buf_cop_A_0_V_9_loa = load i8* %buf_cop_A_0_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_9_loa"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:3  %buf_cop_A_0_V_10_lo = load i8* %buf_cop_A_0_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_10_lo"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %buf_cop_A_1_V_8_loa = load i8* %buf_cop_A_1_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_8_loa"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:6  %buf_cop_A_1_V_9_loa = load i8* %buf_cop_A_1_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_9_loa"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:20  %buf_cop_B_0_V_5_loa = load i8* %buf_cop_B_0_V_5

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_5_loa"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:21  %buf_cop_B_0_V_6_loa = load i8* %buf_cop_B_0_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_6_loa"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:22  %buf_cop_B_0_V_7_loa = load i8* %buf_cop_B_0_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_7_loa"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:23  %buf_cop_B_0_V_8_loa = load i8* %buf_cop_B_0_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_8_loa"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:26  %buf_cop_B_1_V_6_loa = load i8* %buf_cop_B_1_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_6_loa"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:27  %buf_cop_B_1_V_7_loa = load i8* %buf_cop_B_1_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_7_loa"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:102  %zext_ln209 = zext i8 %buf_cop_A_0_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:103  %zext_ln209_1 = zext i8 %buf_cop_B_0_V_5_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:104  %zext_ln209_2 = zext i8 %buf_cop_A_0_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:105  %zext_ln209_3 = zext i8 %buf_cop_B_0_V_6_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:106  %zext_ln209_4 = zext i8 %buf_cop_A_0_V_9_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_4"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:107  %zext_ln209_5 = zext i8 %buf_cop_B_0_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_5"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:108  %zext_ln209_6 = zext i8 %buf_cop_A_0_V_10_lo to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_6"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:109  %zext_ln209_7 = zext i8 %buf_cop_B_0_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_7"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:114  %zext_ln209_12 = zext i8 %buf_cop_A_1_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_12"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:115  %zext_ln209_13 = zext i8 %buf_cop_B_1_V_6_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_13"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:116  %zext_ln209_14 = zext i8 %buf_cop_A_1_V_9_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_14"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:117  %zext_ln209_15 = zext i8 %buf_cop_B_1_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_15"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:152  %mul_ln700 = mul i16 %zext_ln209, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:153  %zext_ln700_1 = zext i16 %mul_ln700 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:154  %mul_ln700_1 = mul i16 %zext_ln209_1, %zext_ln209_1

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:155  %zext_ln700_2 = zext i16 %mul_ln700_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:156  %mul_ln700_2 = mul i16 %zext_ln209_1, %zext_ln209

]]></Node>
<StgValue><ssdm name="mul_ln700_2"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:157  %zext_ln700_3 = zext i16 %mul_ln700_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:158  %mul_ln700_25 = mul i16 %zext_ln209_2, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="mul_ln700_25"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:159  %zext_ln700_4 = zext i16 %mul_ln700_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:160  %add_ln700 = add i17 %zext_ln700_4, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:162  %mul_ln700_26 = mul i16 %zext_ln209_3, %zext_ln209_3

]]></Node>
<StgValue><ssdm name="mul_ln700_26"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:163  %zext_ln700_6 = zext i16 %mul_ln700_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:164  %add_ln700_1 = add i17 %zext_ln700_6, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:166  %mul_ln700_27 = mul i16 %zext_ln209_3, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="mul_ln700_27"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:167  %zext_ln700_8 = zext i16 %mul_ln700_27 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:168  %add_ln700_2 = add i17 %zext_ln700_8, %zext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:170  %mul_ln700_28 = mul i16 %zext_ln209_4, %zext_ln209_4

]]></Node>
<StgValue><ssdm name="mul_ln700_28"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:171  %zext_ln700_10 = zext i16 %mul_ln700_28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:172  %mul_ln700_29 = mul i16 %zext_ln209_5, %zext_ln209_5

]]></Node>
<StgValue><ssdm name="mul_ln700_29"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:173  %zext_ln700_11 = zext i16 %mul_ln700_29 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:174  %mul_ln700_30 = mul i16 %zext_ln209_5, %zext_ln209_4

]]></Node>
<StgValue><ssdm name="mul_ln700_30"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:175  %zext_ln700_12 = zext i16 %mul_ln700_30 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:176  %mul_ln700_3 = mul i16 %zext_ln209_6, %zext_ln209_6

]]></Node>
<StgValue><ssdm name="mul_ln700_3"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:177  %zext_ln700_13 = zext i16 %mul_ln700_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:178  %add_ln700_9 = add i17 %zext_ln700_13, %zext_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:182  %mul_ln700_31 = mul i16 %zext_ln209_7, %zext_ln209_7

]]></Node>
<StgValue><ssdm name="mul_ln700_31"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:183  %zext_ln700_17 = zext i16 %mul_ln700_31 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:184  %add_ln700_10 = add i17 %zext_ln700_17, %zext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:188  %mul_ln700_32 = mul i16 %zext_ln209_7, %zext_ln209_6

]]></Node>
<StgValue><ssdm name="mul_ln700_32"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:189  %zext_ln700_23 = zext i16 %mul_ln700_32 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:190  %add_ln700_11 = add i17 %zext_ln700_23, %zext_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:206  %mul_ln700_6 = mul i16 %zext_ln209_12, %zext_ln209_12

]]></Node>
<StgValue><ssdm name="mul_ln700_6"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:207  %zext_ln700_28 = zext i16 %mul_ln700_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:208  %mul_ln700_37 = mul i16 %zext_ln209_13, %zext_ln209_13

]]></Node>
<StgValue><ssdm name="mul_ln700_37"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:209  %zext_ln700_30 = zext i16 %mul_ln700_37 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_30"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:210  %mul_ln700_38 = mul i16 %zext_ln209_13, %zext_ln209_12

]]></Node>
<StgValue><ssdm name="mul_ln700_38"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:211  %zext_ln700_32 = zext i16 %mul_ln700_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_32"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:212  %mul_ln700_7 = mul i16 %zext_ln209_14, %zext_ln209_14

]]></Node>
<StgValue><ssdm name="mul_ln700_7"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:213  %zext_ln700_37 = zext i16 %mul_ln700_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_37"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:215  %add_ln700_13 = add i17 %zext_ln700_37, %zext_ln700_28

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:221  %mul_ln700_39 = mul i16 %zext_ln209_15, %zext_ln209_15

]]></Node>
<StgValue><ssdm name="mul_ln700_39"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:222  %zext_ln700_40 = zext i16 %mul_ln700_39 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_40"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:224  %add_ln700_17 = add i17 %zext_ln700_40, %zext_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:230  %mul_ln700_40 = mul i16 %zext_ln209_15, %zext_ln209_14

]]></Node>
<StgValue><ssdm name="mul_ln700_40"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:231  %zext_ln700_43 = zext i16 %mul_ln700_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_43"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:233  %add_ln700_22 = add i17 %zext_ln700_43, %zext_ln700_32

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i.1:1  %tmp_37 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %t_V_3, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.i.1:2  %icmp_ln891 = icmp eq i12 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.1:3  br i1 %icmp_ln891, label %Col_Loop_end, label %13

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_end:30  %icmp_ln879_3 = icmp eq i13 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="474" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_A_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buf_A_0_V_addr_2 = getelementptr [640 x i8]* %buf_A_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_0_V_addr_2"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %buf_A_1_V_addr_2 = getelementptr [640 x i8]* %buf_A_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_1_V_addr_2"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buf_A_2_V_addr_1 = getelementptr [640 x i8]* %buf_A_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_2_V_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_A_3_V_addr_1 = getelementptr [640 x i8]* %buf_A_3_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_3_V_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %buf_A_4_V_addr_1 = getelementptr [640 x i8]* %buf_A_4_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_4_V_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_mat_B_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buf_B_0_V_addr_2 = getelementptr [640 x i8]* %buf_B_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_0_V_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_B_1_V_addr_2 = getelementptr [640 x i8]* %buf_B_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_1_V_addr_2"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_B_2_V_addr_1 = getelementptr [640 x i8]* %buf_B_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_2_V_addr_1"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %buf_B_3_V_addr_1 = getelementptr [640 x i8]* %buf_B_3_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_3_V_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %buf_B_4_V_addr_1 = getelementptr [640 x i8]* %buf_B_4_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_4_V_addr_1"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:12  switch i3 %trunc_ln321_2, label %branch19 [
    i3 0, label %branch15
    i3 1, label %branch16
    i3 2, label %branch17
    i3 3, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln263"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:0  store i8 %tmp_V_2, i8* %buf_A_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:1  store i8 %tmp_V_3, i8* %buf_B_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:0  store i8 %tmp_V_2, i8* %buf_A_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:1  store i8 %tmp_V_3, i8* %buf_B_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:0  store i8 %tmp_V_2, i8* %buf_A_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:1  store i8 %tmp_V_3, i8* %buf_B_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch16:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %tmp_V_2, i8* %buf_A_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:1  store i8 %tmp_V_3, i8* %buf_B_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
<literal name="trunc_ln321_2" val="!2"/>
<literal name="trunc_ln321_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:0  store i8 %tmp_V_2, i8* %buf_A_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
<literal name="trunc_ln321_2" val="!2"/>
<literal name="trunc_ln321_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:1  store i8 %tmp_V_3, i8* %buf_B_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln261" val="1"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
<literal name="trunc_ln321_2" val="!2"/>
<literal name="trunc_ln321_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %buf_cop_A_1_V_7_loa = load i8* %buf_cop_A_1_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_7_loa"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:8  %buf_cop_A_2_V_7_loa = load i8* %buf_cop_A_2_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_7_loa"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:12  %buf_cop_A_3_V_7_loa = load i8* %buf_cop_A_3_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_7_loa"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:25  %buf_cop_B_1_V_5_loa = load i8* %buf_cop_B_1_V_5

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_5_loa"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:30  %buf_cop_B_2_V_5_loa = load i8* %buf_cop_B_2_V_5

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_5_loa"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:35  %buf_cop_B_3_V_5_loa = load i8* %buf_cop_B_3_V_5

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_5_loa"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:112  %zext_ln209_10 = zext i8 %buf_cop_A_1_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_10"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:113  %zext_ln209_11 = zext i8 %buf_cop_B_1_V_5_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_11"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:122  %zext_ln209_20 = zext i8 %buf_cop_A_2_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_20"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:123  %zext_ln209_21 = zext i8 %buf_cop_B_2_V_5_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_21"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:132  %zext_ln209_28 = zext i8 %buf_cop_A_3_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_28"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:133  %zext_ln209_29 = zext i8 %buf_cop_B_3_V_5_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_29"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:161  %zext_ln700_5 = zext i17 %add_ln700 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:165  %zext_ln700_7 = zext i17 %add_ln700_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:169  %zext_ln700_9 = zext i17 %add_ln700_2 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:179  %zext_ln700_15 = zext i17 %add_ln700_9 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:180  %add_ln700_6 = add i18 %zext_ln700_5, %zext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:185  %zext_ln700_22 = zext i17 %add_ln700_10 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:186  %add_ln700_7 = add i18 %zext_ln700_7, %zext_ln700_22

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:191  %zext_ln700_24 = zext i17 %add_ln700_11 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:192  %add_ln700_8 = add i18 %zext_ln700_9, %zext_ln700_24

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:200  %mul_ln700_5 = mul i16 %zext_ln209_10, %zext_ln209_10

]]></Node>
<StgValue><ssdm name="mul_ln700_5"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:201  %zext_ln700_25 = zext i16 %mul_ln700_5 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:202  %mul_ln700_35 = mul i16 %zext_ln209_11, %zext_ln209_11

]]></Node>
<StgValue><ssdm name="mul_ln700_35"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:203  %zext_ln700_26 = zext i16 %mul_ln700_35 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:204  %mul_ln700_36 = mul i16 %zext_ln209_11, %zext_ln209_10

]]></Node>
<StgValue><ssdm name="mul_ln700_36"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:205  %zext_ln700_27 = zext i16 %mul_ln700_36 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:216  %zext_ln700_38 = zext i17 %add_ln700_13 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_38"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:217  %add_ln700_14 = add i18 %zext_ln700_25, %zext_ln700_38

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:225  %zext_ln700_41 = zext i17 %add_ln700_17 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_41"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:226  %add_ln700_18 = add i18 %zext_ln700_26, %zext_ln700_41

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:234  %zext_ln700_44 = zext i17 %add_ln700_22 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_44"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:235  %add_ln700_23 = add i18 %zext_ln700_27, %zext_ln700_44

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:255  %mul_ln700_46 = mul i16 %zext_ln209_21, %zext_ln209_20

]]></Node>
<StgValue><ssdm name="mul_ln700_46"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:281  %mul_ln700_15 = mul i16 %zext_ln209_28, %zext_ln209_28

]]></Node>
<StgValue><ssdm name="mul_ln700_15"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:297  %mul_ln700_55 = mul i16 %zext_ln209_29, %zext_ln209_29

]]></Node>
<StgValue><ssdm name="mul_ln700_55"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:313  %mul_ln700_56 = mul i16 %zext_ln209_29, %zext_ln209_28

]]></Node>
<StgValue><ssdm name="mul_ln700_56"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:16  %buf_cop_A_4_V_7_loa = load i8* %buf_cop_A_4_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_7_loa"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:17  %buf_cop_A_4_V_8_loa = load i8* %buf_cop_A_4_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_8_loa"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:34  %buf_cop_B_4_V_7_loa = load i8* %buf_cop_B_4_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_7_loa"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:39  %buf_cop_B_4_V_8_loa = load i8* %buf_cop_B_4_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_8_loa"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %buf_A_0_V_addr_4 = getelementptr [640 x i8]* %buf_A_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_0_V_addr_4"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:43  %buf_A_0_V_load_1 = load i8* %buf_A_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_0_V_load_1"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44  %buf_A_1_V_addr_4 = getelementptr [640 x i8]* %buf_A_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_1_V_addr_4"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:45  %buf_A_1_V_load_1 = load i8* %buf_A_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_1_V_load_1"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:46  %buf_A_2_V_addr_4 = getelementptr [640 x i8]* %buf_A_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_2_V_addr_4"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:47  %buf_A_2_V_load_1 = load i8* %buf_A_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_2_V_load_1"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:48  %buf_A_3_V_addr_4 = getelementptr [640 x i8]* %buf_A_3_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_3_V_addr_4"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:49  %buf_A_3_V_load_1 = load i8* %buf_A_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_3_V_load_1"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50  %buf_A_4_V_addr_4 = getelementptr [640 x i8]* %buf_A_4_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_A_4_V_addr_4"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:51  %buf_A_4_V_load_1 = load i8* %buf_A_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_4_V_load_1"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:53  %buf_B_0_V_addr_4 = getelementptr [640 x i8]* %buf_B_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_0_V_addr_4"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:54  %buf_B_0_V_load_1 = load i8* %buf_B_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_0_V_load_1"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:55  %buf_B_1_V_addr_4 = getelementptr [640 x i8]* %buf_B_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_1_V_addr_4"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:56  %buf_B_1_V_load_1 = load i8* %buf_B_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_1_V_load_1"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:57  %buf_B_2_V_addr_4 = getelementptr [640 x i8]* %buf_B_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_2_V_addr_4"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:58  %buf_B_2_V_load_1 = load i8* %buf_B_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_2_V_load_1"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59  %buf_B_3_V_addr_4 = getelementptr [640 x i8]* %buf_B_3_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_3_V_addr_4"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:60  %buf_B_3_V_load_1 = load i8* %buf_B_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_3_V_load_1"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61  %buf_B_4_V_addr_4 = getelementptr [640 x i8]* %buf_B_4_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_B_4_V_addr_4"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:62  %buf_B_4_V_load_1 = load i8* %buf_B_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_4_V_load_1"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:142  %zext_ln209_38 = zext i8 %buf_cop_A_4_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_38"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:143  %zext_ln209_39 = zext i8 %buf_cop_B_4_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_39"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:144  %zext_ln209_40 = zext i8 %buf_cop_A_4_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_40"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:145  %zext_ln209_41 = zext i8 %buf_cop_B_4_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_41"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:353  %mul_ln700_20 = mul i16 %zext_ln209_38, %zext_ln209_38

]]></Node>
<StgValue><ssdm name="mul_ln700_20"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:354  %zext_ln700_99 = zext i16 %mul_ln700_20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_99"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:355  %mul_ln700_65 = mul i16 %zext_ln209_39, %zext_ln209_39

]]></Node>
<StgValue><ssdm name="mul_ln700_65"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:356  %zext_ln700_100 = zext i16 %mul_ln700_65 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_100"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:357  %mul_ln700_66 = mul i16 %zext_ln209_39, %zext_ln209_38

]]></Node>
<StgValue><ssdm name="mul_ln700_66"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:358  %zext_ln700_101 = zext i16 %mul_ln700_66 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_101"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:359  %mul_ln700_21 = mul i16 %zext_ln209_40, %zext_ln209_40

]]></Node>
<StgValue><ssdm name="mul_ln700_21"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:360  %zext_ln700_102 = zext i16 %mul_ln700_21 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_102"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:361  %mul_ln700_67 = mul i16 %zext_ln209_41, %zext_ln209_41

]]></Node>
<StgValue><ssdm name="mul_ln700_67"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:362  %zext_ln700_103 = zext i16 %mul_ln700_67 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_103"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:363  %mul_ln700_68 = mul i16 %zext_ln209_41, %zext_ln209_40

]]></Node>
<StgValue><ssdm name="mul_ln700_68"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:364  %zext_ln700_104 = zext i16 %mul_ln700_68 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_104"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:380  %add_ln700_49 = add i17 %zext_ln700_99, %zext_ln700_102

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:397  %add_ln700_58 = add i17 %zext_ln700_100, %zext_ln700_103

]]></Node>
<StgValue><ssdm name="add_ln700_58"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:419  %add_ln700_70 = add i17 %zext_ln700_104, %zext_ln700_101

]]></Node>
<StgValue><ssdm name="add_ln700_70"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:7  %buf_cop_A_1_V_10_lo = load i8* %buf_cop_A_1_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_10_lo"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:11  %buf_cop_A_2_V_10_lo = load i8* %buf_cop_A_2_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_10_lo"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:15  %buf_cop_A_3_V_10_lo = load i8* %buf_cop_A_3_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_10_lo"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:19  %buf_cop_A_4_V_10_lo = load i8* %buf_cop_A_4_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_10_lo"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:24  %buf_cop_B_4_V_5_loa = load i8* %buf_cop_B_4_V_5

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_5_loa"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:28  %buf_cop_B_1_V_8_loa = load i8* %buf_cop_B_1_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_8_loa"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:33  %buf_cop_B_2_V_8_loa = load i8* %buf_cop_B_2_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_8_loa"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:38  %buf_cop_B_3_V_8_loa = load i8* %buf_cop_B_3_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_8_loa"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="3">
<![CDATA[
_ifconv:40  %tmp_20 = call i13 @_ssdm_op_Mux.ap_auto.5i13.i3(i13 %zero_ind_V, i13 %row_ind_0_V, i13 %row_ind_1_V, i13 %row_ind_2_V, i13 %row_ind_3_V_1, i3 %trunc_ln544)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="13">
<![CDATA[
_ifconv:41  %trunc_ln321_7 = trunc i13 %tmp_20 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln321_7"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:43  %buf_A_0_V_load_1 = load i8* %buf_A_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_0_V_load_1"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:45  %buf_A_1_V_load_1 = load i8* %buf_A_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_1_V_load_1"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:47  %buf_A_2_V_load_1 = load i8* %buf_A_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_2_V_load_1"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:49  %buf_A_3_V_load_1 = load i8* %buf_A_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_3_V_load_1"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:51  %buf_A_4_V_load_1 = load i8* %buf_A_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_A_4_V_load_1"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:52  %buf_cop_A_0_V = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:54  %buf_B_0_V_load_1 = load i8* %buf_B_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_0_V_load_1"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:56  %buf_B_1_V_load_1 = load i8* %buf_B_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_1_V_load_1"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:58  %buf_B_2_V_load_1 = load i8* %buf_B_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_2_V_load_1"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:60  %buf_B_3_V_load_1 = load i8* %buf_B_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_3_V_load_1"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:62  %buf_B_4_V_load_1 = load i8* %buf_B_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_B_4_V_load_1"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:63  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:64  %buf_cop_A_0_V_1 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_3)

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_1"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:65  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_3)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66  %buf_cop_A_0_V_11 = select i1 %and_ln276, i8 %buf_cop_A_0_V, i8 %buf_cop_A_0_V_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_11"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67  %buf_cop_B_0_V = select i1 %and_ln276, i8 %tmp_21, i8 %tmp_22

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_1" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:68  %buf_cop_A_1_V = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_1" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:69  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_1" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:70  %buf_cop_A_1_V_1 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_4)

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_1"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_1" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:71  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_4)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:72  %buf_cop_A_1_V_11 = select i1 %and_ln276_1, i8 %buf_cop_A_1_V, i8 %buf_cop_A_1_V_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_11"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:73  %buf_cop_B_1_V = select i1 %and_ln276_1, i8 %tmp_23, i8 %tmp_24

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_2" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:74  %buf_cop_A_2_V = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_2" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:75  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_2" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:76  %buf_cop_A_2_V_1 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_5)

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_1"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_2" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:77  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_5)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:78  %buf_cop_A_2_V_11 = select i1 %and_ln276_2, i8 %buf_cop_A_2_V, i8 %buf_cop_A_2_V_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_11"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:79  %buf_cop_B_2_V = select i1 %and_ln276_2, i8 %tmp_25, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_3" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:80  %buf_cop_A_3_V = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_3" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:81  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_3" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:82  %buf_cop_A_3_V_1 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_6)

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_1"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_3" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:83  %tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:84  %buf_cop_A_3_V_11 = select i1 %and_ln276_3, i8 %buf_cop_A_3_V, i8 %buf_cop_A_3_V_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_11"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:85  %buf_cop_B_3_V = select i1 %and_ln276_3, i8 %tmp_27, i8 %tmp_28

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_4" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:86  %buf_cop_A_4_V = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_4" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:87  %tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_7)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_4" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:88  %buf_cop_A_4_V_1 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_A_0_V_load_1, i8 %buf_A_1_V_load_1, i8 %buf_A_2_V_load_1, i8 %buf_A_3_V_load_1, i8 %buf_A_4_V_load_1, i3 %trunc_ln321_2)

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_1"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="and_ln276_4" val="0"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
_ifconv:89  %tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %buf_B_0_V_load_1, i8 %buf_B_1_V_load_1, i8 %buf_B_2_V_load_1, i8 %buf_B_3_V_load_1, i8 %buf_B_4_V_load_1, i3 %trunc_ln321_2)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:90  %buf_cop_A_4_V_11 = select i1 %and_ln276_4, i8 %buf_cop_A_4_V, i8 %buf_cop_A_4_V_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_11"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:91  %buf_cop_B_4_V = select i1 %and_ln276_4, i8 %tmp_29, i8 %tmp_30

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:92  %buf_cop_A_0_V_12 = select i1 %icmp_ln887_6, i8 %buf_cop_A_0_V_11, i8 %buf_cop_A_0_V_10_lo

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_12"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:93  %buf_cop_B_0_V_9 = select i1 %icmp_ln887_6, i8 %buf_cop_B_0_V, i8 %buf_cop_B_0_V_8_loa

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_9"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:94  %buf_cop_A_1_V_12 = select i1 %icmp_ln887_6, i8 %buf_cop_A_1_V_11, i8 %buf_cop_A_1_V_10_lo

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_12"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:95  %buf_cop_B_1_V_9 = select i1 %icmp_ln887_6, i8 %buf_cop_B_1_V, i8 %buf_cop_B_1_V_8_loa

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_9"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:96  %buf_cop_A_2_V_12 = select i1 %icmp_ln887_6, i8 %buf_cop_A_2_V_11, i8 %buf_cop_A_2_V_10_lo

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_12"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:97  %buf_cop_B_2_V_9 = select i1 %icmp_ln887_6, i8 %buf_cop_B_2_V, i8 %buf_cop_B_2_V_8_loa

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_9"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:98  %buf_cop_A_3_V_12 = select i1 %icmp_ln887_6, i8 %buf_cop_A_3_V_11, i8 %buf_cop_A_3_V_10_lo

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_12"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:99  %buf_cop_B_3_V_9 = select i1 %icmp_ln887_6, i8 %buf_cop_B_3_V, i8 %buf_cop_B_3_V_8_loa

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_9"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:100  %buf_cop_A_4_V_12 = select i1 %icmp_ln887_6, i8 %buf_cop_A_4_V_11, i8 %buf_cop_A_4_V_10_lo

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_12"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:101  %buf_cop_B_4_V_9 = select i1 %icmp_ln887_6, i8 %buf_cop_B_4_V, i8 %buf_cop_B_4_V_5_loa

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_9"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:148  %zext_ln209_44 = zext i8 %buf_cop_A_4_V_10_lo to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_44"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:149  %zext_ln209_45 = zext i8 %buf_cop_B_4_V_5_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_45"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:371  %mul_ln700_23 = mul i16 %zext_ln209_44, %zext_ln209_44

]]></Node>
<StgValue><ssdm name="mul_ln700_23"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:372  %zext_ln700_106 = zext i16 %mul_ln700_23 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_106"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:373  %mul_ln700_71 = mul i16 %zext_ln209_45, %zext_ln209_45

]]></Node>
<StgValue><ssdm name="mul_ln700_71"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:374  %zext_ln700_107 = zext i16 %mul_ln700_71 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_107"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:381  %zext_ln700_110 = zext i17 %add_ln700_49 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_110"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:382  %add_ln700_50 = add i18 %zext_ln700_106, %zext_ln700_110

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:398  %zext_ln700_117 = zext i17 %add_ln700_58 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_117"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:399  %add_ln700_59 = add i18 %zext_ln700_107, %zext_ln700_117

]]></Node>
<StgValue><ssdm name="add_ln700_59"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:0  %buf_cop_A_0_V_8_loa_1 = load i8* %buf_cop_A_0_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_8_loa_1"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:1  %buf_cop_A_0_V_9_loa_1 = load i8* %buf_cop_A_0_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_9_loa_1"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:2  %buf_cop_A_0_V_10_lo_1 = load i8* %buf_cop_A_0_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_10_lo_1"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:3  %buf_cop_A_1_V_8_loa_1 = load i8* %buf_cop_A_1_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_8_loa_1"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:4  %buf_cop_A_1_V_9_loa_1 = load i8* %buf_cop_A_1_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_9_loa_1"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:5  %buf_cop_A_1_V_10_lo_1 = load i8* %buf_cop_A_1_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_10_lo_1"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:15  %buf_cop_B_0_V_6_loa_1 = load i8* %buf_cop_B_0_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_6_loa_1"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:16  %buf_cop_B_0_V_7_loa_1 = load i8* %buf_cop_B_0_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_7_loa_1"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:17  %buf_cop_B_0_V_8_loa_1 = load i8* %buf_cop_B_0_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_8_loa_1"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:19  %buf_cop_B_1_V_6_loa_1 = load i8* %buf_cop_B_1_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_6_loa_1"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:20  %buf_cop_B_1_V_7_loa_1 = load i8* %buf_cop_B_1_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_7_loa_1"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:21  %buf_cop_B_1_V_8_loa_1 = load i8* %buf_cop_B_1_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_8_loa_1"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:31  %buf_cop_A_0_V_13 = select i1 %icmp_ln879_3, i8 %buf_cop_A_0_V_12, i8 %buf_cop_A_0_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_13"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:32  %buf_cop_B_0_V_10 = select i1 %icmp_ln879_3, i8 %buf_cop_B_0_V_9, i8 %buf_cop_B_0_V_6_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_10"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:33  %buf_cop_A_0_V_14 = select i1 %icmp_ln879_3, i8 %buf_cop_A_0_V_12, i8 %buf_cop_A_0_V_9_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_14"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:34  %buf_cop_B_0_V_11 = select i1 %icmp_ln879_3, i8 %buf_cop_B_0_V_9, i8 %buf_cop_B_0_V_7_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_11"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:35  %buf_cop_A_0_V_15 = select i1 %icmp_ln879_3, i8 %buf_cop_A_0_V_12, i8 %buf_cop_A_0_V_10_lo_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_0_V_15"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:36  %buf_cop_B_0_V_12 = select i1 %icmp_ln879_3, i8 %buf_cop_B_0_V_9, i8 %buf_cop_B_0_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_0_V_12"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:37  %buf_cop_A_1_V_13 = select i1 %icmp_ln879_3, i8 %buf_cop_A_1_V_12, i8 %buf_cop_A_1_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_13"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:38  %buf_cop_B_1_V_10 = select i1 %icmp_ln879_3, i8 %buf_cop_B_1_V_9, i8 %buf_cop_B_1_V_6_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_10"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:39  %buf_cop_A_1_V_14 = select i1 %icmp_ln879_3, i8 %buf_cop_A_1_V_12, i8 %buf_cop_A_1_V_9_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_14"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:40  %buf_cop_B_1_V_11 = select i1 %icmp_ln879_3, i8 %buf_cop_B_1_V_9, i8 %buf_cop_B_1_V_7_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_11"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:41  %buf_cop_A_1_V_15 = select i1 %icmp_ln879_3, i8 %buf_cop_A_1_V_12, i8 %buf_cop_A_1_V_10_lo_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_1_V_15"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:42  %buf_cop_B_1_V_12 = select i1 %icmp_ln879_3, i8 %buf_cop_B_1_V_9, i8 %buf_cop_B_1_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_1_V_12"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:73  store i8 %buf_cop_B_1_V_9, i8* %buf_cop_B_1_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:74  store i8 %buf_cop_B_1_V_12, i8* %buf_cop_B_1_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:75  store i8 %buf_cop_B_1_V_11, i8* %buf_cop_B_1_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:76  store i8 %buf_cop_B_1_V_10, i8* %buf_cop_B_1_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:78  store i8 %buf_cop_B_0_V_9, i8* %buf_cop_B_0_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:79  store i8 %buf_cop_B_0_V_12, i8* %buf_cop_B_0_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:80  store i8 %buf_cop_B_0_V_11, i8* %buf_cop_B_0_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:81  store i8 %buf_cop_B_0_V_10, i8* %buf_cop_B_0_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:94  store i8 %buf_cop_A_1_V_12, i8* %buf_cop_A_1_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:95  store i8 %buf_cop_A_1_V_15, i8* %buf_cop_A_1_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:96  store i8 %buf_cop_A_1_V_14, i8* %buf_cop_A_1_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:97  store i8 %buf_cop_A_1_V_13, i8* %buf_cop_A_1_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:98  store i8 %buf_cop_A_0_V_12, i8* %buf_cop_A_0_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:99  store i8 %buf_cop_A_0_V_15, i8* %buf_cop_A_0_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:100  store i8 %buf_cop_A_0_V_14, i8* %buf_cop_A_0_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:101  store i8 %buf_cop_A_0_V_13, i8* %buf_cop_A_0_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="692" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:110  %zext_ln209_8 = zext i8 %buf_cop_A_0_V_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_8"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:111  %zext_ln209_9 = zext i8 %buf_cop_B_0_V_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_9"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:130  %zext_ln209_26 = zext i8 %buf_cop_A_2_V_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_26"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:181  %zext_ln700_14 = zext i18 %add_ln700_6 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:187  %zext_ln700_16 = zext i18 %add_ln700_7 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:193  %zext_ln700_18 = zext i18 %add_ln700_8 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:194  %mul_ln700_4 = mul i16 %zext_ln209_8, %zext_ln209_8

]]></Node>
<StgValue><ssdm name="mul_ln700_4"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="16">
<![CDATA[
_ifconv:195  %zext_ln700_19 = zext i16 %mul_ln700_4 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:196  %mul_ln700_33 = mul i16 %zext_ln209_9, %zext_ln209_9

]]></Node>
<StgValue><ssdm name="mul_ln700_33"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="19" op_0_bw="16">
<![CDATA[
_ifconv:197  %zext_ln700_20 = zext i16 %mul_ln700_33 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:198  %mul_ln700_34 = mul i16 %zext_ln209_9, %zext_ln209_8

]]></Node>
<StgValue><ssdm name="mul_ln700_34"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="19" op_0_bw="16">
<![CDATA[
_ifconv:199  %zext_ln700_21 = zext i16 %mul_ln700_34 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:214  %add_ln700_12 = add i19 %zext_ln700_19, %zext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:218  %zext_ln700_39 = zext i18 %add_ln700_14 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_39"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:219  %add_ln700_15 = add i19 %add_ln700_12, %zext_ln700_39

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="707" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:223  %add_ln700_16 = add i19 %zext_ln700_20, %zext_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="708" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:227  %zext_ln700_42 = zext i18 %add_ln700_18 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_42"/></StgValue>
</operation>

<operation id="709" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:228  %add_ln700_19 = add i19 %add_ln700_16, %zext_ln700_42

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="710" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:232  %add_ln700_21 = add i19 %zext_ln700_21, %zext_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="711" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:236  %zext_ln700_45 = zext i18 %add_ln700_23 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_45"/></StgValue>
</operation>

<operation id="712" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:237  %add_ln700_20 = add i19 %add_ln700_21, %zext_ln700_45

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="713" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:275  %mul_ln700_14 = mul i16 %zext_ln209_26, %zext_ln209_26

]]></Node>
<StgValue><ssdm name="mul_ln700_14"/></StgValue>
</operation>

<operation id="714" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:276  %zext_ln700_65 = zext i16 %mul_ln700_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_65"/></StgValue>
</operation>

<operation id="715" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:282  %zext_ln700_68 = zext i16 %mul_ln700_15 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_68"/></StgValue>
</operation>

<operation id="716" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:289  %add_ln700_28 = add i17 %zext_ln700_68, %zext_ln700_65

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="717" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:6  %buf_cop_A_2_V_8_loa_1 = load i8* %buf_cop_A_2_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_8_loa_1"/></StgValue>
</operation>

<operation id="718" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:9  %buf_cop_A_3_V_8_loa_1 = load i8* %buf_cop_A_3_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_8_loa_1"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:23  %buf_cop_B_2_V_6_loa_1 = load i8* %buf_cop_B_2_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_6_loa_1"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:27  %buf_cop_B_3_V_6_loa_1 = load i8* %buf_cop_B_3_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_6_loa_1"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:43  %buf_cop_A_2_V_13 = select i1 %icmp_ln879_3, i8 %buf_cop_A_2_V_12, i8 %buf_cop_A_2_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_13"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:44  %buf_cop_B_2_V_10 = select i1 %icmp_ln879_3, i8 %buf_cop_B_2_V_9, i8 %buf_cop_B_2_V_6_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_10"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:49  %buf_cop_A_3_V_13 = select i1 %icmp_ln879_3, i8 %buf_cop_A_3_V_12, i8 %buf_cop_A_3_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_13"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:50  %buf_cop_B_3_V_10 = select i1 %icmp_ln879_3, i8 %buf_cop_B_3_V_9, i8 %buf_cop_B_3_V_6_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_10"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:66  store i8 %buf_cop_B_3_V_10, i8* %buf_cop_B_3_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:71  store i8 %buf_cop_B_2_V_10, i8* %buf_cop_B_2_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:89  store i8 %buf_cop_A_3_V_13, i8* %buf_cop_A_3_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:93  store i8 %buf_cop_A_2_V_13, i8* %buf_cop_A_2_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="729" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:9  %buf_cop_A_2_V_8_loa = load i8* %buf_cop_A_2_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_8_loa"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:10  %buf_cop_A_2_V_9_loa = load i8* %buf_cop_A_2_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_9_loa"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:31  %buf_cop_B_2_V_6_loa = load i8* %buf_cop_B_2_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_6_loa"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:32  %buf_cop_B_2_V_7_loa = load i8* %buf_cop_B_2_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_7_loa"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:120  %zext_ln209_18 = zext i8 %buf_cop_A_1_V_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_18"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:121  %zext_ln209_19 = zext i8 %buf_cop_B_1_V_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_19"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:124  %zext_ln209_22 = zext i8 %buf_cop_A_2_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_22"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:125  %zext_ln209_23 = zext i8 %buf_cop_B_2_V_6_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_23"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:126  %zext_ln321 = zext i8 %buf_cop_A_2_V_9_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:127  %zext_ln321_1 = zext i8 %buf_cop_B_2_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:128  %zext_ln209_24 = zext i8 %buf_cop_A_2_V_10_lo to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_24"/></StgValue>
</operation>

<operation id="740" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:129  %zext_ln209_25 = zext i8 %buf_cop_B_2_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_25"/></StgValue>
</operation>

<operation id="741" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:131  %zext_ln209_27 = zext i8 %buf_cop_B_2_V_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_27"/></StgValue>
</operation>

<operation id="742" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:245  %mul_ln700_9 = mul i16 %zext_ln209_18, %zext_ln209_18

]]></Node>
<StgValue><ssdm name="mul_ln700_9"/></StgValue>
</operation>

<operation id="743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:246  %zext_ln700_46 = zext i16 %mul_ln700_9 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_46"/></StgValue>
</operation>

<operation id="744" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:247  %mul_ln700_43 = mul i16 %zext_ln209_19, %zext_ln209_19

]]></Node>
<StgValue><ssdm name="mul_ln700_43"/></StgValue>
</operation>

<operation id="745" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:248  %zext_ln700_47 = zext i16 %mul_ln700_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_47"/></StgValue>
</operation>

<operation id="746" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:251  %mul_ln700_10 = mul i16 %zext_ln209_20, %zext_ln209_20

]]></Node>
<StgValue><ssdm name="mul_ln700_10"/></StgValue>
</operation>

<operation id="747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:252  %zext_ln700_49 = zext i16 %mul_ln700_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_49"/></StgValue>
</operation>

<operation id="748" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:253  %mul_ln700_45 = mul i16 %zext_ln209_21, %zext_ln209_21

]]></Node>
<StgValue><ssdm name="mul_ln700_45"/></StgValue>
</operation>

<operation id="749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:254  %zext_ln700_50 = zext i16 %mul_ln700_45 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_50"/></StgValue>
</operation>

<operation id="750" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:257  %mul_ln700_11 = mul i16 %zext_ln209_22, %zext_ln209_22

]]></Node>
<StgValue><ssdm name="mul_ln700_11"/></StgValue>
</operation>

<operation id="751" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:258  %zext_ln700_52 = zext i16 %mul_ln700_11 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_52"/></StgValue>
</operation>

<operation id="752" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:259  %mul_ln700_47 = mul i16 %zext_ln209_23, %zext_ln209_23

]]></Node>
<StgValue><ssdm name="mul_ln700_47"/></StgValue>
</operation>

<operation id="753" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:260  %zext_ln700_53 = zext i16 %mul_ln700_47 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_53"/></StgValue>
</operation>

<operation id="754" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:261  %mul_ln700_48 = mul i16 %zext_ln209_23, %zext_ln209_22

]]></Node>
<StgValue><ssdm name="mul_ln700_48"/></StgValue>
</operation>

<operation id="755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:262  %zext_ln700_54 = zext i16 %mul_ln700_48 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_54"/></StgValue>
</operation>

<operation id="756" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:263  %mul_ln700_12 = mul i16 %zext_ln321, %zext_ln321

]]></Node>
<StgValue><ssdm name="mul_ln700_12"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:264  %zext_ln700_55 = zext i16 %mul_ln700_12 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_55"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:265  %mul_ln700_49 = mul i16 %zext_ln321_1, %zext_ln321_1

]]></Node>
<StgValue><ssdm name="mul_ln700_49"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:266  %zext_ln700_57 = zext i16 %mul_ln700_49 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_57"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:267  %mul_ln700_50 = mul i16 %zext_ln321_1, %zext_ln321

]]></Node>
<StgValue><ssdm name="mul_ln700_50"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:268  %zext_ln700_59 = zext i16 %mul_ln700_50 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_59"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:269  %mul_ln700_13 = mul i16 %zext_ln209_24, %zext_ln209_24

]]></Node>
<StgValue><ssdm name="mul_ln700_13"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:270  %zext_ln700_61 = zext i16 %mul_ln700_13 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_61"/></StgValue>
</operation>

<operation id="764" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:271  %mul_ln700_51 = mul i16 %zext_ln209_25, %zext_ln209_25

]]></Node>
<StgValue><ssdm name="mul_ln700_51"/></StgValue>
</operation>

<operation id="765" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:272  %zext_ln700_62 = zext i16 %mul_ln700_51 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_62"/></StgValue>
</operation>

<operation id="766" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:273  %mul_ln700_52 = mul i16 %zext_ln209_25, %zext_ln209_24

]]></Node>
<StgValue><ssdm name="mul_ln700_52"/></StgValue>
</operation>

<operation id="767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:274  %zext_ln700_64 = zext i16 %mul_ln700_52 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_64"/></StgValue>
</operation>

<operation id="768" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:277  %mul_ln700_53 = mul i16 %zext_ln209_27, %zext_ln209_27

]]></Node>
<StgValue><ssdm name="mul_ln700_53"/></StgValue>
</operation>

<operation id="769" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:278  %zext_ln700_66 = zext i16 %mul_ln700_53 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_66"/></StgValue>
</operation>

<operation id="770" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:279  %mul_ln700_54 = mul i16 %zext_ln209_27, %zext_ln209_26

]]></Node>
<StgValue><ssdm name="mul_ln700_54"/></StgValue>
</operation>

<operation id="771" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:280  %zext_ln700_67 = zext i16 %mul_ln700_54 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_67"/></StgValue>
</operation>

<operation id="772" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:284  %add_ln700_25 = add i17 %zext_ln700_49, %zext_ln700_46

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="773" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:287  %add_ln700_27 = add i17 %zext_ln700_55, %zext_ln700_52

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="774" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:290  %zext_ln700_71 = zext i17 %add_ln700_28 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_71"/></StgValue>
</operation>

<operation id="775" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:291  %add_ln700_29 = add i18 %zext_ln700_61, %zext_ln700_71

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="776" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:298  %zext_ln700_74 = zext i16 %mul_ln700_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_74"/></StgValue>
</operation>

<operation id="777" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:300  %add_ln700_33 = add i17 %zext_ln700_50, %zext_ln700_47

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="778" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:303  %add_ln700_35 = add i17 %zext_ln700_57, %zext_ln700_53

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="779" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:305  %add_ln700_36 = add i17 %zext_ln700_74, %zext_ln700_66

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:306  %zext_ln700_77 = zext i17 %add_ln700_36 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_77"/></StgValue>
</operation>

<operation id="781" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:307  %add_ln700_37 = add i18 %zext_ln700_62, %zext_ln700_77

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="782" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:314  %zext_ln700_82 = zext i16 %mul_ln700_56 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_82"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:319  %add_ln700_43 = add i17 %zext_ln700_59, %zext_ln700_54

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:321  %add_ln700_45 = add i17 %zext_ln700_82, %zext_ln700_67

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:322  %zext_ln700_85 = zext i17 %add_ln700_45 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_85"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:323  %add_ln700_46 = add i18 %zext_ln700_64, %zext_ln700_85

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:12  %buf_cop_A_4_V_8_loa_1 = load i8* %buf_cop_A_4_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_8_loa_1"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:13  %buf_cop_A_4_V_9_loa_1 = load i8* %buf_cop_A_4_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_9_loa_1"/></StgValue>
</operation>

<operation id="789" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:22  %buf_cop_B_4_V_6_loa_1 = load i8* %buf_cop_B_4_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_6_loa_1"/></StgValue>
</operation>

<operation id="790" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:26  %buf_cop_B_4_V_7_loa_1 = load i8* %buf_cop_B_4_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_7_loa_1"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:55  %buf_cop_A_4_V_13 = select i1 %icmp_ln879_3, i8 %buf_cop_A_4_V_12, i8 %buf_cop_A_4_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_13"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:56  %buf_cop_B_4_V_10 = select i1 %icmp_ln879_3, i8 %buf_cop_B_4_V_9, i8 %buf_cop_B_4_V_7_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_10"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:57  %buf_cop_A_4_V_14 = select i1 %icmp_ln879_3, i8 %buf_cop_A_4_V_12, i8 %buf_cop_A_4_V_9_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_14"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:58  %buf_cop_B_4_V_11 = select i1 %icmp_ln879_3, i8 %buf_cop_B_4_V_9, i8 %buf_cop_B_4_V_6_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_11"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:62  store i8 %buf_cop_B_4_V_10, i8* %buf_cop_B_4_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:67  store i8 %buf_cop_B_4_V_11, i8* %buf_cop_B_4_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="797" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:84  store i8 %buf_cop_A_4_V_14, i8* %buf_cop_A_4_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:85  store i8 %buf_cop_A_4_V_13, i8* %buf_cop_A_4_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:13  %buf_cop_A_3_V_8_loa = load i8* %buf_cop_A_3_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_8_loa"/></StgValue>
</operation>

<operation id="800" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:14  %buf_cop_A_3_V_9_loa = load i8* %buf_cop_A_3_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_9_loa"/></StgValue>
</operation>

<operation id="801" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:36  %buf_cop_B_3_V_6_loa = load i8* %buf_cop_B_3_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_6_loa"/></StgValue>
</operation>

<operation id="802" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:37  %buf_cop_B_3_V_7_loa = load i8* %buf_cop_B_3_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_7_loa"/></StgValue>
</operation>

<operation id="803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:118  %zext_ln209_16 = zext i8 %buf_cop_A_1_V_10_lo to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_16"/></StgValue>
</operation>

<operation id="804" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:119  %zext_ln209_17 = zext i8 %buf_cop_B_1_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_17"/></StgValue>
</operation>

<operation id="805" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:134  %zext_ln209_30 = zext i8 %buf_cop_A_3_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_30"/></StgValue>
</operation>

<operation id="806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:135  %zext_ln209_31 = zext i8 %buf_cop_B_3_V_6_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_31"/></StgValue>
</operation>

<operation id="807" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:136  %zext_ln209_32 = zext i8 %buf_cop_A_3_V_9_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_32"/></StgValue>
</operation>

<operation id="808" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:137  %zext_ln209_33 = zext i8 %buf_cop_B_3_V_7_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_33"/></StgValue>
</operation>

<operation id="809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:138  %zext_ln209_34 = zext i8 %buf_cop_A_3_V_10_lo to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_34"/></StgValue>
</operation>

<operation id="810" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:139  %zext_ln209_35 = zext i8 %buf_cop_B_3_V_8_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_35"/></StgValue>
</operation>

<operation id="811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:140  %zext_ln209_36 = zext i8 %buf_cop_A_3_V_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_36"/></StgValue>
</operation>

<operation id="812" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:141  %zext_ln209_37 = zext i8 %buf_cop_B_3_V_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_37"/></StgValue>
</operation>

<operation id="813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:150  %zext_ln209_46 = zext i8 %buf_cop_A_4_V_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_46"/></StgValue>
</operation>

<operation id="814" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:151  %zext_ln700 = zext i8 %buf_cop_B_4_V_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="815" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:220  %zext_ln700_29 = zext i19 %add_ln700_15 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_29"/></StgValue>
</operation>

<operation id="816" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:229  %zext_ln700_31 = zext i19 %add_ln700_19 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="817" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:238  %zext_ln700_33 = zext i19 %add_ln700_20 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_33"/></StgValue>
</operation>

<operation id="818" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:239  %mul_ln700_8 = mul i16 %zext_ln209_16, %zext_ln209_16

]]></Node>
<StgValue><ssdm name="mul_ln700_8"/></StgValue>
</operation>

<operation id="819" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="16">
<![CDATA[
_ifconv:240  %zext_ln700_34 = zext i16 %mul_ln700_8 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_34"/></StgValue>
</operation>

<operation id="820" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:241  %mul_ln700_41 = mul i16 %zext_ln209_17, %zext_ln209_17

]]></Node>
<StgValue><ssdm name="mul_ln700_41"/></StgValue>
</operation>

<operation id="821" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="16">
<![CDATA[
_ifconv:242  %zext_ln700_35 = zext i16 %mul_ln700_41 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_35"/></StgValue>
</operation>

<operation id="822" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:243  %mul_ln700_42 = mul i16 %zext_ln209_17, %zext_ln209_16

]]></Node>
<StgValue><ssdm name="mul_ln700_42"/></StgValue>
</operation>

<operation id="823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="16">
<![CDATA[
_ifconv:244  %zext_ln700_36 = zext i16 %mul_ln700_42 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_36"/></StgValue>
</operation>

<operation id="824" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:249  %mul_ln700_44 = mul i16 %zext_ln209_19, %zext_ln209_18

]]></Node>
<StgValue><ssdm name="mul_ln700_44"/></StgValue>
</operation>

<operation id="825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:250  %zext_ln700_48 = zext i16 %mul_ln700_44 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_48"/></StgValue>
</operation>

<operation id="826" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:256  %zext_ln700_51 = zext i16 %mul_ln700_46 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_51"/></StgValue>
</operation>

<operation id="827" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:283  %add_ln700_24 = add i20 %zext_ln700_34, %zext_ln700_29

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="828" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="20" op_0_bw="17">
<![CDATA[
_ifconv:285  %zext_ln700_69 = zext i17 %add_ln700_25 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_69"/></StgValue>
</operation>

<operation id="829" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:286  %add_ln700_26 = add i20 %add_ln700_24, %zext_ln700_69

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="830" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="19" op_0_bw="17">
<![CDATA[
_ifconv:288  %zext_ln700_70 = zext i17 %add_ln700_27 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_70"/></StgValue>
</operation>

<operation id="831" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:292  %zext_ln700_72 = zext i18 %add_ln700_29 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_72"/></StgValue>
</operation>

<operation id="832" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:293  %add_ln700_30 = add i19 %zext_ln700_70, %zext_ln700_72

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="833" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:294  %zext_ln700_73 = zext i19 %add_ln700_30 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_73"/></StgValue>
</operation>

<operation id="834" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:295  %add_ln700_31 = add i20 %add_ln700_26, %zext_ln700_73

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="835" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:299  %add_ln700_32 = add i20 %zext_ln700_35, %zext_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="836" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="17">
<![CDATA[
_ifconv:301  %zext_ln700_75 = zext i17 %add_ln700_33 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_75"/></StgValue>
</operation>

<operation id="837" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:302  %add_ln700_34 = add i20 %add_ln700_32, %zext_ln700_75

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="838" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="19" op_0_bw="17">
<![CDATA[
_ifconv:304  %zext_ln700_76 = zext i17 %add_ln700_35 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_76"/></StgValue>
</operation>

<operation id="839" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:308  %zext_ln700_78 = zext i18 %add_ln700_37 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_78"/></StgValue>
</operation>

<operation id="840" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:309  %add_ln700_38 = add i19 %zext_ln700_76, %zext_ln700_78

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="841" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:310  %zext_ln700_81 = zext i19 %add_ln700_38 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_81"/></StgValue>
</operation>

<operation id="842" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:311  %add_ln700_39 = add i20 %add_ln700_34, %zext_ln700_81

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="843" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:315  %add_ln700_40 = add i20 %zext_ln700_36, %zext_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="844" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:316  %add_ln700_41 = add i17 %zext_ln700_51, %zext_ln700_48

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="845" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="20" op_0_bw="17">
<![CDATA[
_ifconv:317  %zext_ln700_83 = zext i17 %add_ln700_41 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_83"/></StgValue>
</operation>

<operation id="846" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:318  %add_ln700_42 = add i20 %add_ln700_40, %zext_ln700_83

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="847" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="19" op_0_bw="17">
<![CDATA[
_ifconv:320  %zext_ln700_84 = zext i17 %add_ln700_43 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_84"/></StgValue>
</operation>

<operation id="848" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:324  %zext_ln700_86 = zext i18 %add_ln700_46 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_86"/></StgValue>
</operation>

<operation id="849" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:325  %add_ln700_47 = add i19 %zext_ln700_84, %zext_ln700_86

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="850" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:326  %zext_ln700_87 = zext i19 %add_ln700_47 to i20

]]></Node>
<StgValue><ssdm name="zext_ln700_87"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:327  %add_ln700_44 = add i20 %add_ln700_42, %zext_ln700_87

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:329  %mul_ln700_16 = mul i16 %zext_ln209_30, %zext_ln209_30

]]></Node>
<StgValue><ssdm name="mul_ln700_16"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:330  %zext_ln700_88 = zext i16 %mul_ln700_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_88"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:331  %mul_ln700_57 = mul i16 %zext_ln209_31, %zext_ln209_31

]]></Node>
<StgValue><ssdm name="mul_ln700_57"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:332  %zext_ln700_89 = zext i16 %mul_ln700_57 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_89"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:335  %mul_ln700_17 = mul i16 %zext_ln209_32, %zext_ln209_32

]]></Node>
<StgValue><ssdm name="mul_ln700_17"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:336  %zext_ln700_90 = zext i16 %mul_ln700_17 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_90"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:337  %mul_ln700_59 = mul i16 %zext_ln209_33, %zext_ln209_33

]]></Node>
<StgValue><ssdm name="mul_ln700_59"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:338  %zext_ln700_91 = zext i16 %mul_ln700_59 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_91"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:345  %mul_ln700_62 = mul i16 %zext_ln209_35, %zext_ln209_34

]]></Node>
<StgValue><ssdm name="mul_ln700_62"/></StgValue>
</operation>

<operation id="861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:346  %zext_ln700_95 = zext i16 %mul_ln700_62 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_95"/></StgValue>
</operation>

<operation id="862" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:347  %mul_ln700_19 = mul i16 %zext_ln209_36, %zext_ln209_36

]]></Node>
<StgValue><ssdm name="mul_ln700_19"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:348  %zext_ln700_96 = zext i16 %mul_ln700_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_96"/></StgValue>
</operation>

<operation id="864" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:349  %mul_ln700_63 = mul i16 %zext_ln209_37, %zext_ln209_37

]]></Node>
<StgValue><ssdm name="mul_ln700_63"/></StgValue>
</operation>

<operation id="865" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:350  %zext_ln700_97 = zext i16 %mul_ln700_63 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_97"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:351  %mul_ln700_64 = mul i16 %zext_ln209_37, %zext_ln209_36

]]></Node>
<StgValue><ssdm name="mul_ln700_64"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:352  %zext_ln700_98 = zext i16 %mul_ln700_64 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_98"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:375  %mul_ln700_72 = mul i16 %zext_ln209_45, %zext_ln209_44

]]></Node>
<StgValue><ssdm name="mul_ln700_72"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:376  %zext_ln700_108 = zext i16 %mul_ln700_72 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_108"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:377  %mul_ln700_24 = mul i16 %zext_ln209_46, %zext_ln209_46

]]></Node>
<StgValue><ssdm name="mul_ln700_24"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:378  %zext_ln700_109 = zext i16 %mul_ln700_24 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_109"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:385  %add_ln700_52 = add i17 %zext_ln700_88, %zext_ln700_96

]]></Node>
<StgValue><ssdm name="add_ln700_52"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:387  %add_ln700_53 = add i17 %zext_ln700_109, %zext_ln700_90

]]></Node>
<StgValue><ssdm name="add_ln700_53"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:394  %mul_ln700_73 = mul i16 %zext_ln700, %zext_ln700

]]></Node>
<StgValue><ssdm name="mul_ln700_73"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:395  %zext_ln700_116 = zext i16 %mul_ln700_73 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_116"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:402  %add_ln700_61 = add i17 %zext_ln700_89, %zext_ln700_97

]]></Node>
<StgValue><ssdm name="add_ln700_61"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:404  %add_ln700_62 = add i17 %zext_ln700_116, %zext_ln700_91

]]></Node>
<StgValue><ssdm name="add_ln700_62"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:411  %mul_ln700_74 = mul i16 %zext_ln700, %zext_ln209_46

]]></Node>
<StgValue><ssdm name="mul_ln700_74"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:412  %zext_ln700_123 = zext i16 %mul_ln700_74 to i17

]]></Node>
<StgValue><ssdm name="zext_ln700_123"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:414  %add_ln700_67 = add i17 %zext_ln700_98, %zext_ln700_95

]]></Node>
<StgValue><ssdm name="add_ln700_67"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:421  %add_ln700_72 = add i17 %zext_ln700_123, %zext_ln700_108

]]></Node>
<StgValue><ssdm name="add_ln700_72"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:7  %buf_cop_A_2_V_9_loa_3 = load i8* %buf_cop_A_2_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_9_loa_3"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:8  %buf_cop_A_2_V_10_lo_1 = load i8* %buf_cop_A_2_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_10_lo_1"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:10  %buf_cop_A_3_V_9_loa_1 = load i8* %buf_cop_A_3_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_9_loa_1"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:11  %buf_cop_A_3_V_10_lo_1 = load i8* %buf_cop_A_3_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_10_lo_1"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:14  %buf_cop_A_4_V_10_lo_1 = load i8* %buf_cop_A_4_V_10

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_10_lo_1"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:18  %buf_cop_B_4_V_5_loa_1 = load i8* %buf_cop_B_4_V_5

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_5_loa_1"/></StgValue>
</operation>

<operation id="888" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:24  %buf_cop_B_2_V_7_loa_3 = load i8* %buf_cop_B_2_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_7_loa_3"/></StgValue>
</operation>

<operation id="889" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:25  %buf_cop_B_2_V_8_loa_1 = load i8* %buf_cop_B_2_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_8_loa_1"/></StgValue>
</operation>

<operation id="890" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:28  %buf_cop_B_3_V_7_loa_1 = load i8* %buf_cop_B_3_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_7_loa_1"/></StgValue>
</operation>

<operation id="891" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="icmp_ln879_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8">
<![CDATA[
Col_Loop_end:29  %buf_cop_B_3_V_8_loa_1 = load i8* %buf_cop_B_3_V_8

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_8_loa_1"/></StgValue>
</operation>

<operation id="892" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:45  %buf_cop_A_2_V_14 = select i1 %icmp_ln879_3, i8 %buf_cop_A_2_V_12, i8 %buf_cop_A_2_V_9_loa_3

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_14"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:46  %buf_cop_B_2_V_11 = select i1 %icmp_ln879_3, i8 %buf_cop_B_2_V_9, i8 %buf_cop_B_2_V_7_loa_3

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_11"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:47  %buf_cop_A_2_V_15 = select i1 %icmp_ln879_3, i8 %buf_cop_A_2_V_12, i8 %buf_cop_A_2_V_10_lo_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_15"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:48  %buf_cop_B_2_V_12 = select i1 %icmp_ln879_3, i8 %buf_cop_B_2_V_9, i8 %buf_cop_B_2_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_12"/></StgValue>
</operation>

<operation id="896" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:51  %buf_cop_A_3_V_14 = select i1 %icmp_ln879_3, i8 %buf_cop_A_3_V_12, i8 %buf_cop_A_3_V_9_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_14"/></StgValue>
</operation>

<operation id="897" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:52  %buf_cop_B_3_V_11 = select i1 %icmp_ln879_3, i8 %buf_cop_B_3_V_9, i8 %buf_cop_B_3_V_7_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_11"/></StgValue>
</operation>

<operation id="898" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:53  %buf_cop_A_3_V_15 = select i1 %icmp_ln879_3, i8 %buf_cop_A_3_V_12, i8 %buf_cop_A_3_V_10_lo_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_3_V_15"/></StgValue>
</operation>

<operation id="899" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:54  %buf_cop_B_3_V_12 = select i1 %icmp_ln879_3, i8 %buf_cop_B_3_V_9, i8 %buf_cop_B_3_V_8_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_3_V_12"/></StgValue>
</operation>

<operation id="900" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:59  %buf_cop_A_4_V_15 = select i1 %icmp_ln879_3, i8 %buf_cop_A_4_V_12, i8 %buf_cop_A_4_V_10_lo_1

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_15"/></StgValue>
</operation>

<operation id="901" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:60  %buf_cop_B_4_V_12 = select i1 %icmp_ln879_3, i8 %buf_cop_B_4_V_9, i8 %buf_cop_B_4_V_5_loa_1

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_12"/></StgValue>
</operation>

<operation id="902" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:63  store i8 %buf_cop_B_3_V_9, i8* %buf_cop_B_3_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:64  store i8 %buf_cop_B_3_V_12, i8* %buf_cop_B_3_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:65  store i8 %buf_cop_B_3_V_11, i8* %buf_cop_B_3_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="905" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:68  store i8 %buf_cop_B_2_V_9, i8* %buf_cop_B_2_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:70  store i8 %buf_cop_B_2_V_11, i8* %buf_cop_B_2_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="907" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:77  store i8 %buf_cop_B_4_V_9, i8* %buf_cop_B_4_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="908" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:82  store i8 %buf_cop_A_4_V_12, i8* %buf_cop_A_4_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="909" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:86  store i8 %buf_cop_A_3_V_12, i8* %buf_cop_A_3_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="910" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:87  store i8 %buf_cop_A_3_V_15, i8* %buf_cop_A_3_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="911" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:88  store i8 %buf_cop_A_3_V_14, i8* %buf_cop_A_3_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="912" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:90  store i8 %buf_cop_A_2_V_12, i8* %buf_cop_A_2_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="913" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:92  store i8 %buf_cop_A_2_V_14, i8* %buf_cop_A_2_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:18  %buf_cop_A_4_V_9_loa = load i8* %buf_cop_A_4_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_4_V_9_loa"/></StgValue>
</operation>

<operation id="915" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:29  %buf_cop_B_4_V_6_loa = load i8* %buf_cop_B_4_V_6

]]></Node>
<StgValue><ssdm name="buf_cop_B_4_V_6_loa"/></StgValue>
</operation>

<operation id="916" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:146  %zext_ln209_42 = zext i8 %buf_cop_A_4_V_9_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_42"/></StgValue>
</operation>

<operation id="917" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:147  %zext_ln209_43 = zext i8 %buf_cop_B_4_V_6_loa to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_43"/></StgValue>
</operation>

<operation id="918" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:296  %zext_ln700_56 = zext i20 %add_ln700_31 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_56"/></StgValue>
</operation>

<operation id="919" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:312  %zext_ln700_58 = zext i20 %add_ln700_39 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_58"/></StgValue>
</operation>

<operation id="920" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:328  %zext_ln700_60 = zext i20 %add_ln700_44 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_60"/></StgValue>
</operation>

<operation id="921" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:333  %mul_ln700_58 = mul i16 %zext_ln209_31, %zext_ln209_30

]]></Node>
<StgValue><ssdm name="mul_ln700_58"/></StgValue>
</operation>

<operation id="922" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="21" op_0_bw="16">
<![CDATA[
_ifconv:334  %zext_ln700_63 = zext i16 %mul_ln700_58 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_63"/></StgValue>
</operation>

<operation id="923" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:339  %mul_ln700_60 = mul i16 %zext_ln209_33, %zext_ln209_32

]]></Node>
<StgValue><ssdm name="mul_ln700_60"/></StgValue>
</operation>

<operation id="924" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:340  %zext_ln700_92 = zext i16 %mul_ln700_60 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_92"/></StgValue>
</operation>

<operation id="925" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:341  %mul_ln700_18 = mul i16 %zext_ln209_34, %zext_ln209_34

]]></Node>
<StgValue><ssdm name="mul_ln700_18"/></StgValue>
</operation>

<operation id="926" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:342  %zext_ln700_93 = zext i16 %mul_ln700_18 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_93"/></StgValue>
</operation>

<operation id="927" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:343  %mul_ln700_61 = mul i16 %zext_ln209_35, %zext_ln209_35

]]></Node>
<StgValue><ssdm name="mul_ln700_61"/></StgValue>
</operation>

<operation id="928" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:344  %zext_ln700_94 = zext i16 %mul_ln700_61 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_94"/></StgValue>
</operation>

<operation id="929" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:365  %mul_ln700_22 = mul i16 %zext_ln209_42, %zext_ln209_42

]]></Node>
<StgValue><ssdm name="mul_ln700_22"/></StgValue>
</operation>

<operation id="930" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="21" op_0_bw="16">
<![CDATA[
_ifconv:366  %zext_ln700_79 = zext i16 %mul_ln700_22 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_79"/></StgValue>
</operation>

<operation id="931" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:367  %mul_ln700_69 = mul i16 %zext_ln209_43, %zext_ln209_43

]]></Node>
<StgValue><ssdm name="mul_ln700_69"/></StgValue>
</operation>

<operation id="932" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="21" op_0_bw="16">
<![CDATA[
_ifconv:368  %zext_ln700_80 = zext i16 %mul_ln700_69 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_80"/></StgValue>
</operation>

<operation id="933" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:369  %mul_ln700_70 = mul i16 %zext_ln209_43, %zext_ln209_42

]]></Node>
<StgValue><ssdm name="mul_ln700_70"/></StgValue>
</operation>

<operation id="934" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:370  %zext_ln700_105 = zext i16 %mul_ln700_70 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_105"/></StgValue>
</operation>

<operation id="935" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:379  %add_ln700_48 = add i21 %zext_ln700_79, %zext_ln700_56

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="936" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="19" op_0_bw="17">
<![CDATA[
_ifconv:386  %zext_ln700_112 = zext i17 %add_ln700_52 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_112"/></StgValue>
</operation>

<operation id="937" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:388  %zext_ln700_113 = zext i17 %add_ln700_53 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_113"/></StgValue>
</operation>

<operation id="938" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:389  %add_ln700_54 = add i18 %zext_ln700_93, %zext_ln700_113

]]></Node>
<StgValue><ssdm name="add_ln700_54"/></StgValue>
</operation>

<operation id="939" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:390  %zext_ln700_114 = zext i18 %add_ln700_54 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_114"/></StgValue>
</operation>

<operation id="940" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:391  %add_ln700_55 = add i19 %zext_ln700_112, %zext_ln700_114

]]></Node>
<StgValue><ssdm name="add_ln700_55"/></StgValue>
</operation>

<operation id="941" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:396  %add_ln700_57 = add i21 %zext_ln700_80, %zext_ln700_58

]]></Node>
<StgValue><ssdm name="add_ln700_57"/></StgValue>
</operation>

<operation id="942" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="19" op_0_bw="17">
<![CDATA[
_ifconv:403  %zext_ln700_119 = zext i17 %add_ln700_61 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_119"/></StgValue>
</operation>

<operation id="943" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:405  %zext_ln700_120 = zext i17 %add_ln700_62 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_120"/></StgValue>
</operation>

<operation id="944" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:406  %add_ln700_63 = add i18 %zext_ln700_94, %zext_ln700_120

]]></Node>
<StgValue><ssdm name="add_ln700_63"/></StgValue>
</operation>

<operation id="945" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:407  %zext_ln700_121 = zext i18 %add_ln700_63 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_121"/></StgValue>
</operation>

<operation id="946" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:408  %add_ln700_64 = add i19 %zext_ln700_119, %zext_ln700_121

]]></Node>
<StgValue><ssdm name="add_ln700_64"/></StgValue>
</operation>

<operation id="947" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:413  %add_ln700_66 = add i21 %zext_ln700_63, %zext_ln700_60

]]></Node>
<StgValue><ssdm name="add_ln700_66"/></StgValue>
</operation>

<operation id="948" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:415  %zext_ln700_124 = zext i17 %add_ln700_67 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_124"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:416  %add_ln700_68 = add i18 %zext_ln700_92, %zext_ln700_124

]]></Node>
<StgValue><ssdm name="add_ln700_68"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="19" op_0_bw="17">
<![CDATA[
_ifconv:420  %zext_ln700_126 = zext i17 %add_ln700_70 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_126"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:422  %zext_ln700_127 = zext i17 %add_ln700_72 to i18

]]></Node>
<StgValue><ssdm name="zext_ln700_127"/></StgValue>
</operation>

<operation id="952" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:423  %add_ln700_73 = add i18 %zext_ln700_105, %zext_ln700_127

]]></Node>
<StgValue><ssdm name="add_ln700_73"/></StgValue>
</operation>

<operation id="953" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:424  %zext_ln700_128 = zext i18 %add_ln700_73 to i19

]]></Node>
<StgValue><ssdm name="zext_ln700_128"/></StgValue>
</operation>

<operation id="954" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:425  %add_ln700_74 = add i19 %zext_ln700_126, %zext_ln700_128

]]></Node>
<StgValue><ssdm name="add_ln700_74"/></StgValue>
</operation>

<operation id="955" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:72  store i8 %buf_cop_B_4_V_12, i8* %buf_cop_B_4_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="956" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
Col_Loop_end:83  store i8 %buf_cop_A_4_V_15, i8* %buf_cop_A_4_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="957" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="21" op_0_bw="18">
<![CDATA[
_ifconv:383  %zext_ln700_111 = zext i18 %add_ln700_50 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_111"/></StgValue>
</operation>

<operation id="958" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:384  %add_ln700_51 = add i21 %add_ln700_48, %zext_ln700_111

]]></Node>
<StgValue><ssdm name="add_ln700_51"/></StgValue>
</operation>

<operation id="959" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:392  %zext_ln700_115 = zext i19 %add_ln700_55 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_115"/></StgValue>
</operation>

<operation id="960" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:393  %add_ln700_56 = add i21 %add_ln700_51, %zext_ln700_115

]]></Node>
<StgValue><ssdm name="add_ln700_56"/></StgValue>
</operation>

<operation id="961" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="21" op_0_bw="18">
<![CDATA[
_ifconv:400  %zext_ln700_118 = zext i18 %add_ln700_59 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_118"/></StgValue>
</operation>

<operation id="962" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:401  %add_ln700_60 = add i21 %add_ln700_57, %zext_ln700_118

]]></Node>
<StgValue><ssdm name="add_ln700_60"/></StgValue>
</operation>

<operation id="963" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:409  %zext_ln700_122 = zext i19 %add_ln700_64 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_122"/></StgValue>
</operation>

<operation id="964" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:410  %add_ln700_65 = add i21 %add_ln700_60, %zext_ln700_122

]]></Node>
<StgValue><ssdm name="add_ln700_65"/></StgValue>
</operation>

<operation id="965" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="21" op_0_bw="18">
<![CDATA[
_ifconv:417  %zext_ln700_125 = zext i18 %add_ln700_68 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_125"/></StgValue>
</operation>

<operation id="966" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:418  %add_ln700_69 = add i21 %add_ln700_66, %zext_ln700_125

]]></Node>
<StgValue><ssdm name="add_ln700_69"/></StgValue>
</operation>

<operation id="967" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:426  %zext_ln700_129 = zext i19 %add_ln700_74 to i21

]]></Node>
<StgValue><ssdm name="zext_ln700_129"/></StgValue>
</operation>

<operation id="968" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:427  %add_ln700_71 = add i21 %add_ln700_69, %zext_ln700_129

]]></Node>
<StgValue><ssdm name="add_ln700_71"/></StgValue>
</operation>

<operation id="969" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:428  %icmp_ln879 = icmp eq i21 %add_ln700_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="970" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:429  %icmp_ln879_1 = icmp eq i21 %add_ln700_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="971" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:430  %or_ln203 = or i1 %icmp_ln879, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="972" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:431  %icmp_ln879_2 = icmp eq i21 %add_ln700_56, %add_ln700_65

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="973" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:432  %icmp_ln895_2 = icmp ugt i21 %add_ln700_56, %add_ln700_65

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="974" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:438  br i1 %or_ln203, label %7, label %10

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="975" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8">
<![CDATA[
:12  %buf_cop_A_2_V_9_loa_2 = load i8* %buf_cop_A_2_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_9_loa_2"/></StgValue>
</operation>

<operation id="976" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8">
<![CDATA[
:13  %buf_cop_B_2_V_7_loa_2 = load i8* %buf_cop_B_2_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_7_loa_2"/></StgValue>
</operation>

<operation id="977" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8">
<![CDATA[
:0  %buf_cop_A_2_V_9_loa_1 = load i8* %buf_cop_A_2_V_9

]]></Node>
<StgValue><ssdm name="buf_cop_A_2_V_9_loa_1"/></StgValue>
</operation>

<operation id="978" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="8">
<![CDATA[
:1  %buf_cop_B_2_V_7_loa_1 = load i8* %buf_cop_B_2_V_7

]]></Node>
<StgValue><ssdm name="buf_cop_B_2_V_7_loa_1"/></StgValue>
</operation>

<operation id="979" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln879_2, label %_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0, label %8

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="980" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:61  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str29, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="981" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
Col_Loop_end:69  store i8 %buf_cop_B_2_V_12, i8* %buf_cop_B_2_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="982" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
Col_Loop_end:91  store i8 %buf_cop_A_2_V_15, i8* %buf_cop_A_2_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="983" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:102  br label %4

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="984" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  %select_ln206 = select i1 %icmp_ln895_2, i8 %buf_cop_A_2_V_9_loa_1, i8 %buf_cop_B_2_V_7_loa_1

]]></Node>
<StgValue><ssdm name="select_ln206"/></StgValue>
</operation>

<operation id="985" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="986" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0:0  %zext_ln215_1 = zext i8 %buf_cop_A_2_V_9_loa_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="987" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0:1  %zext_ln1353 = zext i8 %buf_cop_B_2_V_7_loa_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1353"/></StgValue>
</operation>

<operation id="988" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0:2  %add_ln1353 = add i9 %zext_ln215_1, %zext_ln1353

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="989" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0:3  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1353, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="990" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0:4  br label %.preheader.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">
</state>

<state id="22" st_id="22">

<operation id="991" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="42" op_0_bw="21">
<![CDATA[
_ifconv:433  %zext_ln1352 = zext i21 %add_ln700_71 to i42

]]></Node>
<StgValue><ssdm name="zext_ln1352"/></StgValue>
</operation>

<operation id="992" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:434  %ret_V_3 = mul i42 %zext_ln1352, %zext_ln1352

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="993" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="42" op_0_bw="21">
<![CDATA[
_ifconv:435  %zext_ln215 = zext i21 %add_ln700_56 to i42

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="994" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="42" op_0_bw="21">
<![CDATA[
_ifconv:436  %zext_ln1352_1 = zext i21 %add_ln700_65 to i42

]]></Node>
<StgValue><ssdm name="zext_ln1352_1"/></StgValue>
</operation>

<operation id="995" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
_ifconv:437  %ret_V_4 = mul i42 %zext_ln1352_1, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="996" st_id="23" stage="46" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="997" st_id="24" stage="45" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="998" st_id="25" stage="44" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="999" st_id="26" stage="43" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1000" st_id="27" stage="42" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1001" st_id="28" stage="41" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1002" st_id="29" stage="40" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1003" st_id="30" stage="39" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1004" st_id="31" stage="38" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1005" st_id="32" stage="37" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1006" st_id="33" stage="36" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1007" st_id="34" stage="35" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1008" st_id="35" stage="34" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1009" st_id="36" stage="33" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1010" st_id="37" stage="32" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1011" st_id="38" stage="31" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1012" st_id="39" stage="30" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1013" st_id="40" stage="29" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1014" st_id="41" stage="28" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1015" st_id="42" stage="27" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1016" st_id="43" stage="26" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1017" st_id="44" stage="25" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1018" st_id="45" stage="24" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1019" st_id="46" stage="23" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1020" st_id="47" stage="22" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1021" st_id="48" stage="21" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1022" st_id="49" stage="20" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1023" st_id="50" stage="19" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1024" st_id="51" stage="18" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1025" st_id="52" stage="17" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1026" st_id="53" stage="16" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1027" st_id="54" stage="15" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1028" st_id="55" stage="14" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1029" st_id="56" stage="13" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1030" st_id="57" stage="12" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1031" st_id="58" stage="11" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1032" st_id="59" stage="10" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1033" st_id="60" stage="9" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1034" st_id="61" stage="8" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1035" st_id="62" stage="7" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1036" st_id="63" stage="6" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1037" st_id="64" stage="5" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1038" st_id="65" stage="4" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1039" st_id="66" stage="3" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1040" st_id="67" stage="2" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1041" st_id="68" stage="1" lat="46">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:0  %udiv_ln1371 = udiv i42 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="udiv_ln1371"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1042" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="42">
<![CDATA[
:1  %zext_ln212 = zext i42 %udiv_ln1371 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="1043" st_id="69" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:2  %matchDegree = uitofp i64 %zext_ln212 to float

]]></Node>
<StgValue><ssdm name="matchDegree"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1044" st_id="70" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:2  %matchDegree = uitofp i64 %zext_ln212 to float

]]></Node>
<StgValue><ssdm name="matchDegree"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1045" st_id="71" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:2  %matchDegree = uitofp i64 %zext_ln212 to float

]]></Node>
<StgValue><ssdm name="matchDegree"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1046" st_id="72" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:2  %matchDegree = uitofp i64 %zext_ln212 to float

]]></Node>
<StgValue><ssdm name="matchDegree"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1047" st_id="73" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:2  %matchDegree = uitofp i64 %zext_ln212 to float

]]></Node>
<StgValue><ssdm name="matchDegree"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1048" st_id="74" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="64">
<![CDATA[
:2  %matchDegree = uitofp i64 %zext_ln212 to float

]]></Node>
<StgValue><ssdm name="matchDegree"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1049" st_id="75" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_5 = fpext float %matchDegree to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1050" st_id="76" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_5 = fpext float %matchDegree to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1051" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64">
<![CDATA[
:4  %bitcast_ln213 = bitcast double %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln213"/></StgValue>
</operation>

<operation id="1052" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln213, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1053" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="52" op_0_bw="64">
<![CDATA[
:6  %trunc_ln213 = trunc i64 %bitcast_ln213 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="1054" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %icmp_ln213 = icmp ne i11 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="1055" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:8  %icmp_ln213_1 = icmp eq i52 %trunc_ln213, 0

]]></Node>
<StgValue><ssdm name="icmp_ln213_1"/></StgValue>
</operation>

<operation id="1056" st_id="77" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_31 = fcmp olt double %tmp_5, 6.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1057" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_ln213 = or i1 %icmp_ln213_1, %icmp_ln213

]]></Node>
<StgValue><ssdm name="or_ln213"/></StgValue>
</operation>

<operation id="1058" st_id="78" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_31 = fcmp olt double %tmp_5, 6.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1059" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln213 = and i1 %or_ln213, %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln213"/></StgValue>
</operation>

<operation id="1060" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %and_ln213, label %9, label %12

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="1061" st_id="78" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fsub float 1.000000e+00, %matchDegree

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1062" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_2, label %_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0, label %11

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1063" st_id="79" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fsub float 1.000000e+00, %matchDegree

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1064" st_id="80" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fsub float 1.000000e+00, %matchDegree

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1065" st_id="81" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fsub float 1.000000e+00, %matchDegree

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1066" st_id="82" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fsub float 1.000000e+00, %matchDegree

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">
</state>

<state id="84" st_id="84">

<operation id="1067" st_id="84" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_8 = fpext float %tmp_7 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1068" st_id="85" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_8 = fpext float %tmp_7 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1069" st_id="86" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_9 = fmul double %tmp_8, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1070" st_id="87" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_9 = fmul double %tmp_8, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1071" st_id="88" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_9 = fmul double %tmp_8, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1072" st_id="89" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_9 = fmul double %tmp_8, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1073" st_id="90" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_9 = fmul double %tmp_8, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1074" st_id="91" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_9 = fmul double %tmp_8, 2.500000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1075" st_id="92" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_s = fsub double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1076" st_id="93" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_s = fsub double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1077" st_id="94" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_s = fsub double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1078" st_id="95" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_s = fsub double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1079" st_id="96" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_s = fsub double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1080" st_id="97" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1081" st_id="98" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1082" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln257 = icmp ult i8 %buf_cop_A_2_V_9_loa_2, %buf_cop_B_2_V_7_loa_2

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1083" st_id="99" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1084" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7  %select_ln257 = select i1 %icmp_ln257, i8 %buf_cop_A_2_V_9_loa_2, i8 %buf_cop_B_2_V_7_loa_2

]]></Node>
<StgValue><ssdm name="select_ln257"/></StgValue>
</operation>

<operation id="1085" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="8">
<![CDATA[
:8  %zext_ln257 = zext i8 %select_ln257 to i32

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="1086" st_id="99" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_2 = sitofp i32 %zext_ln257 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1087" st_id="100" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1088" st_id="100" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_2 = sitofp i32 %zext_ln257 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1089" st_id="101" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1090" st_id="101" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_2 = sitofp i32 %zext_ln257 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1091" st_id="102" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_1 = fmul double %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1092" st_id="102" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_2 = sitofp i32 %zext_ln257 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1093" st_id="103" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="64">
<![CDATA[
:5  %wMin = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="wMin"/></StgValue>
</operation>

<operation id="1094" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln251 = icmp ugt i8 %buf_cop_A_2_V_9_loa_2, %buf_cop_B_2_V_7_loa_2

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="1095" st_id="103" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_2 = sitofp i32 %zext_ln257 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1096" st_id="104" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="64">
<![CDATA[
:5  %wMin = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="wMin"/></StgValue>
</operation>

<operation id="1097" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10  %select_ln251 = select i1 %icmp_ln251, i8 %buf_cop_A_2_V_9_loa_2, i8 %buf_cop_B_2_V_7_loa_2

]]></Node>
<StgValue><ssdm name="select_ln251"/></StgValue>
</operation>

<operation id="1098" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="8">
<![CDATA[
:11  %zext_ln251 = zext i8 %select_ln251 to i32

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="1099" st_id="104" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_2 = sitofp i32 %zext_ln257 to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1100" st_id="104" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4 = sitofp i32 %zext_ln251 to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1101" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  %select_ln216 = select i1 %icmp_ln895_2, i8 %buf_cop_A_2_V_9_loa_2, i8 %buf_cop_B_2_V_7_loa_2

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>

<operation id="1102" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="1103" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0:0  %zext_ln215_2 = zext i8 %buf_cop_A_2_V_9_loa_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="1104" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0:1  %zext_ln1353_1 = zext i8 %buf_cop_B_2_V_7_loa_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1353_1"/></StgValue>
</operation>

<operation id="1105" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0:2  %add_ln1353_1 = add i9 %zext_ln215_2, %zext_ln1353_1

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="1106" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0:3  %trunc_ln231_1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln1353_1, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln231_1"/></StgValue>
</operation>

<operation id="1107" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0:4  br label %.preheader.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1108" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3 = fmul float %tmp_2, %wMin

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1109" st_id="105" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4 = sitofp i32 %zext_ln251 to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1110" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_10 = fsub float 1.000000e+00, %wMin

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1111" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3 = fmul float %tmp_2, %wMin

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1112" st_id="106" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4 = sitofp i32 %zext_ln251 to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1113" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_10 = fsub float 1.000000e+00, %wMin

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1114" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3 = fmul float %tmp_2, %wMin

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1115" st_id="107" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4 = sitofp i32 %zext_ln251 to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1116" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_10 = fsub float 1.000000e+00, %wMin

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1117" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3 = fmul float %tmp_2, %wMin

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1118" st_id="108" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4 = sitofp i32 %zext_ln251 to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1119" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_10 = fsub float 1.000000e+00, %wMin

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1120" st_id="109" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_4 = sitofp i32 %zext_ln251 to float

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1121" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_10 = fsub float 1.000000e+00, %wMin

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1122" st_id="110" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_11 = fmul float %tmp_4, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1123" st_id="111" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_11 = fmul float %tmp_4, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1124" st_id="112" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_11 = fmul float %tmp_4, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1125" st_id="113" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_11 = fmul float %tmp_4, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">
</state>

<state id="115" st_id="115">

<operation id="1126" st_id="115" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %x_assign = fadd float %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1127" st_id="116" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %x_assign = fadd float %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1128" st_id="117" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %x_assign = fadd float %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1129" st_id="118" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %x_assign = fadd float %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1130" st_id="119" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %x_assign = fadd float %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="1131" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32">
<![CDATA[
:18  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1132" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="1133" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="23" op_0_bw="32">
<![CDATA[
:20  %tmp_V_9 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1134" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:21  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="1135" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="55" op_0_bw="25">
<![CDATA[
:22  %zext_ln682 = zext i25 %mantissa_V to i55

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="1136" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="8">
<![CDATA[
:23  %zext_ln339 = zext i8 %tmp_V_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="1137" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:24  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="1138" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:25  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="1139" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %sub_ln1311 = sub i8 127, %tmp_V_8

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="1140" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="8">
<![CDATA[
:27  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="1141" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:28  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="1142" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="9">
<![CDATA[
:29  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="1143" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="25" op_0_bw="9">
<![CDATA[
:30  %sext_ln1311_2 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="1144" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="55" op_0_bw="32">
<![CDATA[
:31  %zext_ln1287 = zext i32 %sext_ln1311_1 to i55

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="1145" st_id="120" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:32  %r_V = lshr i25 %mantissa_V, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1146" st_id="120" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:33  %r_V_1 = shl i55 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="1147" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:34  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1148" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="1">
<![CDATA[
:35  %zext_ln662 = zext i1 %tmp_36 to i8

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="1149" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %r_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1150" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  %val_V = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_33

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1151" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
<literal name="or_ln203" val="0"/>
<literal name="and_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.preheader.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
.preheader.i.i.1:0  %tmp_V_7 = phi i8 [ %trunc_ln3, %_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit9.i.i.0 ], [ %val_V, %12 ], [ %trunc_ln231_1, %_ZrsILi33ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.0 ], [ %select_ln206, %8 ], [ %select_ln216, %11 ]

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="1153" st_id="121" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_out_mat_V_V, i8 %tmp_V_7)

]]></Node>
<StgValue><ssdm name="write_ln307"/></StgValue>
</operation>

<operation id="1154" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1155" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1156" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_end:1  %row_V = add i13 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>

<operation id="1157" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:2  br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
