Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,1921
design__instance__area,16513.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014189650537446141
power__switching__total,0.0007151961326599121
power__leakage__total,1.883594080709372E-8
power__total,0.0021341799292713404
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29132472259134057
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2929782332998305
timing__hold__ws__corner:nom_tt_025C_1v80,0.31432590753240824
timing__setup__ws__corner:nom_tt_025C_1v80,3.3225734215486966
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314326
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.322573
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.309320661173357
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3112090395693489
timing__hold__ws__corner:nom_ss_100C_1v60,0.7556085970788478
timing__setup__ws__corner:nom_ss_100C_1v60,-0.2225775182717735
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1.9976065811358226
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.2225775182717735
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.865359
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,10
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.222578
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,10
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2808068579366349
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.28248762462115024
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11748541361193418
timing__setup__ws__corner:nom_ff_n40C_1v95,4.69727914304991
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117485
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,4.697279
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,18
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27743072513441747
clock__skew__worst_setup,0.278645919780389
timing__hold__ws,0.11490819732083192
timing__setup__ws,-0.3496660837625548
timing__hold__tns,0.0
timing__setup__tns,-3.5939368054375174
timing__hold__wns,0
timing__setup__wns,-0.3496660837625548
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114908
timing__hold_r2r_vio__count,0
timing__setup_vio__count,37
timing__setup_r2r__ws,-0.349666
timing__setup_r2r_vio__count,37
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,1921
design__instance__area__stdcell,16513.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.482066
design__instance__utilization__stdcell,0.482066
design__instance__count__class:buffer,9
design__instance__count__class:inverter,42
design__instance__count__class:sequential_cell,270
design__instance__count__class:multi_input_combinational_cell,845
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2214
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34229.5
design__violations,0
design__instance__count__class:timing_repair_buffer,264
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,16
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,178
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1469
route__net__special,2
route__drc_errors__iter:1,745
route__wirelength__iter:1,40967
route__drc_errors__iter:2,384
route__wirelength__iter:2,40699
route__drc_errors__iter:3,379
route__wirelength__iter:3,40603
route__drc_errors__iter:4,24
route__wirelength__iter:4,40518
route__drc_errors__iter:5,0
route__wirelength__iter:5,40496
route__drc_errors,0
route__wirelength,40496
route__vias,11130
route__vias__singlecut,11130
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,289.09
timing__unannotated_net__count__corner:nom_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2867593743626626
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28795286414788884
timing__hold__ws__corner:min_tt_025C_1v80,0.3106532896630795
timing__setup__ws__corner:min_tt_025C_1v80,3.3922714486490193
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310653
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.392272
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,11
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.302460925977099
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.30360434470249853
timing__hold__ws__corner:min_ss_100C_1v60,0.7868037555293271
timing__setup__ws__corner:min_ss_100C_1v60,-0.10553691552723549
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.8296483734843652
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.10553691552723549
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.857381
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,10
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.105537
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,10
timing__unannotated_net__count__corner:min_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27743072513441747
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.278645919780389
timing__hold__ws__corner:min_ff_n40C_1v95,0.11490819732083192
timing__setup__ws__corner:min_ff_n40C_1v95,4.751025485281273
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114908
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,4.751026
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29482264686280385
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29769607066525344
timing__hold__ws__corner:max_tt_025C_1v80,0.3180181763498286
timing__setup__ws__corner:max_tt_025C_1v80,3.249825389668864
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318018
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.249825
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,18
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3147052429950754
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3189031073922093
timing__hold__ws__corner:max_ss_100C_1v60,0.7307660239326343
timing__setup__ws__corner:max_ss_100C_1v60,-0.3496660837625548
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-3.5939368054375174
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.3496660837625548
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873678
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,17
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.349666
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,17
timing__unannotated_net__count__corner:max_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.283304943079419
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.28621267277429974
timing__hold__ws__corner:max_ff_n40C_1v95,0.12120854663031204
timing__setup__ws__corner:max_ff_n40C_1v95,4.6393743493399
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121209
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,4.639374
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0001094
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000108086
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000175618
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000108086
design_powergrid__voltage__worst,0.000108086
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.0001094
design_powergrid__drop__worst__net:VPWR,0.0001094
design_powergrid__voltage__worst__net:VGND,0.000108086
design_powergrid__drop__worst__net:VGND,0.000108086
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000017799999999999998982758153687200319836847484111785888671875
ir__drop__worst,0.000109000000000000006714247213768231858921353705227375030517578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
