#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug 29 12:28:43 2022
# Process ID: 29631
# Current directory: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1
# Command line: vivado -log design_1_axis_subset_converter_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_1_0.tcl
# Log file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/design_1_axis_subset_converter_1_0.vds
# Journal file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/vivado.jou
# Running On: benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 6, Host memory: 33229 MB
#-----------------------------------------------------------
source design_1_axis_subset_converter_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3154.133 ; gain = 0.023 ; free physical = 9490 ; free virtual = 19048
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_axis_subset_converter_1_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29991
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.133 ; gain = 8.000 ; free physical = 7873 ; free virtual = 17425
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/synth/design_1_axis_subset_converter_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/top_design_1_axis_subset_converter_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_26_core' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/1676/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_26_core' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/1676/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdata_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdata_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tuser_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tuser_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tid_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tid_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdest_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tdest_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tstrb_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tstrb_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tkeep_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tkeep_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_design_1_axis_subset_converter_1_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tlast_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/tlast_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/hdl/top_design_1_axis_subset_converter_1_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_1_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/synth/design_1_axis_subset_converter_1_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tstrb_design_1_axis_subset_converter_1_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.133 ; gain = 8.000 ; free physical = 9310 ; free virtual = 18864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.133 ; gain = 8.000 ; free physical = 9218 ; free virtual = 18772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3162.133 ; gain = 8.000 ; free physical = 9217 ; free virtual = 18771
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.133 ; gain = 0.000 ; free physical = 9198 ; free virtual = 18752
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.164 ; gain = 0.000 ; free physical = 7764 ; free virtual = 17318
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3226.164 ; gain = 0.000 ; free physical = 7754 ; free virtual = 17308
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8779 ; free virtual = 18333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8779 ; free virtual = 18333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8777 ; free virtual = 18331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8766 ; free virtual = 18321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8729 ; free virtual = 18288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 11606 ; free virtual = 21166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 11605 ; free virtual = 21166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 11593 ; free virtual = 21153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 7796 ; free virtual = 17360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 7818 ; free virtual = 17382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 7892 ; free virtual = 17455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 7928 ; free virtual = 17491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 7963 ; free virtual = 17527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 7985 ; free virtual = 17548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8005 ; free virtual = 17568
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3226.164 ; gain = 8.000 ; free physical = 8439 ; free virtual = 18003
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 8434 ; free virtual = 17998
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.164 ; gain = 0.000 ; free physical = 8416 ; free virtual = 17979
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.164 ; gain = 0.000 ; free physical = 9406 ; free virtual = 18970
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4ddbb2fa
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 3226.164 ; gain = 72.031 ; free physical = 9628 ; free virtual = 19192
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/design_1_axis_subset_converter_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_subset_converter_1_0, cache-ID = 2a5fb6947cf05102
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_axis_subset_converter_1_0_synth_1/design_1_axis_subset_converter_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_subset_converter_1_0_utilization_synth.rpt -pb design_1_axis_subset_converter_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:29:39 2022...
