[["Microarchitecture on the MOSFET Diet.", ["Kerry Bernstein"], "https://doi.org/10.1109/MICRO.2003.1253178"], ["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation.", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179"], ["VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power.", ["Hai Li", "Chen-Yong Cher", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2003.1253180"], ["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor.", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181"], ["TLC: Transmission Line Caches.", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2003.1253182"], ["Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures.", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253183"], ["Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches.", ["Se-Hyun Yang", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2003.1253184"], ["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction.", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185"], ["Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data.", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2003.1253186"], ["Power-driven Design of Router Microarchitectures in On-chip Networks.", ["Hangsheng Wang", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2003.1253187"], ["Optimum Power/Performance Pipeline Depth.", ["Allan Hartstein", "Thomas R. Puzak"], "https://doi.org/10.1109/MICRO.2003.1253188"], ["Processor Acceleration Through Automated Instruction Set Customization.", ["Nathan Clark", "Hongtao Zhong", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2003.1253189"], ["The Reconfigurable Streaming Vector Processor (RSVPTM).", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190"], ["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice.", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191"], ["In Memory of Bob Rau.", ["Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.2003.1253192"], ["Generational Cache Management of Code Traces in Dynamic Optimization Systems.", ["Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2003.1253193"], ["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System.", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194"], ["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems.", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195"], ["LLVA: A Low-level Virtual Instruction Set Architecture.", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196"], ["Comparing Program Phase Detection Techniques.", ["Ashutosh S. Dhodapkar", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253197"], ["Using Interaction Costs for Microarchitectural Bottleneck Analysis.", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill", "Chris J. Newburn"], "https://doi.org/10.1109/MICRO.2003.1253198"], ["Fast Path-Based Neural Branch Prediction.", ["Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2003.1253199"], ["Hardware Support for Control Transfers in Code Caches.", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253200"], ["Exploiting Value Locality in Physical Register Files.", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2003.1253201"], ["Macro-op Scheduling: Relaxing Scheduling Loop Constraints.", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2003.1253202"], ["WaveScalar.", ["Steven Swanson", "Ken Michelson", "Andrew Schwerin", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2003.1253203"], ["Universal Mechanisms for Data-Parallel Architectures.", ["Karthikeyan Sankaralingam", "Stephen W. Keckler", "William R. Mark", "Doug Burger"], "https://doi.org/10.1109/MICRO.2003.1253204"], ["Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors.", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2003.1253205"], ["Instruction Replication for Clustered Microarchitectures.", ["Alex Aleta", "Josep M. Codina", "Antonio Gonzalez", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2003.1253206"], ["Efficient Memory Integrity Verification and Encryption for Secure Processors.", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207"], ["Fast Secure Processor for Inhibiting Software Piracy and Tampering.", ["Jun Yang", "Youtao Zhang", "Lan Gao"], "https://doi.org/10.1109/MICRO.2003.1253209"], ["IPStash: a Power-Efficient Memory Architecture for IP-lookup.", ["Stefanos Kaxiras", "Georgios Keramidas"], "https://doi.org/10.1109/MICRO.2003.1253210"], ["Design and Implementation of High-Performance Memory Systems for Future Packet Buffers.", ["Jorge Garcia-Vidal", "Jesus Corbal", "Llorenc Cerda", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2003.1253211"], ["Beating in-order stalls with \"flea-flicker\" two-pass pipelining.", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243"], ["Scalable Hardware Memory Disambiguation for High ILP Processors.", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244"], ["Reducing Design Complexity of the Load/Store Queue.", ["Il Park", "Chong-liang Ooi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253245"], ["Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors.", ["Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/MICRO.2003.1253246"]]