// Seed: 1790049315
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2
);
  wire id_4;
  module_2(
      id_4, id_4, id_4, id_4
  );
  assign id_4 = id_4;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply1 id_4
);
  id_6(
      1'b0 - {id_1 + id_4 * 1{1}}, 1
  ); module_0(
      id_1, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_5;
  assign id_4 = id_5;
  assign id_3 = ~id_4 - 1;
  id_7(
      .id_0(id_1), .id_1(id_1)
  );
endmodule
