
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d8 <.init>:
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	401cc0 <ferror@plt+0x60>
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret

Disassembly of section .plt:

00000000004017f0 <mbrtowc@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 41b000 <ferror@plt+0x193a0>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <mbrtowc@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <fwrite_unlocked@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <strtoul@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <strlen@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <exit@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <error@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <getuid@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <__cxa_atexit@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <setvbuf@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <lseek@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <__fpending@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <stpcpy@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <fileno@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <fclose@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <getpid@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <nl_langinfo@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fopen@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <malloc@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <open@plt>:
  401950:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <getppid@plt>:
  401960:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <strncmp@plt>:
  401970:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <bindtextdomain@plt>:
  401980:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <__libc_start_main@plt>:
  401990:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <__printf_chk@plt>:
  4019a0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <memset@plt>:
  4019b0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <fdopen@plt>:
  4019c0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <gettimeofday@plt>:
  4019d0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <__strtoul_internal@plt>:
  4019e0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <calloc@plt>:
  4019f0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <realloc@plt>:
  401a00:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <strrchr@plt>:
  401a20:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <posix_fadvise@plt>:
  401a50:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <mbsinit@plt>:
  401a60:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <fread_unlocked@plt>:
  401a70:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <memcmp@plt>:
  401a80:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <textdomain@plt>:
  401a90:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <getopt_long@plt>:
  401aa0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <__fprintf_chk@plt>:
  401ab0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <__ctype_b_loc@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <fseeko@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <fread@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <__ctype_get_mb_cur_max@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <getgid@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <freopen@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <fwrite@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <__read_chk@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <fcntl@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <ftello@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <fflush@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <__explicit_bzero_chk@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <memchr@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <__fxstat@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <dcgettext@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <fputs_unlocked@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <__freading@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <dup2@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <iswprint@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__assert_fail@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__errno_location@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <__uflow@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 41c000 <ferror@plt+0x1a3a0>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x217c
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x40, lsl #16
  401ca4:	movk	x3, #0x8590
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x40, lsl #16
  401cb4:	movk	x4, #0x8610
  401cb8:	bl	401990 <__libc_start_main@plt>
  401cbc:	bl	401a40 <abort@plt>
  401cc0:	adrp	x0, 41b000 <ferror@plt+0x193a0>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0x70>
  401ccc:	b	401a30 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401cd8:	add	x0, x0, #0x2a8
  401cdc:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  401ce0:	add	x1, x1, #0x2a8
  401ce4:	cmp	x0, x1
  401ce8:	b.eq	401d1c <ferror@plt+0xbc>  // b.none
  401cec:	stp	x29, x30, [sp, #-32]!
  401cf0:	mov	x29, sp
  401cf4:	adrp	x0, 408000 <ferror@plt+0x63a0>
  401cf8:	ldr	x0, [x0, #1600]
  401cfc:	str	x0, [sp, #24]
  401d00:	mov	x1, x0
  401d04:	cbz	x1, 401d14 <ferror@plt+0xb4>
  401d08:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401d0c:	add	x0, x0, #0x2a8
  401d10:	blr	x1
  401d14:	ldp	x29, x30, [sp], #32
  401d18:	ret
  401d1c:	ret
  401d20:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401d24:	add	x0, x0, #0x2a8
  401d28:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  401d2c:	add	x1, x1, #0x2a8
  401d30:	sub	x0, x0, x1
  401d34:	lsr	x1, x0, #63
  401d38:	add	x0, x1, x0, asr #3
  401d3c:	cmp	xzr, x0, asr #1
  401d40:	b.eq	401d78 <ferror@plt+0x118>  // b.none
  401d44:	stp	x29, x30, [sp, #-32]!
  401d48:	mov	x29, sp
  401d4c:	asr	x1, x0, #1
  401d50:	adrp	x0, 408000 <ferror@plt+0x63a0>
  401d54:	ldr	x0, [x0, #1608]
  401d58:	str	x0, [sp, #24]
  401d5c:	mov	x2, x0
  401d60:	cbz	x2, 401d70 <ferror@plt+0x110>
  401d64:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401d68:	add	x0, x0, #0x2a8
  401d6c:	blr	x2
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	ret
  401d7c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401d80:	ldrb	w0, [x0, #736]
  401d84:	cbnz	w0, 401da8 <ferror@plt+0x148>
  401d88:	stp	x29, x30, [sp, #-16]!
  401d8c:	mov	x29, sp
  401d90:	bl	401cd4 <ferror@plt+0x74>
  401d94:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401d98:	mov	w1, #0x1                   	// #1
  401d9c:	strb	w1, [x0, #736]
  401da0:	ldp	x29, x30, [sp], #16
  401da4:	ret
  401da8:	ret
  401dac:	stp	x29, x30, [sp, #-16]!
  401db0:	mov	x29, sp
  401db4:	bl	401d20 <ferror@plt+0xc0>
  401db8:	ldp	x29, x30, [sp], #16
  401dbc:	ret
  401dc0:	stp	x29, x30, [sp, #-160]!
  401dc4:	mov	x29, sp
  401dc8:	stp	x19, x20, [sp, #16]
  401dcc:	str	x21, [sp, #32]
  401dd0:	mov	w19, w0
  401dd4:	cbz	w0, 401e14 <ferror@plt+0x1b4>
  401dd8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  401ddc:	ldr	x20, [x0, #688]
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401de8:	add	x1, x1, #0x6f8
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	bl	401bd0 <dcgettext@plt>
  401df4:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  401df8:	ldr	x3, [x1, #760]
  401dfc:	mov	x2, x0
  401e00:	mov	w1, #0x1                   	// #1
  401e04:	mov	x0, x20
  401e08:	bl	401ab0 <__fprintf_chk@plt>
  401e0c:	mov	w0, w19
  401e10:	bl	401870 <exit@plt>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401e1c:	add	x1, x1, #0x720
  401e20:	mov	x0, #0x0                   	// #0
  401e24:	bl	401bd0 <dcgettext@plt>
  401e28:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  401e2c:	ldr	x2, [x1, #760]
  401e30:	mov	x4, x2
  401e34:	mov	x3, x2
  401e38:	mov	x1, x0
  401e3c:	mov	w0, #0x1                   	// #1
  401e40:	bl	4019a0 <__printf_chk@plt>
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401e4c:	add	x1, x1, #0x780
  401e50:	mov	x0, #0x0                   	// #0
  401e54:	bl	401bd0 <dcgettext@plt>
  401e58:	adrp	x20, 41c000 <ferror@plt+0x1a3a0>
  401e5c:	ldr	x1, [x20, #712]
  401e60:	bl	401be0 <fputs_unlocked@plt>
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401e6c:	add	x1, x1, #0x7c8
  401e70:	mov	x0, #0x0                   	// #0
  401e74:	bl	401bd0 <dcgettext@plt>
  401e78:	ldr	x1, [x20, #712]
  401e7c:	bl	401be0 <fputs_unlocked@plt>
  401e80:	mov	w2, #0x5                   	// #5
  401e84:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401e88:	add	x1, x1, #0x800
  401e8c:	mov	x0, #0x0                   	// #0
  401e90:	bl	401bd0 <dcgettext@plt>
  401e94:	ldr	x1, [x20, #712]
  401e98:	bl	401be0 <fputs_unlocked@plt>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401ea4:	add	x1, x1, #0x850
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	bl	401bd0 <dcgettext@plt>
  401eb0:	ldr	x1, [x20, #712]
  401eb4:	bl	401be0 <fputs_unlocked@plt>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401ec0:	add	x1, x1, #0x9d0
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	bl	401bd0 <dcgettext@plt>
  401ecc:	ldr	x1, [x20, #712]
  401ed0:	bl	401be0 <fputs_unlocked@plt>
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401edc:	add	x1, x1, #0xa10
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	bl	401bd0 <dcgettext@plt>
  401ee8:	ldr	x1, [x20, #712]
  401eec:	bl	401be0 <fputs_unlocked@plt>
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401ef8:	add	x1, x1, #0xa40
  401efc:	mov	x0, #0x0                   	// #0
  401f00:	bl	401bd0 <dcgettext@plt>
  401f04:	ldr	x1, [x20, #712]
  401f08:	bl	401be0 <fputs_unlocked@plt>
  401f0c:	adrp	x2, 408000 <ferror@plt+0x63a0>
  401f10:	add	x2, x2, #0xd68
  401f14:	ldr	x1, [x2]
  401f18:	ldr	x0, [x2, #8]
  401f1c:	str	x1, [sp, #48]
  401f20:	str	x0, [sp, #56]
  401f24:	ldp	x4, x5, [x2, #16]
  401f28:	stp	x4, x5, [sp, #64]
  401f2c:	ldp	x4, x5, [x2, #32]
  401f30:	stp	x4, x5, [sp, #80]
  401f34:	ldp	x4, x5, [x2, #48]
  401f38:	stp	x4, x5, [sp, #96]
  401f3c:	ldp	x4, x5, [x2, #64]
  401f40:	stp	x4, x5, [sp, #112]
  401f44:	ldp	x4, x5, [x2, #80]
  401f48:	stp	x4, x5, [sp, #128]
  401f4c:	ldp	x2, x3, [x2, #96]
  401f50:	stp	x2, x3, [sp, #144]
  401f54:	add	x20, sp, #0x30
  401f58:	cbz	x1, 401f7c <ferror@plt+0x31c>
  401f5c:	add	x20, sp, #0x30
  401f60:	adrp	x21, 408000 <ferror@plt+0x63a0>
  401f64:	add	x21, x21, #0x6e0
  401f68:	mov	x0, x21
  401f6c:	bl	401ac0 <strcmp@plt>
  401f70:	cbz	w0, 401f7c <ferror@plt+0x31c>
  401f74:	ldr	x1, [x20, #16]!
  401f78:	cbnz	x1, 401f68 <ferror@plt+0x308>
  401f7c:	ldr	x20, [x20, #8]
  401f80:	cbz	x20, 4020d0 <ferror@plt+0x470>
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401f8c:	add	x1, x1, #0xa78
  401f90:	mov	x0, #0x0                   	// #0
  401f94:	bl	401bd0 <dcgettext@plt>
  401f98:	adrp	x3, 408000 <ferror@plt+0x63a0>
  401f9c:	add	x3, x3, #0xa90
  401fa0:	adrp	x2, 408000 <ferror@plt+0x63a0>
  401fa4:	add	x2, x2, #0xab8
  401fa8:	mov	x1, x0
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	bl	4019a0 <__printf_chk@plt>
  401fb4:	mov	x1, #0x0                   	// #0
  401fb8:	mov	w0, #0x5                   	// #5
  401fbc:	bl	401c50 <setlocale@plt>
  401fc0:	cbz	x0, 401fd8 <ferror@plt+0x378>
  401fc4:	mov	x2, #0x3                   	// #3
  401fc8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401fcc:	add	x1, x1, #0xac8
  401fd0:	bl	401970 <strncmp@plt>
  401fd4:	cbnz	w0, 402054 <ferror@plt+0x3f4>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 408000 <ferror@plt+0x63a0>
  401fe0:	add	x1, x1, #0xb18
  401fe4:	mov	x0, #0x0                   	// #0
  401fe8:	bl	401bd0 <dcgettext@plt>
  401fec:	adrp	x21, 408000 <ferror@plt+0x63a0>
  401ff0:	add	x21, x21, #0x6e0
  401ff4:	mov	x3, x21
  401ff8:	adrp	x2, 408000 <ferror@plt+0x63a0>
  401ffc:	add	x2, x2, #0xa90
  402000:	mov	x1, x0
  402004:	mov	w0, #0x1                   	// #1
  402008:	bl	4019a0 <__printf_chk@plt>
  40200c:	mov	w2, #0x5                   	// #5
  402010:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402014:	add	x1, x1, #0xb38
  402018:	mov	x0, #0x0                   	// #0
  40201c:	bl	401bd0 <dcgettext@plt>
  402020:	mov	x1, x0
  402024:	adrp	x3, 409000 <ferror@plt+0x73a0>
  402028:	add	x0, x3, #0x7e8
  40202c:	adrp	x3, 408000 <ferror@plt+0x63a0>
  402030:	add	x3, x3, #0x6e8
  402034:	cmp	x20, x21
  402038:	csel	x3, x3, x0, eq  // eq = none
  40203c:	mov	x2, x20
  402040:	mov	w0, #0x1                   	// #1
  402044:	bl	4019a0 <__printf_chk@plt>
  402048:	b	401e0c <ferror@plt+0x1ac>
  40204c:	adrp	x20, 408000 <ferror@plt+0x63a0>
  402050:	add	x20, x20, #0x6e0
  402054:	mov	w2, #0x5                   	// #5
  402058:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40205c:	add	x1, x1, #0xad0
  402060:	mov	x0, #0x0                   	// #0
  402064:	bl	401bd0 <dcgettext@plt>
  402068:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  40206c:	ldr	x1, [x1, #712]
  402070:	bl	401be0 <fputs_unlocked@plt>
  402074:	b	401fd8 <ferror@plt+0x378>
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402080:	add	x1, x1, #0xb18
  402084:	mov	x0, #0x0                   	// #0
  402088:	bl	401bd0 <dcgettext@plt>
  40208c:	adrp	x20, 408000 <ferror@plt+0x63a0>
  402090:	add	x20, x20, #0x6e0
  402094:	mov	x3, x20
  402098:	adrp	x2, 408000 <ferror@plt+0x63a0>
  40209c:	add	x2, x2, #0xa90
  4020a0:	mov	x1, x0
  4020a4:	mov	w0, #0x1                   	// #1
  4020a8:	bl	4019a0 <__printf_chk@plt>
  4020ac:	mov	w2, #0x5                   	// #5
  4020b0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4020b4:	add	x1, x1, #0xb38
  4020b8:	mov	x0, #0x0                   	// #0
  4020bc:	bl	401bd0 <dcgettext@plt>
  4020c0:	mov	x1, x0
  4020c4:	adrp	x2, 408000 <ferror@plt+0x63a0>
  4020c8:	add	x3, x2, #0x6e8
  4020cc:	b	40203c <ferror@plt+0x3dc>
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4020d8:	add	x1, x1, #0xa78
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	bl	401bd0 <dcgettext@plt>
  4020e4:	adrp	x3, 408000 <ferror@plt+0x63a0>
  4020e8:	add	x3, x3, #0xa90
  4020ec:	adrp	x2, 408000 <ferror@plt+0x63a0>
  4020f0:	add	x2, x2, #0xab8
  4020f4:	mov	x1, x0
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	4019a0 <__printf_chk@plt>
  402100:	mov	x1, #0x0                   	// #0
  402104:	mov	w0, #0x5                   	// #5
  402108:	bl	401c50 <setlocale@plt>
  40210c:	cbz	x0, 402078 <ferror@plt+0x418>
  402110:	mov	x2, #0x3                   	// #3
  402114:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402118:	add	x1, x1, #0xac8
  40211c:	bl	401970 <strncmp@plt>
  402120:	cbnz	w0, 40204c <ferror@plt+0x3ec>
  402124:	mov	w2, #0x5                   	// #5
  402128:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40212c:	add	x1, x1, #0xb18
  402130:	mov	x0, #0x0                   	// #0
  402134:	bl	401bd0 <dcgettext@plt>
  402138:	adrp	x20, 408000 <ferror@plt+0x63a0>
  40213c:	add	x20, x20, #0x6e0
  402140:	mov	x3, x20
  402144:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402148:	add	x2, x2, #0xa90
  40214c:	mov	x1, x0
  402150:	mov	w0, #0x1                   	// #1
  402154:	bl	4019a0 <__printf_chk@plt>
  402158:	mov	w2, #0x5                   	// #5
  40215c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402160:	add	x1, x1, #0xb38
  402164:	mov	x0, #0x0                   	// #0
  402168:	bl	401bd0 <dcgettext@plt>
  40216c:	mov	x1, x0
  402170:	adrp	x3, 408000 <ferror@plt+0x63a0>
  402174:	add	x3, x3, #0x6e8
  402178:	b	40203c <ferror@plt+0x3dc>
  40217c:	stp	x29, x30, [sp, #-272]!
  402180:	mov	x29, sp
  402184:	stp	x19, x20, [sp, #16]
  402188:	stp	x21, x22, [sp, #32]
  40218c:	stp	x23, x24, [sp, #48]
  402190:	stp	x25, x26, [sp, #64]
  402194:	stp	x27, x28, [sp, #80]
  402198:	mov	w21, w0
  40219c:	mov	x20, x1
  4021a0:	ldr	x0, [x1]
  4021a4:	bl	4032b0 <ferror@plt+0x1650>
  4021a8:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4021ac:	add	x1, x1, #0x7e8
  4021b0:	mov	w0, #0x6                   	// #6
  4021b4:	bl	401c50 <setlocale@plt>
  4021b8:	adrp	x19, 408000 <ferror@plt+0x63a0>
  4021bc:	add	x19, x19, #0x668
  4021c0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4021c4:	add	x1, x1, #0xb70
  4021c8:	mov	x0, x19
  4021cc:	bl	401980 <bindtextdomain@plt>
  4021d0:	mov	x0, x19
  4021d4:	bl	401a90 <textdomain@plt>
  4021d8:	adrp	x0, 402000 <ferror@plt+0x3a0>
  4021dc:	add	x0, x0, #0xe34
  4021e0:	bl	408618 <ferror@plt+0x69b8>
  4021e4:	mov	w24, #0x0                   	// #0
  4021e8:	mov	w0, #0xa                   	// #10
  4021ec:	str	w0, [sp, #100]
  4021f0:	mov	x28, #0x0                   	// #0
  4021f4:	mov	x27, #0x0                   	// #0
  4021f8:	mov	x25, #0xffffffffffffffff    	// #-1
  4021fc:	mov	x23, #0x0                   	// #0
  402200:	str	x25, [sp, #112]
  402204:	str	wzr, [sp, #104]
  402208:	mov	w26, #0x0                   	// #0
  40220c:	adrp	x19, 408000 <ferror@plt+0x63a0>
  402210:	add	x19, x19, #0xd68
  402214:	add	x19, x19, #0x70
  402218:	adrp	x22, 408000 <ferror@plt+0x63a0>
  40221c:	add	x22, x22, #0xc38
  402220:	adrp	x0, 408000 <ferror@plt+0x63a0>
  402224:	add	x0, x0, #0xba8
  402228:	str	x0, [sp, #120]
  40222c:	b	402390 <ferror@plt+0x730>
  402230:	cmp	w0, #0x65
  402234:	b.eq	4024fc <ferror@plt+0x89c>  // b.none
  402238:	b.le	40232c <ferror@plt+0x6cc>
  40223c:	cmp	w0, #0x69
  402240:	b.ne	4024f4 <ferror@plt+0x894>  // b.any
  402244:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402248:	ldr	x0, [x0, #696]
  40224c:	str	x0, [sp, #112]
  402250:	mov	w1, #0x2d                  	// #45
  402254:	bl	401b40 <strchr@plt>
  402258:	mov	x23, x0
  40225c:	cmp	x0, #0x0
  402260:	cset	w0, eq  // eq = none
  402264:	str	w0, [sp, #128]
  402268:	ldr	w0, [sp, #104]
  40226c:	cbnz	w0, 4023f4 <ferror@plt+0x794>
  402270:	cbz	x23, 402bfc <ferror@plt+0xf9c>
  402274:	strb	wzr, [x23]
  402278:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40227c:	ldr	x0, [x0, #696]
  402280:	str	x0, [sp, #104]
  402284:	mov	w2, #0x5                   	// #5
  402288:	ldr	x1, [sp, #120]
  40228c:	mov	x0, #0x0                   	// #0
  402290:	bl	401bd0 <dcgettext@plt>
  402294:	adrp	x1, 409000 <ferror@plt+0x73a0>
  402298:	add	x2, x1, #0x7e8
  40229c:	mov	w5, #0x0                   	// #0
  4022a0:	mov	x4, x0
  4022a4:	str	x2, [sp, #136]
  4022a8:	mov	x3, x2
  4022ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4022b0:	mov	x1, #0x0                   	// #0
  4022b4:	ldr	x0, [sp, #104]
  4022b8:	bl	4066c0 <ferror@plt+0x4a60>
  4022bc:	str	x0, [sp, #112]
  4022c0:	mov	w0, #0x2d                  	// #45
  4022c4:	strb	w0, [x23], #1
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	ldr	x1, [sp, #120]
  4022d0:	mov	x0, #0x0                   	// #0
  4022d4:	bl	401bd0 <dcgettext@plt>
  4022d8:	mov	w5, #0x0                   	// #0
  4022dc:	mov	x4, x0
  4022e0:	ldr	x3, [sp, #136]
  4022e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4022e8:	mov	x1, #0x0                   	// #0
  4022ec:	mov	x0, x23
  4022f0:	bl	4066c0 <ferror@plt+0x4a60>
  4022f4:	mov	x23, x0
  4022f8:	ldr	x1, [sp, #112]
  4022fc:	sub	x0, x0, x1
  402300:	cmn	x0, #0x1
  402304:	cset	w0, eq  // eq = none
  402308:	cmp	x1, x23
  40230c:	cset	w1, hi  // hi = pmore
  402310:	eor	w0, w0, w1
  402314:	ldr	w1, [sp, #128]
  402318:	orr	w0, w1, w0
  40231c:	cbnz	w0, 402c30 <ferror@plt+0xfd0>
  402320:	mov	w0, #0x1                   	// #1
  402324:	str	w0, [sp, #104]
  402328:	b	402390 <ferror@plt+0x730>
  40232c:	cmn	w0, #0x3
  402330:	b.ne	40236c <ferror@plt+0x70c>  // b.any
  402334:	mov	x5, #0x0                   	// #0
  402338:	adrp	x4, 408000 <ferror@plt+0x63a0>
  40233c:	add	x4, x4, #0xc28
  402340:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402344:	ldr	x3, [x0, #576]
  402348:	adrp	x2, 408000 <ferror@plt+0x63a0>
  40234c:	add	x2, x2, #0xab8
  402350:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402354:	add	x1, x1, #0x6e0
  402358:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40235c:	ldr	x0, [x0, #712]
  402360:	bl	4061f4 <ferror@plt+0x4594>
  402364:	mov	w0, #0x0                   	// #0
  402368:	bl	401870 <exit@plt>
  40236c:	cmn	w0, #0x2
  402370:	b.ne	4024f4 <ferror@plt+0x894>  // b.any
  402374:	mov	w0, #0x0                   	// #0
  402378:	bl	401dc0 <ferror@plt+0x160>
  40237c:	cmp	w0, #0x6f
  402380:	b.eq	402488 <ferror@plt+0x828>  // b.none
  402384:	cmp	w0, #0x72
  402388:	b.ne	4024f4 <ferror@plt+0x894>  // b.any
  40238c:	mov	w24, #0x1                   	// #1
  402390:	mov	x4, #0x0                   	// #0
  402394:	mov	x3, x19
  402398:	mov	x2, x22
  40239c:	mov	x1, x20
  4023a0:	mov	w0, w21
  4023a4:	bl	401aa0 <getopt_long@plt>
  4023a8:	cmn	w0, #0x1
  4023ac:	b.eq	40250c <ferror@plt+0x8ac>  // b.none
  4023b0:	cmp	w0, #0x6e
  4023b4:	b.eq	402418 <ferror@plt+0x7b8>  // b.none
  4023b8:	b.le	402230 <ferror@plt+0x5d0>
  4023bc:	cmp	w0, #0x7a
  4023c0:	b.eq	402504 <ferror@plt+0x8a4>  // b.none
  4023c4:	b.le	40237c <ferror@plt+0x71c>
  4023c8:	cmp	w0, #0x100
  4023cc:	b.ne	4024f4 <ferror@plt+0x894>  // b.any
  4023d0:	cbz	x28, 4023e8 <ferror@plt+0x788>
  4023d4:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4023d8:	ldr	x1, [x0, #696]
  4023dc:	mov	x0, x28
  4023e0:	bl	401ac0 <strcmp@plt>
  4023e4:	cbnz	w0, 4024d0 <ferror@plt+0x870>
  4023e8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4023ec:	ldr	x28, [x0, #696]
  4023f0:	b	402390 <ferror@plt+0x730>
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4023fc:	add	x1, x1, #0xb88
  402400:	mov	x0, #0x0                   	// #0
  402404:	bl	401bd0 <dcgettext@plt>
  402408:	mov	x2, x0
  40240c:	mov	w1, #0x0                   	// #0
  402410:	mov	w0, #0x1                   	// #1
  402414:	bl	401880 <error@plt>
  402418:	mov	x4, #0x0                   	// #0
  40241c:	add	x3, sp, #0x90
  402420:	mov	w2, #0xa                   	// #10
  402424:	mov	x1, #0x0                   	// #0
  402428:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40242c:	ldr	x0, [x0, #696]
  402430:	bl	40674c <ferror@plt+0x4aec>
  402434:	cbnz	w0, 402448 <ferror@plt+0x7e8>
  402438:	ldr	x0, [sp, #144]
  40243c:	cmp	x25, x0
  402440:	csel	x25, x25, x0, ls  // ls = plast
  402444:	b	402390 <ferror@plt+0x730>
  402448:	cmp	w0, #0x1
  40244c:	b.eq	402390 <ferror@plt+0x730>  // b.none
  402450:	mov	w2, #0x5                   	// #5
  402454:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402458:	add	x1, x1, #0xbc8
  40245c:	mov	x0, #0x0                   	// #0
  402460:	bl	401bd0 <dcgettext@plt>
  402464:	mov	x19, x0
  402468:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40246c:	ldr	x0, [x0, #696]
  402470:	bl	404d68 <ferror@plt+0x3108>
  402474:	mov	x3, x0
  402478:	mov	x2, x19
  40247c:	mov	w1, #0x0                   	// #0
  402480:	mov	w0, #0x1                   	// #1
  402484:	bl	401880 <error@plt>
  402488:	cbz	x27, 4024a0 <ferror@plt+0x840>
  40248c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402490:	ldr	x1, [x0, #696]
  402494:	mov	x0, x27
  402498:	bl	401ac0 <strcmp@plt>
  40249c:	cbnz	w0, 4024ac <ferror@plt+0x84c>
  4024a0:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4024a4:	ldr	x27, [x0, #696]
  4024a8:	b	402390 <ferror@plt+0x730>
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4024b4:	add	x1, x1, #0xbe0
  4024b8:	mov	x0, #0x0                   	// #0
  4024bc:	bl	401bd0 <dcgettext@plt>
  4024c0:	mov	x2, x0
  4024c4:	mov	w1, #0x0                   	// #0
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	401880 <error@plt>
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4024d8:	add	x1, x1, #0xc00
  4024dc:	mov	x0, #0x0                   	// #0
  4024e0:	bl	401bd0 <dcgettext@plt>
  4024e4:	mov	x2, x0
  4024e8:	mov	w1, #0x0                   	// #0
  4024ec:	mov	w0, #0x1                   	// #1
  4024f0:	bl	401880 <error@plt>
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	bl	401dc0 <ferror@plt+0x160>
  4024fc:	mov	w26, #0x1                   	// #1
  402500:	b	402390 <ferror@plt+0x730>
  402504:	str	wzr, [sp, #100]
  402508:	b	402390 <ferror@plt+0x730>
  40250c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402510:	ldr	w19, [x0, #704]
  402514:	sub	w22, w21, w19
  402518:	sbfiz	x21, x19, #3, #32
  40251c:	add	x19, x20, w19, sxtw #3
  402520:	ldr	w0, [sp, #104]
  402524:	ands	w0, w26, w0
  402528:	str	w0, [sp, #136]
  40252c:	b.ne	40259c <ferror@plt+0x93c>  // b.any
  402530:	ldr	w0, [sp, #104]
  402534:	cbz	w0, 4025c8 <ferror@plt+0x968>
  402538:	cmp	w22, #0x0
  40253c:	b.gt	402ce4 <ferror@plt+0x1084>
  402540:	add	x0, x23, #0x1
  402544:	ldr	x1, [sp, #112]
  402548:	sub	x0, x0, x1
  40254c:	str	x0, [sp, #120]
  402550:	mov	x19, #0x0                   	// #0
  402554:	cbz	w24, 402d4c <ferror@plt+0x10ec>
  402558:	mov	x1, #0xffffffffffffffff    	// #-1
  40255c:	mov	x0, x28
  402560:	bl	404db4 <ferror@plt+0x3154>
  402564:	str	x0, [sp, #128]
  402568:	cbnz	x0, 402d44 <ferror@plt+0x10e4>
  40256c:	bl	401c30 <__errno_location@plt>
  402570:	ldr	w19, [x0]
  402574:	mov	x2, x28
  402578:	mov	w1, #0x3                   	// #3
  40257c:	mov	w0, #0x0                   	// #0
  402580:	bl	404bc8 <ferror@plt+0x2f68>
  402584:	mov	x3, x0
  402588:	adrp	x2, 408000 <ferror@plt+0x63a0>
  40258c:	add	x2, x2, #0xc80
  402590:	mov	w1, w19
  402594:	mov	w0, #0x1                   	// #1
  402598:	bl	401880 <error@plt>
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4025a4:	add	x1, x1, #0xc48
  4025a8:	mov	x0, #0x0                   	// #0
  4025ac:	bl	401bd0 <dcgettext@plt>
  4025b0:	mov	x2, x0
  4025b4:	mov	w1, #0x0                   	// #0
  4025b8:	mov	w0, #0x0                   	// #0
  4025bc:	bl	401880 <error@plt>
  4025c0:	mov	w0, #0x1                   	// #1
  4025c4:	bl	401dc0 <ferror@plt+0x160>
  4025c8:	eor	w0, w26, #0x1
  4025cc:	cmp	w22, #0x1
  4025d0:	cset	w1, gt
  4025d4:	tst	w1, w0
  4025d8:	b.ne	402ca4 <ferror@plt+0x1044>  // b.any
  4025dc:	cbnz	w26, 4026ec <ferror@plt+0xa8c>
  4025e0:	cmp	w22, #0x1
  4025e4:	b.ne	402608 <ferror@plt+0x9a8>  // b.any
  4025e8:	ldr	x19, [x20, x21]
  4025ec:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4025f0:	add	x1, x1, #0xc70
  4025f4:	mov	x0, x19
  4025f8:	bl	401ac0 <strcmp@plt>
  4025fc:	cmp	x25, #0x0
  402600:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402604:	b.ne	402760 <ferror@plt+0xb00>  // b.any
  402608:	mov	w1, #0x2                   	// #2
  40260c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402610:	ldr	x0, [x0, #720]
  402614:	bl	402f2c <ferror@plt+0x12cc>
  402618:	eor	w0, w24, #0x1
  40261c:	cmn	x25, #0x1
  402620:	csel	w0, w0, wzr, ne  // ne = any
  402624:	cbz	w0, 4027e8 <ferror@plt+0xb88>
  402628:	cbnz	x25, 40279c <ferror@plt+0xb3c>
  40262c:	mov	x1, #0xffffffffffffffff    	// #-1
  402630:	mov	x0, x28
  402634:	bl	404db4 <ferror@plt+0x3154>
  402638:	str	x0, [sp, #128]
  40263c:	cbz	x0, 40256c <ferror@plt+0x90c>
  402640:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402644:	ldr	x0, [x0, #720]
  402648:	str	x0, [sp, #120]
  40264c:	cmp	x25, #0x400
  402650:	mov	x20, #0x400                 	// #1024
  402654:	csel	x20, x25, x20, ls  // ls = plast
  402658:	mov	x1, #0x18                  	// #24
  40265c:	mov	x0, x20
  402660:	bl	4064ec <ferror@plt+0x488c>
  402664:	mov	x21, x0
  402668:	str	xzr, [sp, #136]
  40266c:	mov	x19, #0x0                   	// #0
  402670:	mov	x22, #0x18                  	// #24
  402674:	cmp	x25, x19
  402678:	b.eq	402934 <ferror@plt+0xcd4>  // b.none
  40267c:	mul	x28, x19, x22
  402680:	ldrb	w2, [sp, #100]
  402684:	ldr	x1, [sp, #120]
  402688:	add	x0, x21, x28
  40268c:	bl	403150 <ferror@plt+0x14f0>
  402690:	str	x0, [sp, #136]
  402694:	cbz	x0, 402998 <ferror@plt+0xd38>
  402698:	add	x19, x19, #0x1
  40269c:	cmp	x19, x20
  4026a0:	b.cc	402674 <ferror@plt+0xa14>  // b.lo, b.ul, b.last
  4026a4:	add	x20, x20, #0x400
  4026a8:	mul	x1, x20, x22
  4026ac:	umulh	x0, x20, x22
  4026b0:	cmp	x0, #0x0
  4026b4:	cset	x0, ne  // ne = any
  4026b8:	cmp	x1, #0x0
  4026bc:	csinc	x0, x0, xzr, ge  // ge = tcont
  4026c0:	cbnz	w0, 402930 <ferror@plt+0xcd0>
  4026c4:	mul	x1, x20, x22
  4026c8:	mov	x0, x21
  4026cc:	bl	406374 <ferror@plt+0x4714>
  4026d0:	mov	x21, x0
  4026d4:	add	x0, x28, #0x18
  4026d8:	mov	x2, #0x6000                	// #24576
  4026dc:	mov	w1, #0x0                   	// #0
  4026e0:	add	x0, x21, x0
  4026e4:	bl	4019b0 <memset@plt>
  4026e8:	b	402674 <ferror@plt+0xa14>
  4026ec:	sxtw	x0, w22
  4026f0:	str	x0, [sp, #120]
  4026f4:	mov	x21, x0
  4026f8:	mov	x20, #0x0                   	// #0
  4026fc:	b	402710 <ferror@plt+0xab0>
  402700:	ldr	x0, [x19, x20, lsl #3]
  402704:	bl	401860 <strlen@plt>
  402708:	add	x21, x21, x0
  40270c:	add	x20, x20, #0x1
  402710:	cmp	w22, w20
  402714:	b.gt	402700 <ferror@plt+0xaa0>
  402718:	mov	x0, x21
  40271c:	bl	4062f8 <ferror@plt+0x4698>
  402720:	mov	x21, x0
  402724:	mov	x20, #0x0                   	// #0
  402728:	b	40274c <ferror@plt+0xaec>
  40272c:	ldr	x1, [x19, x20, lsl #3]
  402730:	mov	x0, x21
  402734:	bl	4018e0 <stpcpy@plt>
  402738:	str	x21, [x19, x20, lsl #3]
  40273c:	mov	x21, x0
  402740:	ldrb	w0, [sp, #100]
  402744:	strb	w0, [x21], #1
  402748:	add	x20, x20, #0x1
  40274c:	cmp	w22, w20
  402750:	b.gt	40272c <ferror@plt+0xacc>
  402754:	ldr	x0, [sp, #120]
  402758:	str	x21, [x19, x0, lsl #3]
  40275c:	b	402554 <ferror@plt+0x8f4>
  402760:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402764:	ldr	x2, [x0, #720]
  402768:	adrp	x1, 408000 <ferror@plt+0x63a0>
  40276c:	add	x1, x1, #0xc78
  402770:	mov	x0, x19
  402774:	bl	402fc4 <ferror@plt+0x1364>
  402778:	cbz	x0, 402860 <ferror@plt+0xc00>
  40277c:	mov	w1, #0x2                   	// #2
  402780:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402784:	ldr	x0, [x0, #720]
  402788:	bl	402f2c <ferror@plt+0x12cc>
  40278c:	eor	w0, w24, #0x1
  402790:	cmn	x25, #0x1
  402794:	csel	w0, w0, wzr, ne  // ne = any
  402798:	cbz	w0, 4027e8 <ferror@plt+0xb88>
  40279c:	add	x2, sp, #0x90
  4027a0:	mov	w1, #0x0                   	// #0
  4027a4:	mov	w0, #0x0                   	// #0
  4027a8:	bl	401bc0 <__fxstat@plt>
  4027ac:	cbnz	w0, 40262c <ferror@plt+0x9cc>
  4027b0:	ldr	w0, [sp, #160]
  4027b4:	mov	w1, #0xd000                	// #53248
  4027b8:	and	w0, w0, w1
  4027bc:	cmp	w0, #0x8, lsl #12
  4027c0:	b.ne	40262c <ferror@plt+0x9cc>  // b.any
  4027c4:	ldr	x19, [sp, #192]
  4027c8:	mov	w2, #0x1                   	// #1
  4027cc:	mov	x1, #0x0                   	// #0
  4027d0:	mov	w0, #0x0                   	// #0
  4027d4:	bl	4018c0 <lseek@plt>
  4027d8:	tbnz	x0, #63, 40262c <ferror@plt+0x9cc>
  4027dc:	sub	x0, x19, x0
  4027e0:	cmp	x0, #0x800, lsl #12
  4027e4:	b.gt	40262c <ferror@plt+0x9cc>
  4027e8:	add	x1, sp, #0x90
  4027ec:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4027f0:	ldr	x0, [x0, #720]
  4027f4:	bl	405b38 <ferror@plt+0x3ed8>
  4027f8:	mov	x20, x0
  4027fc:	cbz	x0, 402890 <ferror@plt+0xc30>
  402800:	ldr	x0, [sp, #144]
  402804:	cbz	x0, 402828 <ferror@plt+0xbc8>
  402808:	add	x1, x20, x0
  40280c:	ldurb	w1, [x1, #-1]
  402810:	ldr	w2, [sp, #100]
  402814:	cmp	w1, w2
  402818:	b.eq	402828 <ferror@plt+0xbc8>  // b.none
  40281c:	add	x1, x0, #0x1
  402820:	str	x1, [sp, #144]
  402824:	strb	w2, [x20, x0]
  402828:	ldr	x21, [sp, #144]
  40282c:	add	x21, x20, x21
  402830:	mov	x0, x20
  402834:	str	xzr, [sp, #120]
  402838:	cmp	x21, x0
  40283c:	b.ls	4028bc <ferror@plt+0xc5c>  // b.plast
  402840:	ldr	x1, [sp, #120]
  402844:	add	x1, x1, #0x1
  402848:	str	x1, [sp, #120]
  40284c:	sub	x2, x21, x0
  402850:	ldr	w1, [sp, #100]
  402854:	bl	401bb0 <memchr@plt>
  402858:	add	x0, x0, #0x1
  40285c:	b	402838 <ferror@plt+0xbd8>
  402860:	bl	401c30 <__errno_location@plt>
  402864:	ldr	w19, [x0]
  402868:	ldr	x2, [x20, x21]
  40286c:	mov	w1, #0x3                   	// #3
  402870:	mov	w0, #0x0                   	// #0
  402874:	bl	404bc8 <ferror@plt+0x2f68>
  402878:	mov	x3, x0
  40287c:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402880:	add	x2, x2, #0xc80
  402884:	mov	w1, w19
  402888:	mov	w0, #0x1                   	// #1
  40288c:	bl	401880 <error@plt>
  402890:	bl	401c30 <__errno_location@plt>
  402894:	ldr	w19, [x0]
  402898:	mov	w2, #0x5                   	// #5
  40289c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4028a0:	add	x1, x1, #0xc88
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	401bd0 <dcgettext@plt>
  4028ac:	mov	x2, x0
  4028b0:	mov	w1, w19
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	bl	401880 <error@plt>
  4028bc:	ldr	x0, [sp, #120]
  4028c0:	add	x0, x0, #0x1
  4028c4:	cmp	xzr, x0, lsr #61
  4028c8:	cset	x1, ne  // ne = any
  4028cc:	tst	x0, #0x1000000000000000
  4028d0:	csinc	w1, w1, wzr, eq  // eq = none
  4028d4:	cbnz	w1, 402904 <ferror@plt+0xca4>
  4028d8:	lsl	x0, x0, #3
  4028dc:	str	x0, [sp, #128]
  4028e0:	bl	4062f8 <ferror@plt+0x4698>
  4028e4:	mov	x19, x0
  4028e8:	str	x20, [x0]
  4028ec:	mov	x22, x0
  4028f0:	ldr	x0, [sp, #128]
  4028f4:	sub	x0, x0, #0x8
  4028f8:	add	x0, x0, x19
  4028fc:	str	x0, [sp, #128]
  402900:	b	402920 <ferror@plt+0xcc0>
  402904:	bl	406584 <ferror@plt+0x4924>
  402908:	sub	x2, x21, x20
  40290c:	ldr	w1, [sp, #100]
  402910:	mov	x0, x20
  402914:	bl	401bb0 <memchr@plt>
  402918:	add	x20, x0, #0x1
  40291c:	str	x20, [x22, #8]!
  402920:	ldr	x0, [sp, #128]
  402924:	cmp	x22, x0
  402928:	b.ne	402908 <ferror@plt+0xca8>  // b.any
  40292c:	b	402554 <ferror@plt+0x8f4>
  402930:	bl	406584 <ferror@plt+0x4924>
  402934:	ldr	x0, [sp, #136]
  402938:	cbz	x0, 402a94 <ferror@plt+0xe34>
  40293c:	add	x0, sp, #0x90
  402940:	bl	403144 <ferror@plt+0x14e4>
  402944:	mov	x20, x25
  402948:	mov	x22, #0x18                  	// #24
  40294c:	add	x28, sp, #0x90
  402950:	mov	x19, x20
  402954:	add	x20, x20, #0x1
  402958:	mov	x1, x19
  40295c:	ldr	x0, [sp, #128]
  402960:	bl	404dd8 <ferror@plt+0x3178>
  402964:	madd	x3, x0, x22, x21
  402968:	cmp	x25, x0
  40296c:	ldrb	w2, [sp, #100]
  402970:	ldr	x1, [sp, #120]
  402974:	csel	x0, x28, x3, ls  // ls = plast
  402978:	bl	403150 <ferror@plt+0x14f0>
  40297c:	cbz	x0, 40298c <ferror@plt+0xd2c>
  402980:	cbnz	x19, 402950 <ferror@plt+0xcf0>
  402984:	mov	x19, #0x1                   	// #1
  402988:	b	402990 <ferror@plt+0xd30>
  40298c:	cbz	x19, 402a70 <ferror@plt+0xe10>
  402990:	add	x0, sp, #0x90
  402994:	bl	403298 <ferror@plt+0x1638>
  402998:	ldr	x0, [sp, #120]
  40299c:	ldr	w0, [x0]
  4029a0:	tbnz	w0, #5, 402a9c <ferror@plt+0xe3c>
  4029a4:	cmp	x25, x19
  4029a8:	csel	x25, x25, x19, ls  // ls = plast
  4029ac:	str	x25, [sp, #120]
  4029b0:	mov	x19, #0x0                   	// #0
  4029b4:	mov	w0, #0x1                   	// #1
  4029b8:	str	w0, [sp, #136]
  4029bc:	cmp	w26, #0x0
  4029c0:	ldr	w0, [sp, #104]
  4029c4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4029c8:	b.eq	402d08 <ferror@plt+0x10a8>  // b.none
  4029cc:	cbz	w24, 402d90 <ferror@plt+0x1130>
  4029d0:	cbz	x27, 4029f0 <ferror@plt+0xd90>
  4029d4:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4029d8:	ldr	x2, [x0, #712]
  4029dc:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4029e0:	add	x1, x1, #0xcf8
  4029e4:	mov	x0, x27
  4029e8:	bl	402fc4 <ferror@plt+0x1364>
  4029ec:	cbz	x0, 402ac8 <ferror@plt+0xe68>
  4029f0:	cbz	x25, 402a50 <ferror@plt+0xdf0>
  4029f4:	ldr	x0, [sp, #120]
  4029f8:	cbz	x0, 402af8 <ferror@plt+0xe98>
  4029fc:	ldr	w0, [sp, #104]
  402a00:	cbz	w0, 402b18 <ferror@plt+0xeb8>
  402a04:	ldr	x0, [sp, #112]
  402a08:	sub	x23, x23, x0
  402a0c:	mov	x19, #0x0                   	// #0
  402a10:	adrp	x20, 408000 <ferror@plt+0x63a0>
  402a14:	add	x20, x20, #0xcc8
  402a18:	mov	w21, #0x1                   	// #1
  402a1c:	mov	x1, x23
  402a20:	ldr	x0, [sp, #128]
  402a24:	bl	404dd8 <ferror@plt+0x3178>
  402a28:	ldr	w3, [sp, #100]
  402a2c:	ldr	x1, [sp, #112]
  402a30:	add	x2, x1, x0
  402a34:	mov	x1, x20
  402a38:	mov	w0, w21
  402a3c:	bl	4019a0 <__printf_chk@plt>
  402a40:	tbnz	w0, #31, 402c78 <ferror@plt+0x1018>
  402a44:	add	x19, x19, #0x1
  402a48:	cmp	x19, x25
  402a4c:	b.ne	402a1c <ferror@plt+0xdbc>  // b.any
  402a50:	mov	w0, #0x0                   	// #0
  402a54:	ldp	x19, x20, [sp, #16]
  402a58:	ldp	x21, x22, [sp, #32]
  402a5c:	ldp	x23, x24, [sp, #48]
  402a60:	ldp	x25, x26, [sp, #64]
  402a64:	ldp	x27, x28, [sp, #80]
  402a68:	ldp	x29, x30, [sp], #272
  402a6c:	ret
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402a78:	add	x1, x1, #0xc98
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	bl	401bd0 <dcgettext@plt>
  402a84:	mov	x2, x0
  402a88:	mov	w1, #0x4b                  	// #75
  402a8c:	mov	w0, #0x1                   	// #1
  402a90:	bl	401880 <error@plt>
  402a94:	mov	x19, x25
  402a98:	b	402998 <ferror@plt+0xd38>
  402a9c:	bl	401c30 <__errno_location@plt>
  402aa0:	ldr	w19, [x0]
  402aa4:	mov	w2, #0x5                   	// #5
  402aa8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402aac:	add	x1, x1, #0xc88
  402ab0:	mov	x0, #0x0                   	// #0
  402ab4:	bl	401bd0 <dcgettext@plt>
  402ab8:	mov	x2, x0
  402abc:	mov	w1, w19
  402ac0:	mov	w0, #0x1                   	// #1
  402ac4:	bl	401880 <error@plt>
  402ac8:	bl	401c30 <__errno_location@plt>
  402acc:	ldr	w19, [x0]
  402ad0:	mov	x2, x27
  402ad4:	mov	w1, #0x3                   	// #3
  402ad8:	mov	w0, #0x0                   	// #0
  402adc:	bl	404bc8 <ferror@plt+0x2f68>
  402ae0:	mov	x3, x0
  402ae4:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402ae8:	add	x2, x2, #0xc80
  402aec:	mov	w1, w19
  402af0:	mov	w0, #0x1                   	// #1
  402af4:	bl	401880 <error@plt>
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402b00:	add	x1, x1, #0xcb0
  402b04:	bl	401bd0 <dcgettext@plt>
  402b08:	mov	x2, x0
  402b0c:	mov	w1, #0x0                   	// #0
  402b10:	mov	w0, #0x1                   	// #1
  402b14:	bl	401880 <error@plt>
  402b18:	mov	x21, #0x0                   	// #0
  402b1c:	ldr	x0, [sp, #120]
  402b20:	sub	x24, x0, #0x1
  402b24:	adrp	x23, 41c000 <ferror@plt+0x1a3a0>
  402b28:	mov	x22, #0x1                   	// #1
  402b2c:	mov	x1, x24
  402b30:	ldr	x0, [sp, #128]
  402b34:	bl	404dd8 <ferror@plt+0x3178>
  402b38:	add	x1, x19, x0, lsl #3
  402b3c:	ldr	x0, [x19, x0, lsl #3]
  402b40:	ldr	x20, [x1, #8]
  402b44:	sub	x20, x20, x0
  402b48:	ldr	x3, [x23, #712]
  402b4c:	mov	x2, x20
  402b50:	mov	x1, x22
  402b54:	bl	401840 <fwrite_unlocked@plt>
  402b58:	cmp	x20, x0
  402b5c:	b.ne	402c78 <ferror@plt+0x1018>  // b.any
  402b60:	add	x21, x21, #0x1
  402b64:	cmp	x25, x21
  402b68:	b.ne	402b2c <ferror@plt+0xecc>  // b.any
  402b6c:	b	402a50 <ferror@plt+0xdf0>
  402b70:	mov	x22, #0x0                   	// #0
  402b74:	mov	x25, #0x18                  	// #24
  402b78:	adrp	x24, 41c000 <ferror@plt+0x1a3a0>
  402b7c:	mov	x23, #0x1                   	// #1
  402b80:	ldr	x0, [sp, #120]
  402b84:	cmp	x0, x22
  402b88:	b.eq	402a50 <ferror@plt+0xdf0>  // b.none
  402b8c:	ldr	x19, [x20, x22, lsl #3]
  402b90:	madd	x19, x19, x25, x21
  402b94:	ldr	x3, [x24, #712]
  402b98:	ldr	x2, [x19, #8]
  402b9c:	mov	x1, x23
  402ba0:	ldr	x0, [x19, #16]
  402ba4:	bl	401840 <fwrite_unlocked@plt>
  402ba8:	ldr	x1, [x19, #8]
  402bac:	cmp	x0, x1
  402bb0:	b.ne	402c78 <ferror@plt+0x1018>  // b.any
  402bb4:	add	x22, x22, #0x1
  402bb8:	b	402b80 <ferror@plt+0xf20>
  402bbc:	mov	x19, #0x0                   	// #0
  402bc0:	adrp	x21, 408000 <ferror@plt+0x63a0>
  402bc4:	add	x21, x21, #0xcc8
  402bc8:	mov	w22, #0x1                   	// #1
  402bcc:	cmp	x19, x25
  402bd0:	b.eq	402a50 <ferror@plt+0xdf0>  // b.none
  402bd4:	ldr	x2, [x20, x19, lsl #3]
  402bd8:	ldr	w3, [sp, #100]
  402bdc:	ldr	x0, [sp, #112]
  402be0:	add	x2, x0, x2
  402be4:	mov	x1, x21
  402be8:	mov	w0, w22
  402bec:	bl	4019a0 <__printf_chk@plt>
  402bf0:	tbnz	w0, #31, 402c78 <ferror@plt+0x1018>
  402bf4:	add	x19, x19, #0x1
  402bf8:	b	402bcc <ferror@plt+0xf6c>
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402c04:	add	x1, x1, #0xba8
  402c08:	mov	x0, #0x0                   	// #0
  402c0c:	bl	401bd0 <dcgettext@plt>
  402c10:	mov	w5, #0x0                   	// #0
  402c14:	mov	x4, x0
  402c18:	adrp	x3, 409000 <ferror@plt+0x73a0>
  402c1c:	add	x3, x3, #0x7e8
  402c20:	mov	x2, #0xffffffffffffffff    	// #-1
  402c24:	mov	x1, #0x0                   	// #0
  402c28:	ldr	x0, [sp, #112]
  402c2c:	bl	4066c0 <ferror@plt+0x4a60>
  402c30:	bl	401c30 <__errno_location@plt>
  402c34:	ldr	w20, [x0]
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402c40:	add	x1, x1, #0xba8
  402c44:	mov	x0, #0x0                   	// #0
  402c48:	bl	401bd0 <dcgettext@plt>
  402c4c:	mov	x19, x0
  402c50:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402c54:	ldr	x0, [x0, #696]
  402c58:	bl	404d68 <ferror@plt+0x3108>
  402c5c:	mov	x4, x0
  402c60:	mov	x3, x19
  402c64:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402c68:	add	x2, x2, #0xbc0
  402c6c:	mov	w1, w20
  402c70:	mov	w0, #0x1                   	// #1
  402c74:	bl	401880 <error@plt>
  402c78:	bl	401c30 <__errno_location@plt>
  402c7c:	ldr	w19, [x0]
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402c88:	add	x1, x1, #0xcd0
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	bl	401bd0 <dcgettext@plt>
  402c94:	mov	x2, x0
  402c98:	mov	w1, w19
  402c9c:	mov	w0, #0x1                   	// #1
  402ca0:	bl	401880 <error@plt>
  402ca4:	mov	w2, #0x5                   	// #5
  402ca8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402cac:	add	x1, x1, #0xce0
  402cb0:	mov	x0, #0x0                   	// #0
  402cb4:	bl	401bd0 <dcgettext@plt>
  402cb8:	mov	x20, x0
  402cbc:	mov	x0, #0x8                   	// #8
  402cc0:	ldr	x0, [x19, x0]
  402cc4:	bl	404d68 <ferror@plt+0x3108>
  402cc8:	mov	x3, x0
  402ccc:	mov	x2, x20
  402cd0:	mov	w1, #0x0                   	// #0
  402cd4:	mov	w0, #0x0                   	// #0
  402cd8:	bl	401880 <error@plt>
  402cdc:	mov	w0, #0x1                   	// #1
  402ce0:	bl	401dc0 <ferror@plt+0x160>
  402ce4:	mov	w2, #0x5                   	// #5
  402ce8:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402cec:	add	x1, x1, #0xce0
  402cf0:	mov	x0, #0x0                   	// #0
  402cf4:	bl	401bd0 <dcgettext@plt>
  402cf8:	mov	x20, x0
  402cfc:	mov	x0, #0x0                   	// #0
  402d00:	b	402cc0 <ferror@plt+0x1060>
  402d04:	mov	x21, #0x0                   	// #0
  402d08:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402d0c:	ldr	x0, [x0, #720]
  402d10:	bl	406f68 <ferror@plt+0x5308>
  402d14:	cbz	w0, 4029cc <ferror@plt+0xd6c>
  402d18:	bl	401c30 <__errno_location@plt>
  402d1c:	ldr	w19, [x0]
  402d20:	mov	w2, #0x5                   	// #5
  402d24:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402d28:	add	x1, x1, #0xc88
  402d2c:	mov	x0, #0x0                   	// #0
  402d30:	bl	401bd0 <dcgettext@plt>
  402d34:	mov	x2, x0
  402d38:	mov	w1, w19
  402d3c:	mov	w0, #0x1                   	// #1
  402d40:	bl	401880 <error@plt>
  402d44:	mov	x21, #0x0                   	// #0
  402d48:	b	4029bc <ferror@plt+0xd5c>
  402d4c:	ldr	x0, [sp, #120]
  402d50:	cmp	x25, x0
  402d54:	csel	x25, x25, x0, ls  // ls = plast
  402d58:	mov	x1, x0
  402d5c:	mov	x0, x25
  402d60:	bl	404f60 <ferror@plt+0x3300>
  402d64:	mov	x1, x0
  402d68:	mov	x0, x28
  402d6c:	bl	404db4 <ferror@plt+0x3154>
  402d70:	str	x0, [sp, #128]
  402d74:	cbz	x0, 40256c <ferror@plt+0x90c>
  402d78:	ldr	w0, [sp, #104]
  402d7c:	orr	w0, w26, w0
  402d80:	str	w0, [sp, #136]
  402d84:	cbz	w0, 402d04 <ferror@plt+0x10a4>
  402d88:	str	w24, [sp, #136]
  402d8c:	mov	x21, #0x0                   	// #0
  402d90:	ldr	x2, [sp, #120]
  402d94:	mov	x1, x25
  402d98:	ldr	x0, [sp, #128]
  402d9c:	bl	404f94 <ferror@plt+0x3334>
  402da0:	mov	x20, x0
  402da4:	cbz	x27, 402dc4 <ferror@plt+0x1164>
  402da8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402dac:	ldr	x2, [x0, #712]
  402db0:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402db4:	add	x1, x1, #0xcf8
  402db8:	mov	x0, x27
  402dbc:	bl	402fc4 <ferror@plt+0x1364>
  402dc0:	cbz	x0, 402ac8 <ferror@plt+0xe68>
  402dc4:	ldr	w0, [sp, #136]
  402dc8:	cbnz	w0, 402b70 <ferror@plt+0xf10>
  402dcc:	ldr	w0, [sp, #104]
  402dd0:	cbnz	w0, 402bbc <ferror@plt+0xf5c>
  402dd4:	mov	x22, #0x0                   	// #0
  402dd8:	adrp	x24, 41c000 <ferror@plt+0x1a3a0>
  402ddc:	mov	x23, #0x1                   	// #1
  402de0:	cmp	x22, x25
  402de4:	b.eq	402a50 <ferror@plt+0xdf0>  // b.none
  402de8:	ldr	x0, [x20, x22, lsl #3]
  402dec:	add	x1, x19, x0, lsl #3
  402df0:	ldr	x0, [x19, x0, lsl #3]
  402df4:	ldr	x21, [x1, #8]
  402df8:	sub	x21, x21, x0
  402dfc:	ldr	x3, [x24, #712]
  402e00:	mov	x2, x21
  402e04:	mov	x1, x23
  402e08:	bl	401840 <fwrite_unlocked@plt>
  402e0c:	cmp	x21, x0
  402e10:	b.ne	402c78 <ferror@plt+0x1018>  // b.any
  402e14:	add	x22, x22, #0x1
  402e18:	b	402de0 <ferror@plt+0x1180>
  402e1c:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  402e20:	str	x0, [x1, #744]
  402e24:	ret
  402e28:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  402e2c:	strb	w0, [x1, #752]
  402e30:	ret
  402e34:	stp	x29, x30, [sp, #-48]!
  402e38:	mov	x29, sp
  402e3c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402e40:	ldr	x0, [x0, #712]
  402e44:	bl	407174 <ferror@plt+0x5514>
  402e48:	cbz	w0, 402e68 <ferror@plt+0x1208>
  402e4c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402e50:	ldrb	w0, [x0, #752]
  402e54:	cbz	w0, 402e80 <ferror@plt+0x1220>
  402e58:	bl	401c30 <__errno_location@plt>
  402e5c:	ldr	w0, [x0]
  402e60:	cmp	w0, #0x20
  402e64:	b.ne	402e80 <ferror@plt+0x1220>  // b.any
  402e68:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402e6c:	ldr	x0, [x0, #688]
  402e70:	bl	407174 <ferror@plt+0x5514>
  402e74:	cbnz	w0, 402f04 <ferror@plt+0x12a4>
  402e78:	ldp	x29, x30, [sp], #48
  402e7c:	ret
  402e80:	stp	x19, x20, [sp, #16]
  402e84:	str	x21, [sp, #32]
  402e88:	mov	w2, #0x5                   	// #5
  402e8c:	adrp	x1, 408000 <ferror@plt+0x63a0>
  402e90:	add	x1, x1, #0xcd0
  402e94:	mov	x0, #0x0                   	// #0
  402e98:	bl	401bd0 <dcgettext@plt>
  402e9c:	mov	x19, x0
  402ea0:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402ea4:	ldr	x20, [x0, #744]
  402ea8:	cbz	x20, 402ee4 <ferror@plt+0x1284>
  402eac:	bl	401c30 <__errno_location@plt>
  402eb0:	ldr	w21, [x0]
  402eb4:	mov	x0, x20
  402eb8:	bl	404b98 <ferror@plt+0x2f38>
  402ebc:	mov	x4, x19
  402ec0:	mov	x3, x0
  402ec4:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402ec8:	add	x2, x2, #0xbc0
  402ecc:	mov	w1, w21
  402ed0:	mov	w0, #0x0                   	// #0
  402ed4:	bl	401880 <error@plt>
  402ed8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402edc:	ldr	w0, [x0, #584]
  402ee0:	bl	401830 <_exit@plt>
  402ee4:	bl	401c30 <__errno_location@plt>
  402ee8:	mov	x3, x19
  402eec:	adrp	x2, 408000 <ferror@plt+0x63a0>
  402ef0:	add	x2, x2, #0xc80
  402ef4:	ldr	w1, [x0]
  402ef8:	mov	w0, #0x0                   	// #0
  402efc:	bl	401880 <error@plt>
  402f00:	b	402ed8 <ferror@plt+0x1278>
  402f04:	stp	x19, x20, [sp, #16]
  402f08:	str	x21, [sp, #32]
  402f0c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  402f10:	ldr	w0, [x0, #584]
  402f14:	bl	401830 <_exit@plt>
  402f18:	stp	x29, x30, [sp, #-16]!
  402f1c:	mov	x29, sp
  402f20:	bl	401a50 <posix_fadvise@plt>
  402f24:	ldp	x29, x30, [sp], #16
  402f28:	ret
  402f2c:	cbz	x0, 402f60 <ferror@plt+0x1300>
  402f30:	stp	x29, x30, [sp, #-32]!
  402f34:	mov	x29, sp
  402f38:	str	x19, [sp, #16]
  402f3c:	mov	w19, w1
  402f40:	bl	4018f0 <fileno@plt>
  402f44:	mov	w3, w19
  402f48:	mov	x2, #0x0                   	// #0
  402f4c:	mov	x1, #0x0                   	// #0
  402f50:	bl	401a50 <posix_fadvise@plt>
  402f54:	ldr	x19, [sp, #16]
  402f58:	ldp	x29, x30, [sp], #32
  402f5c:	ret
  402f60:	ret
  402f64:	stp	x29, x30, [sp, #-32]!
  402f68:	mov	x29, sp
  402f6c:	str	x19, [sp, #16]
  402f70:	mov	w19, w0
  402f74:	mov	w1, #0x0                   	// #0
  402f78:	adrp	x0, 408000 <ferror@plt+0x63a0>
  402f7c:	add	x0, x0, #0xf20
  402f80:	bl	401950 <open@plt>
  402f84:	cmp	w19, w0
  402f88:	b.eq	402fb4 <ferror@plt+0x1354>  // b.none
  402f8c:	mov	w1, w0
  402f90:	mov	w0, #0x0                   	// #0
  402f94:	tbnz	w1, #31, 402fb8 <ferror@plt+0x1358>
  402f98:	mov	w0, w1
  402f9c:	bl	401a10 <close@plt>
  402fa0:	bl	401c30 <__errno_location@plt>
  402fa4:	mov	w1, #0x9                   	// #9
  402fa8:	str	w1, [x0]
  402fac:	mov	w0, #0x0                   	// #0
  402fb0:	b	402fb8 <ferror@plt+0x1358>
  402fb4:	mov	w0, #0x1                   	// #1
  402fb8:	ldr	x19, [sp, #16]
  402fbc:	ldp	x29, x30, [sp], #32
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-64]!
  402fc8:	mov	x29, sp
  402fcc:	stp	x19, x20, [sp, #16]
  402fd0:	stp	x21, x22, [sp, #32]
  402fd4:	stp	x23, x24, [sp, #48]
  402fd8:	mov	x20, x0
  402fdc:	mov	x24, x1
  402fe0:	mov	x19, x2
  402fe4:	mov	x0, x2
  402fe8:	bl	4018f0 <fileno@plt>
  402fec:	cmp	w0, #0x1
  402ff0:	b.eq	4030a8 <ferror@plt+0x1448>  // b.none
  402ff4:	cmp	w0, #0x2
  402ff8:	b.eq	403018 <ferror@plt+0x13b8>  // b.none
  402ffc:	cbz	w0, 4030cc <ferror@plt+0x146c>
  403000:	mov	w1, #0x2                   	// #2
  403004:	mov	w0, w1
  403008:	bl	401c00 <dup2@plt>
  40300c:	cmp	w0, #0x2
  403010:	cset	w23, ne  // ne = any
  403014:	b	40301c <ferror@plt+0x13bc>
  403018:	mov	w23, #0x0                   	// #0
  40301c:	mov	w1, #0x1                   	// #1
  403020:	mov	w0, w1
  403024:	bl	401c00 <dup2@plt>
  403028:	cmp	w0, #0x1
  40302c:	cset	w21, ne  // ne = any
  403030:	mov	w1, #0x0                   	// #0
  403034:	mov	w0, #0x0                   	// #0
  403038:	bl	401c00 <dup2@plt>
  40303c:	cmp	w0, #0x0
  403040:	cset	w22, ne  // ne = any
  403044:	cbnz	w0, 4030b4 <ferror@plt+0x1454>
  403048:	cbnz	w21, 4030dc <ferror@plt+0x147c>
  40304c:	cbz	w23, 403060 <ferror@plt+0x1400>
  403050:	mov	w0, #0x2                   	// #2
  403054:	bl	402f64 <ferror@plt+0x1304>
  403058:	and	w0, w0, #0xff
  40305c:	cbz	w0, 403128 <ferror@plt+0x14c8>
  403060:	mov	x2, x19
  403064:	mov	x1, x24
  403068:	mov	x0, x20
  40306c:	bl	401b30 <freopen@plt>
  403070:	mov	x19, x0
  403074:	bl	401c30 <__errno_location@plt>
  403078:	mov	x20, x0
  40307c:	ldr	w24, [x0]
  403080:	cbnz	w23, 403138 <ferror@plt+0x14d8>
  403084:	cbnz	w21, 403100 <ferror@plt+0x14a0>
  403088:	cbnz	w22, 403114 <ferror@plt+0x14b4>
  40308c:	cbz	x19, 403120 <ferror@plt+0x14c0>
  403090:	mov	x0, x19
  403094:	ldp	x19, x20, [sp, #16]
  403098:	ldp	x21, x22, [sp, #32]
  40309c:	ldp	x23, x24, [sp, #48]
  4030a0:	ldp	x29, x30, [sp], #64
  4030a4:	ret
  4030a8:	mov	w23, #0x0                   	// #0
  4030ac:	mov	w21, #0x0                   	// #0
  4030b0:	b	403030 <ferror@plt+0x13d0>
  4030b4:	mov	w0, #0x0                   	// #0
  4030b8:	bl	402f64 <ferror@plt+0x1304>
  4030bc:	and	w0, w0, #0xff
  4030c0:	cbnz	w0, 403048 <ferror@plt+0x13e8>
  4030c4:	mov	x19, #0x0                   	// #0
  4030c8:	b	403074 <ferror@plt+0x1414>
  4030cc:	mov	w23, #0x0                   	// #0
  4030d0:	mov	w21, #0x0                   	// #0
  4030d4:	mov	w22, #0x0                   	// #0
  4030d8:	b	403048 <ferror@plt+0x13e8>
  4030dc:	mov	w0, #0x1                   	// #1
  4030e0:	bl	402f64 <ferror@plt+0x1304>
  4030e4:	and	w0, w0, #0xff
  4030e8:	cbnz	w0, 40304c <ferror@plt+0x13ec>
  4030ec:	bl	401c30 <__errno_location@plt>
  4030f0:	mov	x20, x0
  4030f4:	ldr	w24, [x0]
  4030f8:	mov	x19, #0x0                   	// #0
  4030fc:	cbnz	w23, 40310c <ferror@plt+0x14ac>
  403100:	mov	w0, #0x1                   	// #1
  403104:	bl	401a10 <close@plt>
  403108:	b	403088 <ferror@plt+0x1428>
  40310c:	mov	x19, #0x0                   	// #0
  403110:	b	403138 <ferror@plt+0x14d8>
  403114:	mov	w0, #0x0                   	// #0
  403118:	bl	401a10 <close@plt>
  40311c:	b	40308c <ferror@plt+0x142c>
  403120:	str	w24, [x20]
  403124:	b	403090 <ferror@plt+0x1430>
  403128:	bl	401c30 <__errno_location@plt>
  40312c:	mov	x20, x0
  403130:	ldr	w24, [x0]
  403134:	mov	x19, #0x0                   	// #0
  403138:	mov	w0, #0x2                   	// #2
  40313c:	bl	401a10 <close@plt>
  403140:	b	403084 <ferror@plt+0x1424>
  403144:	stp	xzr, xzr, [x0]
  403148:	str	xzr, [x0, #16]
  40314c:	ret
  403150:	stp	x29, x30, [sp, #-80]!
  403154:	mov	x29, sp
  403158:	stp	x21, x22, [sp, #32]
  40315c:	stp	x23, x24, [sp, #48]
  403160:	mov	x24, x0
  403164:	ldr	x23, [x0, #16]
  403168:	ldr	x22, [x0]
  40316c:	add	x22, x23, x22
  403170:	ldr	w0, [x1]
  403174:	tbnz	w0, #4, 403230 <ferror@plt+0x15d0>
  403178:	stp	x19, x20, [sp, #16]
  40317c:	stp	x25, x26, [sp, #64]
  403180:	mov	x21, x1
  403184:	and	w25, w2, #0xff
  403188:	mov	x19, x23
  40318c:	mov	w26, w25
  403190:	b	403204 <ferror@plt+0x15a4>
  403194:	mov	x0, x21
  403198:	bl	401c40 <__uflow@plt>
  40319c:	mov	w20, w0
  4031a0:	cmn	w0, #0x1
  4031a4:	b.ne	403220 <ferror@plt+0x15c0>  // b.any
  4031a8:	cmp	x23, x19
  4031ac:	b.eq	403238 <ferror@plt+0x15d8>  // b.none
  4031b0:	ldr	w0, [x21]
  4031b4:	tbnz	w0, #5, 403248 <ferror@plt+0x15e8>
  4031b8:	ldurb	w0, [x19, #-1]
  4031bc:	cmp	w0, w25
  4031c0:	b.eq	40325c <ferror@plt+0x15fc>  // b.none
  4031c4:	mov	w20, w26
  4031c8:	cmp	x19, x22
  4031cc:	b.ne	403258 <ferror@plt+0x15f8>  // b.any
  4031d0:	ldr	x22, [x24]
  4031d4:	mov	x1, x24
  4031d8:	mov	x0, x23
  4031dc:	bl	40646c <ferror@plt+0x480c>
  4031e0:	mov	x23, x0
  4031e4:	add	x1, x0, x22
  4031e8:	str	x0, [x24, #16]
  4031ec:	ldr	x22, [x24]
  4031f0:	add	x22, x0, x22
  4031f4:	mov	x19, x1
  4031f8:	strb	w20, [x19], #1
  4031fc:	cmp	w25, w20
  403200:	b.eq	40325c <ferror@plt+0x15fc>  // b.none
  403204:	ldr	x1, [x21, #8]
  403208:	ldr	x0, [x21, #16]
  40320c:	cmp	x1, x0
  403210:	b.cs	403194 <ferror@plt+0x1534>  // b.hs, b.nlast
  403214:	add	x0, x1, #0x1
  403218:	str	x0, [x21, #8]
  40321c:	ldrb	w20, [x1]
  403220:	mov	x1, x19
  403224:	cmp	x19, x22
  403228:	b.ne	4031f4 <ferror@plt+0x1594>  // b.any
  40322c:	b	4031d0 <ferror@plt+0x1570>
  403230:	mov	x0, #0x0                   	// #0
  403234:	b	403270 <ferror@plt+0x1610>
  403238:	mov	x0, #0x0                   	// #0
  40323c:	ldp	x19, x20, [sp, #16]
  403240:	ldp	x25, x26, [sp, #64]
  403244:	b	403270 <ferror@plt+0x1610>
  403248:	mov	x0, #0x0                   	// #0
  40324c:	ldp	x19, x20, [sp, #16]
  403250:	ldp	x25, x26, [sp, #64]
  403254:	b	403270 <ferror@plt+0x1610>
  403258:	strb	w25, [x19], #1
  40325c:	sub	x19, x19, x23
  403260:	str	x19, [x24, #8]
  403264:	mov	x0, x24
  403268:	ldp	x19, x20, [sp, #16]
  40326c:	ldp	x25, x26, [sp, #64]
  403270:	ldp	x21, x22, [sp, #32]
  403274:	ldp	x23, x24, [sp, #48]
  403278:	ldp	x29, x30, [sp], #80
  40327c:	ret
  403280:	stp	x29, x30, [sp, #-16]!
  403284:	mov	x29, sp
  403288:	mov	w2, #0xa                   	// #10
  40328c:	bl	403150 <ferror@plt+0x14f0>
  403290:	ldp	x29, x30, [sp], #16
  403294:	ret
  403298:	stp	x29, x30, [sp, #-16]!
  40329c:	mov	x29, sp
  4032a0:	ldr	x0, [x0, #16]
  4032a4:	bl	401b00 <free@plt>
  4032a8:	ldp	x29, x30, [sp], #16
  4032ac:	ret
  4032b0:	stp	x29, x30, [sp, #-48]!
  4032b4:	mov	x29, sp
  4032b8:	cbz	x0, 403330 <ferror@plt+0x16d0>
  4032bc:	stp	x19, x20, [sp, #16]
  4032c0:	mov	x19, x0
  4032c4:	mov	w1, #0x2f                  	// #47
  4032c8:	bl	401a20 <strrchr@plt>
  4032cc:	mov	x20, x0
  4032d0:	cbz	x0, 403364 <ferror@plt+0x1704>
  4032d4:	str	x21, [sp, #32]
  4032d8:	add	x21, x0, #0x1
  4032dc:	sub	x0, x21, x19
  4032e0:	cmp	x0, #0x6
  4032e4:	b.le	403358 <ferror@plt+0x16f8>
  4032e8:	mov	x2, #0x7                   	// #7
  4032ec:	adrp	x1, 408000 <ferror@plt+0x63a0>
  4032f0:	add	x1, x1, #0xf68
  4032f4:	sub	x0, x20, #0x6
  4032f8:	bl	401970 <strncmp@plt>
  4032fc:	cbnz	w0, 403360 <ferror@plt+0x1700>
  403300:	mov	x2, #0x3                   	// #3
  403304:	adrp	x1, 408000 <ferror@plt+0x63a0>
  403308:	add	x1, x1, #0xf70
  40330c:	mov	x0, x21
  403310:	bl	401970 <strncmp@plt>
  403314:	mov	x19, x21
  403318:	cbnz	w0, 403380 <ferror@plt+0x1720>
  40331c:	add	x19, x20, #0x4
  403320:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403324:	str	x19, [x0, #728]
  403328:	ldr	x21, [sp, #32]
  40332c:	b	403364 <ferror@plt+0x1704>
  403330:	stp	x19, x20, [sp, #16]
  403334:	str	x21, [sp, #32]
  403338:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40333c:	ldr	x3, [x0, #688]
  403340:	mov	x2, #0x37                  	// #55
  403344:	mov	x1, #0x1                   	// #1
  403348:	adrp	x0, 408000 <ferror@plt+0x63a0>
  40334c:	add	x0, x0, #0xf30
  403350:	bl	401b50 <fwrite@plt>
  403354:	bl	401a40 <abort@plt>
  403358:	ldr	x21, [sp, #32]
  40335c:	b	403364 <ferror@plt+0x1704>
  403360:	ldr	x21, [sp, #32]
  403364:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403368:	str	x19, [x0, #760]
  40336c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  403370:	str	x19, [x0, #680]
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldp	x29, x30, [sp], #48
  40337c:	ret
  403380:	ldr	x21, [sp, #32]
  403384:	b	403364 <ferror@plt+0x1704>
  403388:	stp	xzr, xzr, [x8]
  40338c:	stp	xzr, xzr, [x8, #16]
  403390:	stp	xzr, xzr, [x8, #32]
  403394:	str	xzr, [x8, #48]
  403398:	cmp	w0, #0xa
  40339c:	b.eq	4033a8 <ferror@plt+0x1748>  // b.none
  4033a0:	str	w0, [x8]
  4033a4:	ret
  4033a8:	stp	x29, x30, [sp, #-16]!
  4033ac:	mov	x29, sp
  4033b0:	bl	401a40 <abort@plt>
  4033b4:	stp	x29, x30, [sp, #-48]!
  4033b8:	mov	x29, sp
  4033bc:	stp	x19, x20, [sp, #16]
  4033c0:	str	x21, [sp, #32]
  4033c4:	mov	x20, x0
  4033c8:	mov	w21, w1
  4033cc:	mov	w2, #0x5                   	// #5
  4033d0:	mov	x1, x0
  4033d4:	mov	x0, #0x0                   	// #0
  4033d8:	bl	401bd0 <dcgettext@plt>
  4033dc:	mov	x19, x0
  4033e0:	cmp	x20, x0
  4033e4:	b.eq	4033fc <ferror@plt+0x179c>  // b.none
  4033e8:	mov	x0, x19
  4033ec:	ldp	x19, x20, [sp, #16]
  4033f0:	ldr	x21, [sp, #32]
  4033f4:	ldp	x29, x30, [sp], #48
  4033f8:	ret
  4033fc:	bl	408218 <ferror@plt+0x65b8>
  403400:	ldrb	w1, [x0]
  403404:	and	w1, w1, #0xffffffdf
  403408:	cmp	w1, #0x55
  40340c:	b.ne	40348c <ferror@plt+0x182c>  // b.any
  403410:	ldrb	w1, [x0, #1]
  403414:	and	w1, w1, #0xffffffdf
  403418:	cmp	w1, #0x54
  40341c:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  403420:	ldrb	w1, [x0, #2]
  403424:	and	w1, w1, #0xffffffdf
  403428:	cmp	w1, #0x46
  40342c:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  403430:	ldrb	w1, [x0, #3]
  403434:	cmp	w1, #0x2d
  403438:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  40343c:	ldrb	w1, [x0, #4]
  403440:	cmp	w1, #0x38
  403444:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  403448:	ldrb	w0, [x0, #5]
  40344c:	cbz	w0, 40346c <ferror@plt+0x180c>
  403450:	adrp	x19, 408000 <ferror@plt+0x63a0>
  403454:	add	x0, x19, #0xfa0
  403458:	adrp	x19, 408000 <ferror@plt+0x63a0>
  40345c:	add	x19, x19, #0xf78
  403460:	cmp	w21, #0x9
  403464:	csel	x19, x19, x0, eq  // eq = none
  403468:	b	4033e8 <ferror@plt+0x1788>
  40346c:	ldrb	w1, [x19]
  403470:	adrp	x19, 408000 <ferror@plt+0x63a0>
  403474:	add	x0, x19, #0xf80
  403478:	adrp	x19, 408000 <ferror@plt+0x63a0>
  40347c:	add	x19, x19, #0xf98
  403480:	cmp	w1, #0x60
  403484:	csel	x19, x19, x0, eq  // eq = none
  403488:	b	4033e8 <ferror@plt+0x1788>
  40348c:	cmp	w1, #0x47
  403490:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  403494:	ldrb	w1, [x0, #1]
  403498:	and	w1, w1, #0xffffffdf
  40349c:	cmp	w1, #0x42
  4034a0:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  4034a4:	ldrb	w1, [x0, #2]
  4034a8:	cmp	w1, #0x31
  4034ac:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  4034b0:	ldrb	w1, [x0, #3]
  4034b4:	cmp	w1, #0x38
  4034b8:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  4034bc:	ldrb	w1, [x0, #4]
  4034c0:	cmp	w1, #0x30
  4034c4:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  4034c8:	ldrb	w1, [x0, #5]
  4034cc:	cmp	w1, #0x33
  4034d0:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  4034d4:	ldrb	w1, [x0, #6]
  4034d8:	cmp	w1, #0x30
  4034dc:	b.ne	403450 <ferror@plt+0x17f0>  // b.any
  4034e0:	ldrb	w0, [x0, #7]
  4034e4:	cbnz	w0, 403450 <ferror@plt+0x17f0>
  4034e8:	ldrb	w1, [x19]
  4034ec:	adrp	x19, 408000 <ferror@plt+0x63a0>
  4034f0:	add	x0, x19, #0xf88
  4034f4:	adrp	x19, 408000 <ferror@plt+0x63a0>
  4034f8:	add	x19, x19, #0xf90
  4034fc:	cmp	w1, #0x60
  403500:	csel	x19, x19, x0, eq  // eq = none
  403504:	b	4033e8 <ferror@plt+0x1788>
  403508:	sub	sp, sp, #0xf0
  40350c:	stp	x29, x30, [sp, #16]
  403510:	add	x29, sp, #0x10
  403514:	stp	x19, x20, [sp, #32]
  403518:	stp	x21, x22, [sp, #48]
  40351c:	stp	x23, x24, [sp, #64]
  403520:	stp	x25, x26, [sp, #80]
  403524:	stp	x27, x28, [sp, #96]
  403528:	mov	x28, x0
  40352c:	mov	x26, x1
  403530:	str	x2, [sp, #136]
  403534:	mov	x24, x3
  403538:	mov	w25, w4
  40353c:	mov	w19, w5
  403540:	str	w5, [sp, #184]
  403544:	str	x6, [sp, #152]
  403548:	str	x7, [sp, #200]
  40354c:	bl	401b10 <__ctype_get_mb_cur_max@plt>
  403550:	str	x0, [sp, #168]
  403554:	mov	x0, x19
  403558:	ubfx	x0, x0, #1, #1
  40355c:	str	x0, [sp, #112]
  403560:	mov	w0, #0x1                   	// #1
  403564:	str	w0, [sp, #128]
  403568:	str	wzr, [sp, #180]
  40356c:	str	wzr, [sp, #124]
  403570:	str	wzr, [sp, #132]
  403574:	str	xzr, [sp, #144]
  403578:	str	xzr, [sp, #160]
  40357c:	str	xzr, [sp, #192]
  403580:	mov	w23, w25
  403584:	mov	x25, x24
  403588:	cmp	w23, #0x4
  40358c:	b.eq	4036fc <ferror@plt+0x1a9c>  // b.none
  403590:	b.ls	4035e0 <ferror@plt+0x1980>  // b.plast
  403594:	cmp	w23, #0x7
  403598:	b.eq	40376c <ferror@plt+0x1b0c>  // b.none
  40359c:	b.ls	40362c <ferror@plt+0x19cc>  // b.plast
  4035a0:	sub	w0, w23, #0x8
  4035a4:	cmp	w0, #0x2
  4035a8:	b.hi	40375c <ferror@plt+0x1afc>  // b.pmore
  4035ac:	cmp	w23, #0xa
  4035b0:	b.ne	4036a0 <ferror@plt+0x1a40>  // b.any
  4035b4:	mov	x27, #0x0                   	// #0
  4035b8:	ldr	w0, [sp, #112]
  4035bc:	cbz	w0, 4036cc <ferror@plt+0x1a6c>
  4035c0:	ldr	x0, [sp, #240]
  4035c4:	bl	401860 <strlen@plt>
  4035c8:	str	x0, [sp, #144]
  4035cc:	ldr	x0, [sp, #240]
  4035d0:	str	x0, [sp, #160]
  4035d4:	mov	w0, #0x1                   	// #1
  4035d8:	str	w0, [sp, #132]
  4035dc:	b	403664 <ferror@plt+0x1a04>
  4035e0:	cmp	w23, #0x2
  4035e4:	b.eq	403738 <ferror@plt+0x1ad8>  // b.none
  4035e8:	b.ls	4035f8 <ferror@plt+0x1998>  // b.plast
  4035ec:	mov	w0, #0x1                   	// #1
  4035f0:	str	w0, [sp, #132]
  4035f4:	b	403604 <ferror@plt+0x19a4>
  4035f8:	cbz	w23, 403760 <ferror@plt+0x1b00>
  4035fc:	cmp	w23, #0x1
  403600:	b.ne	40375c <ferror@plt+0x1afc>  // b.any
  403604:	mov	w0, #0x1                   	// #1
  403608:	str	w0, [sp, #112]
  40360c:	mov	x0, #0x1                   	// #1
  403610:	str	x0, [sp, #144]
  403614:	adrp	x0, 408000 <ferror@plt+0x63a0>
  403618:	add	x0, x0, #0xfa0
  40361c:	str	x0, [sp, #160]
  403620:	mov	x27, #0x0                   	// #0
  403624:	mov	w23, #0x2                   	// #2
  403628:	b	403664 <ferror@plt+0x1a04>
  40362c:	cmp	w23, #0x5
  403630:	b.eq	40366c <ferror@plt+0x1a0c>  // b.none
  403634:	cmp	w23, #0x6
  403638:	b.ne	40375c <ferror@plt+0x1afc>  // b.any
  40363c:	mov	w0, #0x1                   	// #1
  403640:	str	w0, [sp, #112]
  403644:	str	w0, [sp, #132]
  403648:	mov	x0, #0x1                   	// #1
  40364c:	str	x0, [sp, #144]
  403650:	adrp	x0, 408000 <ferror@plt+0x63a0>
  403654:	add	x0, x0, #0xf78
  403658:	str	x0, [sp, #160]
  40365c:	mov	x27, #0x0                   	// #0
  403660:	mov	w23, #0x5                   	// #5
  403664:	mov	x24, #0x0                   	// #0
  403668:	b	404158 <ferror@plt+0x24f8>
  40366c:	ldr	w0, [sp, #112]
  403670:	cbnz	w0, 403780 <ferror@plt+0x1b20>
  403674:	cbz	x26, 4037a4 <ferror@plt+0x1b44>
  403678:	mov	w0, #0x22                  	// #34
  40367c:	strb	w0, [x28]
  403680:	mov	w0, #0x1                   	// #1
  403684:	str	w0, [sp, #132]
  403688:	mov	x27, #0x1                   	// #1
  40368c:	str	x27, [sp, #144]
  403690:	adrp	x0, 408000 <ferror@plt+0x63a0>
  403694:	add	x0, x0, #0xf78
  403698:	str	x0, [sp, #160]
  40369c:	b	403664 <ferror@plt+0x1a04>
  4036a0:	mov	w1, w23
  4036a4:	adrp	x0, 408000 <ferror@plt+0x63a0>
  4036a8:	add	x0, x0, #0xfa8
  4036ac:	bl	4033b4 <ferror@plt+0x1754>
  4036b0:	str	x0, [sp, #200]
  4036b4:	mov	w1, w23
  4036b8:	adrp	x0, 408000 <ferror@plt+0x63a0>
  4036bc:	add	x0, x0, #0xfa0
  4036c0:	bl	4033b4 <ferror@plt+0x1754>
  4036c4:	str	x0, [sp, #240]
  4036c8:	b	4035b4 <ferror@plt+0x1954>
  4036cc:	ldr	x1, [sp, #200]
  4036d0:	ldrb	w0, [x1]
  4036d4:	cbnz	w0, 4036ec <ferror@plt+0x1a8c>
  4036d8:	mov	x27, #0x0                   	// #0
  4036dc:	b	4035c0 <ferror@plt+0x1960>
  4036e0:	add	x27, x27, #0x1
  4036e4:	ldrb	w0, [x1, x27]
  4036e8:	cbz	w0, 4035c0 <ferror@plt+0x1960>
  4036ec:	cmp	x26, x27
  4036f0:	b.ls	4036e0 <ferror@plt+0x1a80>  // b.plast
  4036f4:	strb	w0, [x28, x27]
  4036f8:	b	4036e0 <ferror@plt+0x1a80>
  4036fc:	ldr	w0, [sp, #112]
  403700:	cbnz	w0, 403604 <ferror@plt+0x19a4>
  403704:	mov	w0, #0x1                   	// #1
  403708:	str	w0, [sp, #132]
  40370c:	cbz	x26, 4037c4 <ferror@plt+0x1b64>
  403710:	mov	w0, #0x27                  	// #39
  403714:	strb	w0, [x28]
  403718:	str	wzr, [sp, #112]
  40371c:	mov	x27, #0x1                   	// #1
  403720:	str	x27, [sp, #144]
  403724:	adrp	x0, 408000 <ferror@plt+0x63a0>
  403728:	add	x0, x0, #0xfa0
  40372c:	str	x0, [sp, #160]
  403730:	mov	w23, #0x2                   	// #2
  403734:	b	403664 <ferror@plt+0x1a04>
  403738:	ldr	w0, [sp, #112]
  40373c:	cbz	w0, 40370c <ferror@plt+0x1aac>
  403740:	mov	x0, #0x1                   	// #1
  403744:	str	x0, [sp, #144]
  403748:	adrp	x0, 408000 <ferror@plt+0x63a0>
  40374c:	add	x0, x0, #0xfa0
  403750:	str	x0, [sp, #160]
  403754:	mov	x27, #0x0                   	// #0
  403758:	b	403664 <ferror@plt+0x1a04>
  40375c:	bl	401a40 <abort@plt>
  403760:	str	wzr, [sp, #112]
  403764:	mov	x27, #0x0                   	// #0
  403768:	b	403664 <ferror@plt+0x1a04>
  40376c:	str	wzr, [sp, #112]
  403770:	mov	w0, #0x1                   	// #1
  403774:	str	w0, [sp, #132]
  403778:	mov	x27, #0x0                   	// #0
  40377c:	b	403664 <ferror@plt+0x1a04>
  403780:	ldr	w0, [sp, #112]
  403784:	str	w0, [sp, #132]
  403788:	mov	x0, #0x1                   	// #1
  40378c:	str	x0, [sp, #144]
  403790:	adrp	x0, 408000 <ferror@plt+0x63a0>
  403794:	add	x0, x0, #0xf78
  403798:	str	x0, [sp, #160]
  40379c:	mov	x27, #0x0                   	// #0
  4037a0:	b	403664 <ferror@plt+0x1a04>
  4037a4:	mov	w0, #0x1                   	// #1
  4037a8:	str	w0, [sp, #132]
  4037ac:	mov	x27, #0x1                   	// #1
  4037b0:	str	x27, [sp, #144]
  4037b4:	adrp	x0, 408000 <ferror@plt+0x63a0>
  4037b8:	add	x0, x0, #0xf78
  4037bc:	str	x0, [sp, #160]
  4037c0:	b	403664 <ferror@plt+0x1a04>
  4037c4:	str	wzr, [sp, #112]
  4037c8:	mov	x27, #0x1                   	// #1
  4037cc:	str	x27, [sp, #144]
  4037d0:	adrp	x0, 408000 <ferror@plt+0x63a0>
  4037d4:	add	x0, x0, #0xfa0
  4037d8:	str	x0, [sp, #160]
  4037dc:	mov	w23, #0x2                   	// #2
  4037e0:	b	403664 <ferror@plt+0x1a04>
  4037e4:	ldr	x0, [sp, #144]
  4037e8:	add	x20, x24, x0
  4037ec:	cmp	x0, #0x1
  4037f0:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  4037f4:	b.ne	403804 <ferror@plt+0x1ba4>  // b.any
  4037f8:	ldr	x0, [sp, #136]
  4037fc:	bl	401860 <strlen@plt>
  403800:	mov	x25, x0
  403804:	cmp	x20, x25
  403808:	b.hi	404434 <ferror@plt+0x27d4>  // b.pmore
  40380c:	ldr	x0, [sp, #136]
  403810:	add	x20, x0, x24
  403814:	ldr	x2, [sp, #144]
  403818:	ldr	x1, [sp, #160]
  40381c:	mov	x0, x20
  403820:	bl	401a80 <memcmp@plt>
  403824:	cbnz	w0, 404434 <ferror@plt+0x27d4>
  403828:	ldr	w0, [sp, #112]
  40382c:	cbnz	w0, 403854 <ferror@plt+0x1bf4>
  403830:	ldrb	w20, [x20]
  403834:	cmp	w20, #0x7e
  403838:	b.hi	403d20 <ferror@plt+0x20c0>  // b.pmore
  40383c:	adrp	x0, 409000 <ferror@plt+0x73a0>
  403840:	add	x0, x0, #0x20
  403844:	ldrh	w0, [x0, w20, uxtw #1]
  403848:	adr	x1, 403854 <ferror@plt+0x1bf4>
  40384c:	add	x0, x1, w0, sxth #2
  403850:	br	x0
  403854:	mov	x24, x25
  403858:	mov	w25, w23
  40385c:	b	4043bc <ferror@plt+0x275c>
  403860:	ldr	w0, [sp, #132]
  403864:	cbnz	w0, 403880 <ferror@plt+0x1c20>
  403868:	ldr	x0, [sp, #184]
  40386c:	tbnz	w0, #0, 404154 <ferror@plt+0x24f4>
  403870:	ldr	w0, [sp, #132]
  403874:	mov	w22, w0
  403878:	mov	w19, w0
  40387c:	b	404094 <ferror@plt+0x2434>
  403880:	ldr	w0, [sp, #112]
  403884:	cbnz	w0, 404370 <ferror@plt+0x2710>
  403888:	mov	w22, w0
  40388c:	cmp	w23, #0x2
  403890:	cset	w1, eq  // eq = none
  403894:	ldr	w0, [sp, #124]
  403898:	eor	w0, w0, #0x1
  40389c:	ands	w0, w1, w0
  4038a0:	b.eq	403904 <ferror@plt+0x1ca4>  // b.none
  4038a4:	cmp	x26, x27
  4038a8:	b.ls	4038b4 <ferror@plt+0x1c54>  // b.plast
  4038ac:	mov	w1, #0x27                  	// #39
  4038b0:	strb	w1, [x28, x27]
  4038b4:	add	x1, x27, #0x1
  4038b8:	cmp	x26, x1
  4038bc:	b.ls	4038c8 <ferror@plt+0x1c68>  // b.plast
  4038c0:	mov	w2, #0x24                  	// #36
  4038c4:	strb	w2, [x28, x1]
  4038c8:	add	x1, x27, #0x2
  4038cc:	cmp	x26, x1
  4038d0:	b.ls	4038dc <ferror@plt+0x1c7c>  // b.plast
  4038d4:	mov	w2, #0x27                  	// #39
  4038d8:	strb	w2, [x28, x1]
  4038dc:	add	x1, x27, #0x3
  4038e0:	cmp	x26, x1
  4038e4:	b.ls	404420 <ferror@plt+0x27c0>  // b.plast
  4038e8:	mov	w2, #0x5c                  	// #92
  4038ec:	strb	w2, [x28, x1]
  4038f0:	add	x27, x27, #0x4
  4038f4:	str	w0, [sp, #124]
  4038f8:	mov	w19, #0x0                   	// #0
  4038fc:	mov	w20, #0x30                  	// #48
  403900:	b	4040bc <ferror@plt+0x245c>
  403904:	cmp	x26, x27
  403908:	b.hi	403928 <ferror@plt+0x1cc8>  // b.pmore
  40390c:	add	x2, x27, #0x1
  403910:	cbnz	w21, 403938 <ferror@plt+0x1cd8>
  403914:	mov	w0, w19
  403918:	mov	w19, w21
  40391c:	mov	x27, x2
  403920:	mov	w20, #0x30                  	// #48
  403924:	b	404094 <ferror@plt+0x2434>
  403928:	mov	w1, #0x5c                  	// #92
  40392c:	strb	w1, [x28, x27]
  403930:	add	x2, x27, #0x1
  403934:	cbz	w21, 403974 <ferror@plt+0x1d14>
  403938:	add	x1, x24, #0x1
  40393c:	cmp	x1, x25
  403940:	b.cs	40395c <ferror@plt+0x1cfc>  // b.hs, b.nlast
  403944:	ldr	x3, [sp, #136]
  403948:	ldrb	w1, [x3, x1]
  40394c:	sub	w1, w1, #0x30
  403950:	and	w1, w1, #0xff
  403954:	cmp	w1, #0x9
  403958:	b.ls	403988 <ferror@plt+0x1d28>  // b.plast
  40395c:	mov	w1, w0
  403960:	mov	w0, w19
  403964:	mov	w19, w1
  403968:	mov	x27, x2
  40396c:	mov	w20, #0x30                  	// #48
  403970:	b	4040a4 <ferror@plt+0x2444>
  403974:	mov	w0, w19
  403978:	mov	w19, w21
  40397c:	mov	x27, x2
  403980:	mov	w20, #0x30                  	// #48
  403984:	b	4040bc <ferror@plt+0x245c>
  403988:	cmp	x26, x2
  40398c:	b.ls	403998 <ferror@plt+0x1d38>  // b.plast
  403990:	mov	w1, #0x30                  	// #48
  403994:	strb	w1, [x28, x2]
  403998:	add	x1, x27, #0x2
  40399c:	cmp	x26, x1
  4039a0:	b.ls	4039ac <ferror@plt+0x1d4c>  // b.plast
  4039a4:	mov	w2, #0x30                  	// #48
  4039a8:	strb	w2, [x28, x1]
  4039ac:	add	x2, x27, #0x3
  4039b0:	b	40395c <ferror@plt+0x1cfc>
  4039b4:	mov	w22, #0x0                   	// #0
  4039b8:	cmp	w23, #0x2
  4039bc:	b.eq	4039d8 <ferror@plt+0x1d78>  // b.none
  4039c0:	cmp	w23, #0x5
  4039c4:	b.eq	4039ec <ferror@plt+0x1d8c>  // b.none
  4039c8:	mov	w19, #0x0                   	// #0
  4039cc:	mov	w0, #0x0                   	// #0
  4039d0:	mov	w20, #0x3f                  	// #63
  4039d4:	b	404094 <ferror@plt+0x2434>
  4039d8:	ldr	w0, [sp, #112]
  4039dc:	cbnz	w0, 40437c <ferror@plt+0x271c>
  4039e0:	mov	w19, w0
  4039e4:	mov	w20, #0x3f                  	// #63
  4039e8:	b	403d08 <ferror@plt+0x20a8>
  4039ec:	ldr	x0, [sp, #184]
  4039f0:	tbz	w0, #2, 4041bc <ferror@plt+0x255c>
  4039f4:	add	x4, x24, #0x2
  4039f8:	cmp	x4, x25
  4039fc:	b.cs	4041cc <ferror@plt+0x256c>  // b.hs, b.nlast
  403a00:	ldr	x0, [sp, #136]
  403a04:	add	x0, x0, x24
  403a08:	ldrb	w20, [x0, #1]
  403a0c:	cmp	w20, #0x3f
  403a10:	b.eq	403a24 <ferror@plt+0x1dc4>  // b.none
  403a14:	mov	w19, #0x0                   	// #0
  403a18:	mov	w0, #0x0                   	// #0
  403a1c:	mov	w20, #0x3f                  	// #63
  403a20:	b	404094 <ferror@plt+0x2434>
  403a24:	ldr	x0, [sp, #136]
  403a28:	ldrb	w3, [x0, x4]
  403a2c:	cmp	w3, #0x3e
  403a30:	b.hi	4041dc <ferror@plt+0x257c>  // b.pmore
  403a34:	mov	x1, #0x1                   	// #1
  403a38:	lsl	x1, x1, x3
  403a3c:	mov	w19, #0x0                   	// #0
  403a40:	mov	w0, #0x0                   	// #0
  403a44:	mov	x2, #0xa38200000000        	// #179778741075968
  403a48:	movk	x2, #0x7000, lsl #48
  403a4c:	tst	x1, x2
  403a50:	b.eq	404094 <ferror@plt+0x2434>  // b.none
  403a54:	ldr	w0, [sp, #112]
  403a58:	cbnz	w0, 404414 <ferror@plt+0x27b4>
  403a5c:	cmp	x26, x27
  403a60:	b.ls	403a6c <ferror@plt+0x1e0c>  // b.plast
  403a64:	mov	w0, #0x3f                  	// #63
  403a68:	strb	w0, [x28, x27]
  403a6c:	add	x0, x27, #0x1
  403a70:	cmp	x26, x0
  403a74:	b.ls	403a80 <ferror@plt+0x1e20>  // b.plast
  403a78:	mov	w1, #0x22                  	// #34
  403a7c:	strb	w1, [x28, x0]
  403a80:	add	x0, x27, #0x2
  403a84:	cmp	x26, x0
  403a88:	b.ls	403a94 <ferror@plt+0x1e34>  // b.plast
  403a8c:	mov	w1, #0x22                  	// #34
  403a90:	strb	w1, [x28, x0]
  403a94:	add	x0, x27, #0x3
  403a98:	cmp	x26, x0
  403a9c:	b.ls	403aa8 <ferror@plt+0x1e48>  // b.plast
  403aa0:	mov	w1, #0x3f                  	// #63
  403aa4:	strb	w1, [x28, x0]
  403aa8:	add	x27, x27, #0x4
  403aac:	ldr	w0, [sp, #112]
  403ab0:	mov	w19, w0
  403ab4:	mov	w20, w3
  403ab8:	mov	x24, x4
  403abc:	b	404094 <ferror@plt+0x2434>
  403ac0:	mov	w22, #0x0                   	// #0
  403ac4:	mov	w20, #0x8                   	// #8
  403ac8:	mov	w0, #0x62                  	// #98
  403acc:	b	403afc <ferror@plt+0x1e9c>
  403ad0:	mov	w22, #0x0                   	// #0
  403ad4:	mov	w20, #0xc                   	// #12
  403ad8:	mov	w0, #0x66                  	// #102
  403adc:	b	403afc <ferror@plt+0x1e9c>
  403ae0:	mov	w22, #0x0                   	// #0
  403ae4:	mov	w20, #0xd                   	// #13
  403ae8:	mov	w0, #0x72                  	// #114
  403aec:	ldr	w1, [sp, #112]
  403af0:	cmp	w1, #0x0
  403af4:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403af8:	b.eq	403bd4 <ferror@plt+0x1f74>  // b.none
  403afc:	ldr	w1, [sp, #132]
  403b00:	cbnz	w1, 404210 <ferror@plt+0x25b0>
  403b04:	mov	w19, w1
  403b08:	mov	w0, w1
  403b0c:	b	404094 <ferror@plt+0x2434>
  403b10:	mov	w22, #0x0                   	// #0
  403b14:	mov	w20, #0x9                   	// #9
  403b18:	mov	w0, #0x74                  	// #116
  403b1c:	b	403aec <ferror@plt+0x1e8c>
  403b20:	mov	w22, #0x0                   	// #0
  403b24:	mov	w20, #0xb                   	// #11
  403b28:	mov	w0, #0x76                  	// #118
  403b2c:	b	403afc <ferror@plt+0x1e9c>
  403b30:	mov	w22, #0x0                   	// #0
  403b34:	cmp	w23, #0x2
  403b38:	b.eq	403b64 <ferror@plt+0x1f04>  // b.none
  403b3c:	ldr	w0, [sp, #132]
  403b40:	cmp	w0, #0x0
  403b44:	ldr	w0, [sp, #112]
  403b48:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403b4c:	ldr	w0, [sp, #176]
  403b50:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403b54:	b.ne	404228 <ferror@plt+0x25c8>  // b.any
  403b58:	mov	w20, #0x5c                  	// #92
  403b5c:	mov	w0, w20
  403b60:	b	403afc <ferror@plt+0x1e9c>
  403b64:	ldr	w0, [sp, #112]
  403b68:	cbnz	w0, 404388 <ferror@plt+0x2728>
  403b6c:	mov	w19, w0
  403b70:	mov	w20, #0x5c                  	// #92
  403b74:	eor	w0, w0, #0x1
  403b78:	ldr	w1, [sp, #124]
  403b7c:	and	w0, w1, w0
  403b80:	tst	w0, #0xff
  403b84:	b.eq	404134 <ferror@plt+0x24d4>  // b.none
  403b88:	cmp	x26, x27
  403b8c:	b.ls	403b98 <ferror@plt+0x1f38>  // b.plast
  403b90:	mov	w0, #0x27                  	// #39
  403b94:	strb	w0, [x28, x27]
  403b98:	add	x0, x27, #0x1
  403b9c:	cmp	x26, x0
  403ba0:	b.ls	403bac <ferror@plt+0x1f4c>  // b.plast
  403ba4:	mov	w1, #0x27                  	// #39
  403ba8:	strb	w1, [x28, x0]
  403bac:	add	x27, x27, #0x2
  403bb0:	str	wzr, [sp, #124]
  403bb4:	b	404134 <ferror@plt+0x24d4>
  403bb8:	mov	w0, #0x6e                  	// #110
  403bbc:	b	403aec <ferror@plt+0x1e8c>
  403bc0:	mov	w0, #0x6e                  	// #110
  403bc4:	b	403aec <ferror@plt+0x1e8c>
  403bc8:	mov	w22, #0x0                   	// #0
  403bcc:	mov	w0, #0x6e                  	// #110
  403bd0:	b	403aec <ferror@plt+0x1e8c>
  403bd4:	mov	x24, x25
  403bd8:	mov	w25, #0x2                   	// #2
  403bdc:	b	4043a8 <ferror@plt+0x2748>
  403be0:	mov	w0, #0x61                  	// #97
  403be4:	b	403afc <ferror@plt+0x1e9c>
  403be8:	mov	w0, #0x61                  	// #97
  403bec:	b	403afc <ferror@plt+0x1e9c>
  403bf0:	mov	w22, #0x0                   	// #0
  403bf4:	cmp	x25, #0x1
  403bf8:	cset	w0, ne  // ne = any
  403bfc:	cmn	x25, #0x1
  403c00:	b.eq	403c18 <ferror@plt+0x1fb8>  // b.none
  403c04:	cbnz	w0, 4041e8 <ferror@plt+0x2588>
  403c08:	cbz	x24, 403c40 <ferror@plt+0x1fe0>
  403c0c:	mov	w19, #0x0                   	// #0
  403c10:	mov	w0, #0x0                   	// #0
  403c14:	b	404094 <ferror@plt+0x2434>
  403c18:	ldr	x0, [sp, #136]
  403c1c:	ldrb	w0, [x0, #1]
  403c20:	cmp	w0, #0x0
  403c24:	cset	w0, ne  // ne = any
  403c28:	b	403c04 <ferror@plt+0x1fa4>
  403c2c:	mov	w22, #0x0                   	// #0
  403c30:	b	403c08 <ferror@plt+0x1fa8>
  403c34:	mov	w22, #0x0                   	// #0
  403c38:	b	403c40 <ferror@plt+0x1fe0>
  403c3c:	mov	w19, w22
  403c40:	cmp	w23, #0x2
  403c44:	cset	w0, eq  // eq = none
  403c48:	ldr	w1, [sp, #112]
  403c4c:	ands	w0, w1, w0
  403c50:	b.eq	404094 <ferror@plt+0x2434>  // b.none
  403c54:	mov	x24, x25
  403c58:	mov	w25, #0x2                   	// #2
  403c5c:	b	4043a8 <ferror@plt+0x2748>
  403c60:	ldr	w19, [sp, #112]
  403c64:	b	403c40 <ferror@plt+0x1fe0>
  403c68:	mov	w22, #0x0                   	// #0
  403c6c:	mov	w19, #0x0                   	// #0
  403c70:	b	403c40 <ferror@plt+0x1fe0>
  403c74:	mov	w22, #0x0                   	// #0
  403c78:	cmp	w23, #0x2
  403c7c:	b.eq	403c90 <ferror@plt+0x2030>  // b.none
  403c80:	str	w19, [sp, #180]
  403c84:	mov	w0, #0x0                   	// #0
  403c88:	mov	w20, #0x27                  	// #39
  403c8c:	b	404094 <ferror@plt+0x2434>
  403c90:	ldr	w0, [sp, #112]
  403c94:	cbnz	w0, 404394 <ferror@plt+0x2734>
  403c98:	cmp	x26, #0x0
  403c9c:	mov	x0, #0x0                   	// #0
  403ca0:	ldr	x1, [sp, #192]
  403ca4:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403ca8:	b.eq	403cd8 <ferror@plt+0x2078>  // b.none
  403cac:	cmp	x26, x27
  403cb0:	b.ls	403cbc <ferror@plt+0x205c>  // b.plast
  403cb4:	mov	w0, #0x27                  	// #39
  403cb8:	strb	w0, [x28, x27]
  403cbc:	add	x0, x27, #0x1
  403cc0:	cmp	x26, x0
  403cc4:	b.ls	403d10 <ferror@plt+0x20b0>  // b.plast
  403cc8:	mov	w1, #0x5c                  	// #92
  403ccc:	strb	w1, [x28, x0]
  403cd0:	mov	x0, x26
  403cd4:	ldr	x26, [sp, #192]
  403cd8:	add	x1, x27, #0x2
  403cdc:	cmp	x1, x0
  403ce0:	b.cs	403cec <ferror@plt+0x208c>  // b.hs, b.nlast
  403ce4:	mov	w2, #0x27                  	// #39
  403ce8:	strb	w2, [x28, x1]
  403cec:	add	x27, x27, #0x3
  403cf0:	str	w19, [sp, #180]
  403cf4:	ldr	w1, [sp, #112]
  403cf8:	str	w1, [sp, #124]
  403cfc:	str	x26, [sp, #192]
  403d00:	mov	x26, x0
  403d04:	mov	w20, #0x27                  	// #39
  403d08:	mov	w0, #0x0                   	// #0
  403d0c:	b	4040bc <ferror@plt+0x245c>
  403d10:	mov	x0, x26
  403d14:	ldr	x26, [sp, #192]
  403d18:	b	403cd8 <ferror@plt+0x2078>
  403d1c:	mov	w22, #0x0                   	// #0
  403d20:	ldr	x0, [sp, #168]
  403d24:	cmp	x0, #0x1
  403d28:	b.ne	403d64 <ferror@plt+0x2104>  // b.any
  403d2c:	bl	401ad0 <__ctype_b_loc@plt>
  403d30:	and	x1, x20, #0xff
  403d34:	ldr	x0, [x0]
  403d38:	ldrh	w19, [x0, x1, lsl #1]
  403d3c:	ubfx	x19, x19, #14, #1
  403d40:	ldr	x0, [sp, #168]
  403d44:	mov	x2, x0
  403d48:	eor	w0, w19, #0x1
  403d4c:	ldr	w1, [sp, #132]
  403d50:	and	w0, w1, w0
  403d54:	ands	w0, w0, #0xff
  403d58:	b.eq	404094 <ferror@plt+0x2434>  // b.none
  403d5c:	mov	w19, #0x0                   	// #0
  403d60:	b	403f10 <ferror@plt+0x22b0>
  403d64:	str	xzr, [sp, #232]
  403d68:	cmn	x25, #0x1
  403d6c:	b.eq	403d90 <ferror@plt+0x2130>  // b.none
  403d70:	mov	x0, #0x0                   	// #0
  403d74:	str	w21, [sp, #176]
  403d78:	str	w20, [sp, #208]
  403d7c:	str	w22, [sp, #212]
  403d80:	mov	x22, x0
  403d84:	str	x27, [sp, #216]
  403d88:	ldr	w27, [sp, #112]
  403d8c:	b	403e60 <ferror@plt+0x2200>
  403d90:	ldr	x0, [sp, #136]
  403d94:	bl	401860 <strlen@plt>
  403d98:	mov	x25, x0
  403d9c:	b	403d70 <ferror@plt+0x2110>
  403da0:	ldr	w20, [sp, #208]
  403da4:	mov	x2, x22
  403da8:	mov	x0, x21
  403dac:	ldr	w21, [sp, #176]
  403db0:	ldr	w22, [sp, #212]
  403db4:	ldr	x27, [sp, #216]
  403db8:	mov	w19, #0x0                   	// #0
  403dbc:	cmp	x0, x25
  403dc0:	b.cs	403f08 <ferror@plt+0x22a8>  // b.hs, b.nlast
  403dc4:	mov	x1, x2
  403dc8:	ldr	x2, [sp, #136]
  403dcc:	ldrb	w0, [x2, x0]
  403dd0:	cbz	w0, 403df0 <ferror@plt+0x2190>
  403dd4:	add	x1, x1, #0x1
  403dd8:	add	x0, x24, x1
  403ddc:	cmp	x25, x0
  403de0:	b.hi	403dcc <ferror@plt+0x216c>  // b.pmore
  403de4:	mov	x2, x1
  403de8:	mov	w19, #0x0                   	// #0
  403dec:	b	403f08 <ferror@plt+0x22a8>
  403df0:	mov	x2, x1
  403df4:	mov	w19, #0x0                   	// #0
  403df8:	b	403f08 <ferror@plt+0x22a8>
  403dfc:	add	x1, x1, #0x1
  403e00:	cmp	x1, x21
  403e04:	b.eq	403e40 <ferror@plt+0x21e0>  // b.none
  403e08:	ldrb	w0, [x1]
  403e0c:	sub	w0, w0, #0x5b
  403e10:	and	w0, w0, #0xff
  403e14:	cmp	w0, #0x21
  403e18:	b.hi	403dfc <ferror@plt+0x219c>  // b.pmore
  403e1c:	mov	x2, #0x1                   	// #1
  403e20:	lsl	x0, x2, x0
  403e24:	mov	x2, #0x2b                  	// #43
  403e28:	movk	x2, #0x2, lsl #32
  403e2c:	tst	x0, x2
  403e30:	b.eq	403dfc <ferror@plt+0x219c>  // b.none
  403e34:	mov	x24, x25
  403e38:	mov	w25, #0x2                   	// #2
  403e3c:	b	4043a8 <ferror@plt+0x2748>
  403e40:	ldr	w0, [sp, #228]
  403e44:	bl	401c10 <iswprint@plt>
  403e48:	cmp	w0, #0x0
  403e4c:	csel	w19, w19, wzr, ne  // ne = any
  403e50:	add	x22, x22, x20
  403e54:	add	x0, sp, #0xe8
  403e58:	bl	401a60 <mbsinit@plt>
  403e5c:	cbnz	w0, 403ec0 <ferror@plt+0x2260>
  403e60:	add	x21, x24, x22
  403e64:	add	x3, sp, #0xe8
  403e68:	sub	x2, x25, x21
  403e6c:	ldr	x0, [sp, #136]
  403e70:	add	x1, x0, x21
  403e74:	add	x0, sp, #0xe4
  403e78:	bl	407100 <ferror@plt+0x54a0>
  403e7c:	mov	x20, x0
  403e80:	cbz	x0, 403ef4 <ferror@plt+0x2294>
  403e84:	cmn	x0, #0x1
  403e88:	b.eq	403ed8 <ferror@plt+0x2278>  // b.none
  403e8c:	cmn	x0, #0x2
  403e90:	b.eq	403da0 <ferror@plt+0x2140>  // b.none
  403e94:	cmp	w27, #0x0
  403e98:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403e9c:	b.ne	403e40 <ferror@plt+0x21e0>  // b.any
  403ea0:	cmp	x0, #0x1
  403ea4:	b.ls	403e40 <ferror@plt+0x21e0>  // b.plast
  403ea8:	add	x1, x21, #0x1
  403eac:	ldr	x0, [sp, #136]
  403eb0:	add	x1, x0, x1
  403eb4:	add	x0, x0, x20
  403eb8:	add	x21, x0, x21
  403ebc:	b	403e08 <ferror@plt+0x21a8>
  403ec0:	ldr	w21, [sp, #176]
  403ec4:	ldr	w20, [sp, #208]
  403ec8:	mov	x2, x22
  403ecc:	ldr	w22, [sp, #212]
  403ed0:	ldr	x27, [sp, #216]
  403ed4:	b	403f08 <ferror@plt+0x22a8>
  403ed8:	ldr	w21, [sp, #176]
  403edc:	ldr	w20, [sp, #208]
  403ee0:	mov	x2, x22
  403ee4:	ldr	w22, [sp, #212]
  403ee8:	ldr	x27, [sp, #216]
  403eec:	mov	w19, #0x0                   	// #0
  403ef0:	b	403f08 <ferror@plt+0x22a8>
  403ef4:	ldr	w21, [sp, #176]
  403ef8:	ldr	w20, [sp, #208]
  403efc:	mov	x2, x22
  403f00:	ldr	w22, [sp, #212]
  403f04:	ldr	x27, [sp, #216]
  403f08:	cmp	x2, #0x1
  403f0c:	b.ls	403d48 <ferror@plt+0x20e8>  // b.plast
  403f10:	add	x5, x24, x2
  403f14:	mov	w0, #0x0                   	// #0
  403f18:	eor	w1, w19, #0x1
  403f1c:	ldr	w2, [sp, #132]
  403f20:	and	w1, w2, w1
  403f24:	and	w1, w1, #0xff
  403f28:	mov	w3, w1
  403f2c:	mov	w6, #0x5c                  	// #92
  403f30:	mov	w7, #0x24                  	// #36
  403f34:	ldr	w9, [sp, #112]
  403f38:	ldr	w4, [sp, #124]
  403f3c:	ldr	x8, [sp, #136]
  403f40:	b	403fbc <ferror@plt+0x235c>
  403f44:	cbz	w22, 403f58 <ferror@plt+0x22f8>
  403f48:	cmp	x26, x27
  403f4c:	b.ls	403f54 <ferror@plt+0x22f4>  // b.plast
  403f50:	strb	w6, [x28, x27]
  403f54:	add	x27, x27, #0x1
  403f58:	add	x2, x24, #0x1
  403f5c:	cmp	x2, x5
  403f60:	b.cs	404074 <ferror@plt+0x2414>  // b.hs, b.nlast
  403f64:	eor	w22, w0, #0x1
  403f68:	and	w22, w4, w22
  403f6c:	ands	w22, w22, #0xff
  403f70:	b.eq	404088 <ferror@plt+0x2428>  // b.none
  403f74:	cmp	x26, x27
  403f78:	b.ls	403f84 <ferror@plt+0x2324>  // b.plast
  403f7c:	mov	w4, #0x27                  	// #39
  403f80:	strb	w4, [x28, x27]
  403f84:	add	x4, x27, #0x1
  403f88:	cmp	x26, x4
  403f8c:	b.ls	403f98 <ferror@plt+0x2338>  // b.plast
  403f90:	mov	w10, #0x27                  	// #39
  403f94:	strb	w10, [x28, x4]
  403f98:	add	x27, x27, #0x2
  403f9c:	mov	w22, w3
  403fa0:	mov	x24, x2
  403fa4:	mov	w4, w3
  403fa8:	cmp	x26, x27
  403fac:	b.ls	403fb4 <ferror@plt+0x2354>  // b.plast
  403fb0:	strb	w20, [x28, x27]
  403fb4:	add	x27, x27, #0x1
  403fb8:	ldrb	w20, [x8, x24]
  403fbc:	cbz	w1, 403f44 <ferror@plt+0x22e4>
  403fc0:	cbnz	w9, 404350 <ferror@plt+0x26f0>
  403fc4:	cmp	w23, #0x2
  403fc8:	cset	w0, eq  // eq = none
  403fcc:	eor	w2, w4, #0x1
  403fd0:	ands	w0, w0, w2
  403fd4:	b.eq	404014 <ferror@plt+0x23b4>  // b.none
  403fd8:	cmp	x26, x27
  403fdc:	b.ls	403fe8 <ferror@plt+0x2388>  // b.plast
  403fe0:	mov	w2, #0x27                  	// #39
  403fe4:	strb	w2, [x28, x27]
  403fe8:	add	x2, x27, #0x1
  403fec:	cmp	x26, x2
  403ff0:	b.ls	403ff8 <ferror@plt+0x2398>  // b.plast
  403ff4:	strb	w7, [x28, x2]
  403ff8:	add	x2, x27, #0x2
  403ffc:	cmp	x26, x2
  404000:	b.ls	40400c <ferror@plt+0x23ac>  // b.plast
  404004:	mov	w4, #0x27                  	// #39
  404008:	strb	w4, [x28, x2]
  40400c:	add	x27, x27, #0x3
  404010:	mov	w4, w0
  404014:	cmp	x26, x27
  404018:	b.ls	404020 <ferror@plt+0x23c0>  // b.plast
  40401c:	strb	w6, [x28, x27]
  404020:	add	x0, x27, #0x1
  404024:	cmp	x26, x0
  404028:	b.ls	404038 <ferror@plt+0x23d8>  // b.plast
  40402c:	lsr	w2, w20, #6
  404030:	add	w2, w2, #0x30
  404034:	strb	w2, [x28, x0]
  404038:	add	x0, x27, #0x2
  40403c:	cmp	x26, x0
  404040:	b.ls	404050 <ferror@plt+0x23f0>  // b.plast
  404044:	ubfx	x2, x20, #3, #3
  404048:	add	w2, w2, #0x30
  40404c:	strb	w2, [x28, x0]
  404050:	add	x27, x27, #0x3
  404054:	and	w20, w20, #0x7
  404058:	add	w20, w20, #0x30
  40405c:	add	x2, x24, #0x1
  404060:	cmp	x5, x2
  404064:	b.ls	40407c <ferror@plt+0x241c>  // b.plast
  404068:	mov	w0, w3
  40406c:	mov	x24, x2
  404070:	b	403fa8 <ferror@plt+0x2348>
  404074:	str	w4, [sp, #124]
  404078:	b	403b74 <ferror@plt+0x1f14>
  40407c:	str	w4, [sp, #124]
  404080:	mov	w0, w1
  404084:	b	403b74 <ferror@plt+0x1f14>
  404088:	mov	x24, x2
  40408c:	b	403fa8 <ferror@plt+0x2348>
  404090:	mov	w0, w22
  404094:	cmp	w21, #0x0
  404098:	ldr	w1, [sp, #112]
  40409c:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  4040a0:	b.eq	4040bc <ferror@plt+0x245c>  // b.none
  4040a4:	ldr	x2, [sp, #152]
  4040a8:	cbz	x2, 4040bc <ferror@plt+0x245c>
  4040ac:	ubfx	x1, x20, #5, #8
  4040b0:	ldr	w1, [x2, x1, lsl #2]
  4040b4:	lsr	w1, w1, w20
  4040b8:	tbnz	w1, #0, 4040c0 <ferror@plt+0x2460>
  4040bc:	cbz	w22, 403b74 <ferror@plt+0x1f14>
  4040c0:	ldr	w0, [sp, #112]
  4040c4:	cbnz	w0, 4043a0 <ferror@plt+0x2740>
  4040c8:	cmp	w23, #0x2
  4040cc:	cset	w0, eq  // eq = none
  4040d0:	ldr	w1, [sp, #124]
  4040d4:	eor	w1, w1, #0x1
  4040d8:	ands	w0, w0, w1
  4040dc:	b.eq	404120 <ferror@plt+0x24c0>  // b.none
  4040e0:	cmp	x26, x27
  4040e4:	b.ls	4040f0 <ferror@plt+0x2490>  // b.plast
  4040e8:	mov	w1, #0x27                  	// #39
  4040ec:	strb	w1, [x28, x27]
  4040f0:	add	x1, x27, #0x1
  4040f4:	cmp	x26, x1
  4040f8:	b.ls	404104 <ferror@plt+0x24a4>  // b.plast
  4040fc:	mov	w2, #0x24                  	// #36
  404100:	strb	w2, [x28, x1]
  404104:	add	x1, x27, #0x2
  404108:	cmp	x26, x1
  40410c:	b.ls	404118 <ferror@plt+0x24b8>  // b.plast
  404110:	mov	w2, #0x27                  	// #39
  404114:	strb	w2, [x28, x1]
  404118:	add	x27, x27, #0x3
  40411c:	str	w0, [sp, #124]
  404120:	cmp	x26, x27
  404124:	b.ls	404130 <ferror@plt+0x24d0>  // b.plast
  404128:	mov	w0, #0x5c                  	// #92
  40412c:	strb	w0, [x28, x27]
  404130:	add	x27, x27, #0x1
  404134:	cmp	x27, x26
  404138:	b.cs	404140 <ferror@plt+0x24e0>  // b.hs, b.nlast
  40413c:	strb	w20, [x28, x27]
  404140:	add	x27, x27, #0x1
  404144:	cmp	w19, #0x0
  404148:	ldr	w0, [sp, #128]
  40414c:	csel	w0, w0, w19, ne  // ne = any
  404150:	str	w0, [sp, #128]
  404154:	add	x24, x24, #0x1
  404158:	cmp	x25, x24
  40415c:	cset	w19, ne  // ne = any
  404160:	cmn	x25, #0x1
  404164:	b.eq	404238 <ferror@plt+0x25d8>  // b.none
  404168:	cbz	w19, 40424c <ferror@plt+0x25ec>
  40416c:	cmp	w23, #0x2
  404170:	cset	w21, ne  // ne = any
  404174:	ldr	w0, [sp, #132]
  404178:	and	w21, w0, w21
  40417c:	ldr	x0, [sp, #144]
  404180:	cmp	x0, #0x0
  404184:	cset	w0, ne  // ne = any
  404188:	str	w0, [sp, #176]
  40418c:	csel	w22, w21, wzr, ne  // ne = any
  404190:	cbnz	w22, 4037e4 <ferror@plt+0x1b84>
  404194:	ldr	x0, [sp, #136]
  404198:	ldrb	w20, [x0, x24]
  40419c:	cmp	w20, #0x7e
  4041a0:	b.hi	403d20 <ferror@plt+0x20c0>  // b.pmore
  4041a4:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4041a8:	add	x0, x0, #0x120
  4041ac:	ldrh	w0, [x0, w20, uxtw #1]
  4041b0:	adr	x1, 4041bc <ferror@plt+0x255c>
  4041b4:	add	x0, x1, w0, sxth #2
  4041b8:	br	x0
  4041bc:	mov	w19, #0x0                   	// #0
  4041c0:	mov	w0, #0x0                   	// #0
  4041c4:	mov	w20, #0x3f                  	// #63
  4041c8:	b	404094 <ferror@plt+0x2434>
  4041cc:	mov	w19, #0x0                   	// #0
  4041d0:	mov	w0, #0x0                   	// #0
  4041d4:	mov	w20, #0x3f                  	// #63
  4041d8:	b	404094 <ferror@plt+0x2434>
  4041dc:	mov	w19, #0x0                   	// #0
  4041e0:	mov	w0, #0x0                   	// #0
  4041e4:	b	404094 <ferror@plt+0x2434>
  4041e8:	mov	w19, #0x0                   	// #0
  4041ec:	mov	w0, #0x0                   	// #0
  4041f0:	b	404094 <ferror@plt+0x2434>
  4041f4:	mov	w19, w22
  4041f8:	ldr	w0, [sp, #112]
  4041fc:	b	404094 <ferror@plt+0x2434>
  404200:	mov	w19, w22
  404204:	mov	w22, #0x0                   	// #0
  404208:	mov	w0, #0x0                   	// #0
  40420c:	b	404094 <ferror@plt+0x2434>
  404210:	mov	w20, w0
  404214:	mov	w19, #0x0                   	// #0
  404218:	b	4040c0 <ferror@plt+0x2460>
  40421c:	mov	w19, #0x0                   	// #0
  404220:	mov	w20, #0x61                  	// #97
  404224:	b	4040c0 <ferror@plt+0x2460>
  404228:	mov	w19, #0x0                   	// #0
  40422c:	mov	w0, #0x0                   	// #0
  404230:	mov	w20, #0x5c                  	// #92
  404234:	b	403b74 <ferror@plt+0x1f14>
  404238:	ldr	x0, [sp, #136]
  40423c:	ldrb	w0, [x0, x24]
  404240:	cmp	w0, #0x0
  404244:	cset	w19, ne  // ne = any
  404248:	b	404168 <ferror@plt+0x2508>
  40424c:	cmp	w23, #0x2
  404250:	cset	w1, eq  // eq = none
  404254:	cmp	w1, #0x0
  404258:	ldr	w0, [sp, #112]
  40425c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404260:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  404264:	b.eq	404364 <ferror@plt+0x2704>  // b.none
  404268:	eor	w0, w0, #0x1
  40426c:	and	w0, w0, #0xff
  404270:	cmp	w1, #0x0
  404274:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404278:	cset	w1, ne  // ne = any
  40427c:	ldr	w2, [sp, #180]
  404280:	ands	w1, w2, w1
  404284:	b.eq	4042f8 <ferror@plt+0x2698>  // b.none
  404288:	ldr	w0, [sp, #128]
  40428c:	cbnz	w0, 4042c0 <ferror@plt+0x2660>
  404290:	cmp	x26, #0x0
  404294:	cset	w0, eq  // eq = none
  404298:	ldr	x2, [sp, #192]
  40429c:	cmp	x2, #0x0
  4042a0:	csel	w0, w0, wzr, ne  // ne = any
  4042a4:	str	w0, [sp, #180]
  4042a8:	mov	w23, #0x2                   	// #2
  4042ac:	cbz	w0, 4042f4 <ferror@plt+0x2694>
  4042b0:	ldr	w0, [sp, #128]
  4042b4:	str	w0, [sp, #112]
  4042b8:	ldr	x26, [sp, #192]
  4042bc:	b	403588 <ferror@plt+0x1928>
  4042c0:	ldr	x0, [sp, #240]
  4042c4:	str	x0, [sp]
  4042c8:	ldr	x7, [sp, #200]
  4042cc:	ldr	x6, [sp, #152]
  4042d0:	ldr	w5, [sp, #184]
  4042d4:	mov	w4, #0x5                   	// #5
  4042d8:	mov	x3, x25
  4042dc:	ldr	x2, [sp, #136]
  4042e0:	ldr	x1, [sp, #192]
  4042e4:	mov	x0, x28
  4042e8:	bl	403508 <ferror@plt+0x18a8>
  4042ec:	mov	x27, x0
  4042f0:	b	4043f0 <ferror@plt+0x2790>
  4042f4:	mov	w0, w1
  4042f8:	ldr	x1, [sp, #160]
  4042fc:	cmp	x1, #0x0
  404300:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404304:	b.eq	404340 <ferror@plt+0x26e0>  // b.none
  404308:	mov	x0, x1
  40430c:	ldrb	w2, [x1]
  404310:	cbz	w2, 404340 <ferror@plt+0x26e0>
  404314:	mov	x1, x27
  404318:	sub	x0, x0, x27
  40431c:	b	40432c <ferror@plt+0x26cc>
  404320:	add	x1, x1, #0x1
  404324:	ldrb	w2, [x0, x1]
  404328:	cbz	w2, 40433c <ferror@plt+0x26dc>
  40432c:	cmp	x26, x1
  404330:	b.ls	404320 <ferror@plt+0x26c0>  // b.plast
  404334:	strb	w2, [x28, x1]
  404338:	b	404320 <ferror@plt+0x26c0>
  40433c:	mov	x27, x1
  404340:	cmp	x26, x27
  404344:	b.ls	4043f0 <ferror@plt+0x2790>  // b.plast
  404348:	strb	wzr, [x28, x27]
  40434c:	b	4043f0 <ferror@plt+0x2790>
  404350:	mov	x24, x25
  404354:	mov	w25, w23
  404358:	ldr	w0, [sp, #112]
  40435c:	str	w0, [sp, #132]
  404360:	b	4043a8 <ferror@plt+0x2748>
  404364:	mov	x24, x25
  404368:	mov	w25, #0x2                   	// #2
  40436c:	b	4043a8 <ferror@plt+0x2748>
  404370:	mov	x24, x25
  404374:	mov	w25, w23
  404378:	b	4043a8 <ferror@plt+0x2748>
  40437c:	mov	x24, x25
  404380:	mov	w25, w23
  404384:	b	4043a8 <ferror@plt+0x2748>
  404388:	mov	x24, x25
  40438c:	mov	w25, w23
  404390:	b	4043a8 <ferror@plt+0x2748>
  404394:	mov	x24, x25
  404398:	mov	w25, w23
  40439c:	b	4043a8 <ferror@plt+0x2748>
  4043a0:	mov	x24, x25
  4043a4:	mov	w25, w23
  4043a8:	ldr	w0, [sp, #132]
  4043ac:	cmp	w0, #0x0
  4043b0:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4043b4:	mov	w0, #0x4                   	// #4
  4043b8:	csel	w25, w25, w0, ne  // ne = any
  4043bc:	ldr	x0, [sp, #240]
  4043c0:	str	x0, [sp]
  4043c4:	ldr	x7, [sp, #200]
  4043c8:	mov	x6, #0x0                   	// #0
  4043cc:	ldr	w0, [sp, #184]
  4043d0:	and	w5, w0, #0xfffffffd
  4043d4:	mov	w4, w25
  4043d8:	mov	x3, x24
  4043dc:	ldr	x2, [sp, #136]
  4043e0:	mov	x1, x26
  4043e4:	mov	x0, x28
  4043e8:	bl	403508 <ferror@plt+0x18a8>
  4043ec:	mov	x27, x0
  4043f0:	mov	x0, x27
  4043f4:	ldp	x19, x20, [sp, #32]
  4043f8:	ldp	x21, x22, [sp, #48]
  4043fc:	ldp	x23, x24, [sp, #64]
  404400:	ldp	x25, x26, [sp, #80]
  404404:	ldp	x27, x28, [sp, #96]
  404408:	ldp	x29, x30, [sp, #16]
  40440c:	add	sp, sp, #0xf0
  404410:	ret
  404414:	mov	x24, x25
  404418:	mov	w25, w23
  40441c:	b	4043bc <ferror@plt+0x275c>
  404420:	add	x27, x27, #0x4
  404424:	str	w0, [sp, #124]
  404428:	mov	w19, #0x0                   	// #0
  40442c:	mov	w20, #0x30                  	// #48
  404430:	b	404094 <ferror@plt+0x2434>
  404434:	ldr	x0, [sp, #136]
  404438:	ldrb	w20, [x0, x24]
  40443c:	cmp	w20, #0x7e
  404440:	b.hi	403d1c <ferror@plt+0x20bc>  // b.pmore
  404444:	adrp	x0, 409000 <ferror@plt+0x73a0>
  404448:	add	x0, x0, #0x220
  40444c:	ldrh	w0, [x0, w20, uxtw #1]
  404450:	adr	x1, 40445c <ferror@plt+0x27fc>
  404454:	add	x0, x1, w0, sxth #2
  404458:	br	x0
  40445c:	sub	sp, sp, #0x80
  404460:	stp	x29, x30, [sp, #16]
  404464:	add	x29, sp, #0x10
  404468:	stp	x19, x20, [sp, #32]
  40446c:	stp	x21, x22, [sp, #48]
  404470:	stp	x23, x24, [sp, #64]
  404474:	stp	x25, x26, [sp, #80]
  404478:	stp	x27, x28, [sp, #96]
  40447c:	mov	w19, w0
  404480:	str	x1, [sp, #112]
  404484:	str	x2, [sp, #120]
  404488:	mov	x20, x3
  40448c:	bl	401c30 <__errno_location@plt>
  404490:	mov	x23, x0
  404494:	ldr	w28, [x0]
  404498:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40449c:	ldr	x21, [x0, #592]
  4044a0:	tbnz	w19, #31, 4045e4 <ferror@plt+0x2984>
  4044a4:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4044a8:	ldr	w0, [x0, #600]
  4044ac:	cmp	w0, w19
  4044b0:	b.gt	404514 <ferror@plt+0x28b4>
  4044b4:	mov	w0, #0x7fffffff            	// #2147483647
  4044b8:	cmp	w19, w0
  4044bc:	b.eq	4045e8 <ferror@plt+0x2988>  // b.none
  4044c0:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4044c4:	add	x0, x0, #0x250
  4044c8:	add	x0, x0, #0x10
  4044cc:	cmp	x21, x0
  4044d0:	b.eq	4045ec <ferror@plt+0x298c>  // b.none
  4044d4:	add	w24, w19, #0x1
  4044d8:	sbfiz	x1, x24, #4, #32
  4044dc:	mov	x0, x21
  4044e0:	bl	406374 <ferror@plt+0x4714>
  4044e4:	mov	x21, x0
  4044e8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4044ec:	str	x21, [x0, #592]
  4044f0:	adrp	x22, 41c000 <ferror@plt+0x1a3a0>
  4044f4:	add	x22, x22, #0x250
  4044f8:	ldr	w0, [x22, #8]
  4044fc:	sub	w2, w24, w0
  404500:	sbfiz	x2, x2, #4, #32
  404504:	mov	w1, #0x0                   	// #0
  404508:	add	x0, x21, w0, sxtw #4
  40450c:	bl	4019b0 <memset@plt>
  404510:	str	w24, [x22, #8]
  404514:	sbfiz	x19, x19, #4, #32
  404518:	add	x27, x21, x19
  40451c:	ldr	x25, [x21, x19]
  404520:	ldr	x22, [x27, #8]
  404524:	ldr	w24, [x20, #4]
  404528:	orr	w24, w24, #0x1
  40452c:	add	x26, x20, #0x8
  404530:	ldr	x0, [x20, #48]
  404534:	str	x0, [sp]
  404538:	ldr	x7, [x20, #40]
  40453c:	mov	x6, x26
  404540:	mov	w5, w24
  404544:	ldr	w4, [x20]
  404548:	ldr	x3, [sp, #120]
  40454c:	ldr	x2, [sp, #112]
  404550:	mov	x1, x25
  404554:	mov	x0, x22
  404558:	bl	403508 <ferror@plt+0x18a8>
  40455c:	cmp	x25, x0
  404560:	b.hi	4045bc <ferror@plt+0x295c>  // b.pmore
  404564:	add	x25, x0, #0x1
  404568:	str	x25, [x21, x19]
  40456c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  404570:	add	x0, x0, #0x300
  404574:	cmp	x22, x0
  404578:	b.eq	404584 <ferror@plt+0x2924>  // b.none
  40457c:	mov	x0, x22
  404580:	bl	401b00 <free@plt>
  404584:	mov	x0, x25
  404588:	bl	4062f8 <ferror@plt+0x4698>
  40458c:	mov	x22, x0
  404590:	str	x0, [x27, #8]
  404594:	ldr	x1, [x20, #48]
  404598:	str	x1, [sp]
  40459c:	ldr	x7, [x20, #40]
  4045a0:	mov	x6, x26
  4045a4:	mov	w5, w24
  4045a8:	ldr	w4, [x20]
  4045ac:	ldr	x3, [sp, #120]
  4045b0:	ldr	x2, [sp, #112]
  4045b4:	mov	x1, x25
  4045b8:	bl	403508 <ferror@plt+0x18a8>
  4045bc:	str	w28, [x23]
  4045c0:	mov	x0, x22
  4045c4:	ldp	x19, x20, [sp, #32]
  4045c8:	ldp	x21, x22, [sp, #48]
  4045cc:	ldp	x23, x24, [sp, #64]
  4045d0:	ldp	x25, x26, [sp, #80]
  4045d4:	ldp	x27, x28, [sp, #96]
  4045d8:	ldp	x29, x30, [sp, #16]
  4045dc:	add	sp, sp, #0x80
  4045e0:	ret
  4045e4:	bl	401a40 <abort@plt>
  4045e8:	bl	406584 <ferror@plt+0x4924>
  4045ec:	add	w24, w19, #0x1
  4045f0:	sbfiz	x1, x24, #4, #32
  4045f4:	mov	x0, #0x0                   	// #0
  4045f8:	bl	406374 <ferror@plt+0x4714>
  4045fc:	mov	x21, x0
  404600:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  404604:	add	x1, x0, #0x250
  404608:	str	x21, [x0, #592]
  40460c:	ldp	x0, x1, [x1, #16]
  404610:	stp	x0, x1, [x21]
  404614:	b	4044f0 <ferror@plt+0x2890>
  404618:	stp	x29, x30, [sp, #-48]!
  40461c:	mov	x29, sp
  404620:	stp	x19, x20, [sp, #16]
  404624:	str	x21, [sp, #32]
  404628:	mov	x20, x0
  40462c:	bl	401c30 <__errno_location@plt>
  404630:	mov	x19, x0
  404634:	ldr	w21, [x0]
  404638:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  40463c:	add	x2, x2, #0x300
  404640:	add	x2, x2, #0x100
  404644:	cmp	x20, #0x0
  404648:	mov	x1, #0x38                  	// #56
  40464c:	csel	x0, x2, x20, eq  // eq = none
  404650:	bl	406524 <ferror@plt+0x48c4>
  404654:	str	w21, [x19]
  404658:	ldp	x19, x20, [sp, #16]
  40465c:	ldr	x21, [sp, #32]
  404660:	ldp	x29, x30, [sp], #48
  404664:	ret
  404668:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  40466c:	add	x1, x1, #0x300
  404670:	add	x1, x1, #0x100
  404674:	cmp	x0, #0x0
  404678:	csel	x0, x1, x0, eq  // eq = none
  40467c:	ldr	w0, [x0]
  404680:	ret
  404684:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  404688:	add	x2, x2, #0x300
  40468c:	add	x2, x2, #0x100
  404690:	cmp	x0, #0x0
  404694:	csel	x0, x2, x0, eq  // eq = none
  404698:	str	w1, [x0]
  40469c:	ret
  4046a0:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4046a4:	add	x3, x3, #0x300
  4046a8:	add	x3, x3, #0x100
  4046ac:	cmp	x0, #0x0
  4046b0:	csel	x0, x3, x0, eq  // eq = none
  4046b4:	add	x0, x0, #0x8
  4046b8:	ubfx	x4, x1, #5, #3
  4046bc:	and	w1, w1, #0x1f
  4046c0:	ldr	w5, [x0, x4, lsl #2]
  4046c4:	lsr	w3, w5, w1
  4046c8:	eor	w2, w3, w2
  4046cc:	and	w2, w2, #0x1
  4046d0:	lsl	w2, w2, w1
  4046d4:	eor	w2, w2, w5
  4046d8:	str	w2, [x0, x4, lsl #2]
  4046dc:	and	w0, w3, #0x1
  4046e0:	ret
  4046e4:	mov	x2, x0
  4046e8:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4046ec:	add	x0, x0, #0x300
  4046f0:	add	x0, x0, #0x100
  4046f4:	cmp	x2, #0x0
  4046f8:	csel	x2, x0, x2, eq  // eq = none
  4046fc:	ldr	w0, [x2, #4]
  404700:	str	w1, [x2, #4]
  404704:	ret
  404708:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  40470c:	add	x3, x3, #0x300
  404710:	add	x3, x3, #0x100
  404714:	cmp	x0, #0x0
  404718:	csel	x0, x3, x0, eq  // eq = none
  40471c:	mov	w3, #0xa                   	// #10
  404720:	str	w3, [x0]
  404724:	cmp	x1, #0x0
  404728:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40472c:	b.eq	40473c <ferror@plt+0x2adc>  // b.none
  404730:	str	x1, [x0, #40]
  404734:	str	x2, [x0, #48]
  404738:	ret
  40473c:	stp	x29, x30, [sp, #-16]!
  404740:	mov	x29, sp
  404744:	bl	401a40 <abort@plt>
  404748:	sub	sp, sp, #0x60
  40474c:	stp	x29, x30, [sp, #16]
  404750:	add	x29, sp, #0x10
  404754:	stp	x19, x20, [sp, #32]
  404758:	stp	x21, x22, [sp, #48]
  40475c:	stp	x23, x24, [sp, #64]
  404760:	str	x25, [sp, #80]
  404764:	mov	x21, x0
  404768:	mov	x22, x1
  40476c:	mov	x23, x2
  404770:	mov	x24, x3
  404774:	mov	x19, x4
  404778:	adrp	x4, 41c000 <ferror@plt+0x1a3a0>
  40477c:	add	x4, x4, #0x300
  404780:	add	x4, x4, #0x100
  404784:	cmp	x19, #0x0
  404788:	csel	x19, x4, x19, eq  // eq = none
  40478c:	bl	401c30 <__errno_location@plt>
  404790:	mov	x20, x0
  404794:	ldr	w25, [x0]
  404798:	ldr	x7, [x19, #40]
  40479c:	ldr	w5, [x19, #4]
  4047a0:	ldr	w4, [x19]
  4047a4:	ldr	x0, [x19, #48]
  4047a8:	str	x0, [sp]
  4047ac:	add	x6, x19, #0x8
  4047b0:	mov	x3, x24
  4047b4:	mov	x2, x23
  4047b8:	mov	x1, x22
  4047bc:	mov	x0, x21
  4047c0:	bl	403508 <ferror@plt+0x18a8>
  4047c4:	str	w25, [x20]
  4047c8:	ldp	x19, x20, [sp, #32]
  4047cc:	ldp	x21, x22, [sp, #48]
  4047d0:	ldp	x23, x24, [sp, #64]
  4047d4:	ldr	x25, [sp, #80]
  4047d8:	ldp	x29, x30, [sp, #16]
  4047dc:	add	sp, sp, #0x60
  4047e0:	ret
  4047e4:	sub	sp, sp, #0x80
  4047e8:	stp	x29, x30, [sp, #16]
  4047ec:	add	x29, sp, #0x10
  4047f0:	stp	x19, x20, [sp, #32]
  4047f4:	stp	x21, x22, [sp, #48]
  4047f8:	stp	x23, x24, [sp, #64]
  4047fc:	stp	x25, x26, [sp, #80]
  404800:	stp	x27, x28, [sp, #96]
  404804:	mov	x22, x0
  404808:	mov	x23, x1
  40480c:	mov	x20, x2
  404810:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  404814:	add	x0, x0, #0x300
  404818:	add	x0, x0, #0x100
  40481c:	cmp	x3, #0x0
  404820:	csel	x19, x0, x3, eq  // eq = none
  404824:	bl	401c30 <__errno_location@plt>
  404828:	mov	x21, x0
  40482c:	ldr	w28, [x0]
  404830:	cmp	x20, #0x0
  404834:	cset	w24, eq  // eq = none
  404838:	ldr	w0, [x19, #4]
  40483c:	orr	w24, w24, w0
  404840:	add	x27, x19, #0x8
  404844:	ldr	x7, [x19, #40]
  404848:	ldr	w4, [x19]
  40484c:	ldr	x0, [x19, #48]
  404850:	str	x0, [sp]
  404854:	mov	x6, x27
  404858:	mov	w5, w24
  40485c:	mov	x3, x23
  404860:	mov	x2, x22
  404864:	mov	x1, #0x0                   	// #0
  404868:	mov	x0, #0x0                   	// #0
  40486c:	bl	403508 <ferror@plt+0x18a8>
  404870:	mov	x25, x0
  404874:	add	x26, x0, #0x1
  404878:	mov	x0, x26
  40487c:	bl	4062f8 <ferror@plt+0x4698>
  404880:	str	x0, [sp, #120]
  404884:	ldr	x7, [x19, #40]
  404888:	ldr	w4, [x19]
  40488c:	ldr	x1, [x19, #48]
  404890:	str	x1, [sp]
  404894:	mov	x6, x27
  404898:	mov	w5, w24
  40489c:	mov	x3, x23
  4048a0:	mov	x2, x22
  4048a4:	mov	x1, x26
  4048a8:	bl	403508 <ferror@plt+0x18a8>
  4048ac:	str	w28, [x21]
  4048b0:	cbz	x20, 4048b8 <ferror@plt+0x2c58>
  4048b4:	str	x25, [x20]
  4048b8:	ldr	x0, [sp, #120]
  4048bc:	ldp	x19, x20, [sp, #32]
  4048c0:	ldp	x21, x22, [sp, #48]
  4048c4:	ldp	x23, x24, [sp, #64]
  4048c8:	ldp	x25, x26, [sp, #80]
  4048cc:	ldp	x27, x28, [sp, #96]
  4048d0:	ldp	x29, x30, [sp, #16]
  4048d4:	add	sp, sp, #0x80
  4048d8:	ret
  4048dc:	stp	x29, x30, [sp, #-16]!
  4048e0:	mov	x29, sp
  4048e4:	mov	x3, x2
  4048e8:	mov	x2, #0x0                   	// #0
  4048ec:	bl	4047e4 <ferror@plt+0x2b84>
  4048f0:	ldp	x29, x30, [sp], #16
  4048f4:	ret
  4048f8:	stp	x29, x30, [sp, #-48]!
  4048fc:	mov	x29, sp
  404900:	stp	x19, x20, [sp, #16]
  404904:	str	x21, [sp, #32]
  404908:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40490c:	add	x1, x0, #0x250
  404910:	ldr	x21, [x0, #592]
  404914:	ldr	w20, [x1, #8]
  404918:	cmp	w20, #0x1
  40491c:	b.le	404940 <ferror@plt+0x2ce0>
  404920:	add	x19, x21, #0x18
  404924:	sub	w20, w20, #0x2
  404928:	add	x0, x21, #0x28
  40492c:	add	x20, x0, x20, lsl #4
  404930:	ldr	x0, [x19], #16
  404934:	bl	401b00 <free@plt>
  404938:	cmp	x19, x20
  40493c:	b.ne	404930 <ferror@plt+0x2cd0>  // b.any
  404940:	ldr	x0, [x21, #8]
  404944:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  404948:	add	x1, x1, #0x300
  40494c:	cmp	x0, x1
  404950:	b.eq	404974 <ferror@plt+0x2d14>  // b.none
  404954:	bl	401b00 <free@plt>
  404958:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40495c:	add	x0, x0, #0x250
  404960:	mov	x1, #0x100                 	// #256
  404964:	str	x1, [x0, #16]
  404968:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  40496c:	add	x1, x1, #0x300
  404970:	str	x1, [x0, #24]
  404974:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  404978:	add	x0, x0, #0x250
  40497c:	add	x0, x0, #0x10
  404980:	cmp	x21, x0
  404984:	b.eq	4049a0 <ferror@plt+0x2d40>  // b.none
  404988:	mov	x0, x21
  40498c:	bl	401b00 <free@plt>
  404990:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  404994:	add	x0, x1, #0x250
  404998:	add	x0, x0, #0x10
  40499c:	str	x0, [x1, #592]
  4049a0:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4049a4:	mov	w1, #0x1                   	// #1
  4049a8:	str	w1, [x0, #600]
  4049ac:	ldp	x19, x20, [sp, #16]
  4049b0:	ldr	x21, [sp, #32]
  4049b4:	ldp	x29, x30, [sp], #48
  4049b8:	ret
  4049bc:	stp	x29, x30, [sp, #-16]!
  4049c0:	mov	x29, sp
  4049c4:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4049c8:	add	x3, x3, #0x300
  4049cc:	add	x3, x3, #0x100
  4049d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4049d4:	bl	40445c <ferror@plt+0x27fc>
  4049d8:	ldp	x29, x30, [sp], #16
  4049dc:	ret
  4049e0:	stp	x29, x30, [sp, #-16]!
  4049e4:	mov	x29, sp
  4049e8:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  4049ec:	add	x3, x3, #0x300
  4049f0:	add	x3, x3, #0x100
  4049f4:	bl	40445c <ferror@plt+0x27fc>
  4049f8:	ldp	x29, x30, [sp], #16
  4049fc:	ret
  404a00:	stp	x29, x30, [sp, #-16]!
  404a04:	mov	x29, sp
  404a08:	mov	x1, x0
  404a0c:	mov	w0, #0x0                   	// #0
  404a10:	bl	4049bc <ferror@plt+0x2d5c>
  404a14:	ldp	x29, x30, [sp], #16
  404a18:	ret
  404a1c:	stp	x29, x30, [sp, #-16]!
  404a20:	mov	x29, sp
  404a24:	mov	x2, x1
  404a28:	mov	x1, x0
  404a2c:	mov	w0, #0x0                   	// #0
  404a30:	bl	4049e0 <ferror@plt+0x2d80>
  404a34:	ldp	x29, x30, [sp], #16
  404a38:	ret
  404a3c:	stp	x29, x30, [sp, #-96]!
  404a40:	mov	x29, sp
  404a44:	stp	x19, x20, [sp, #16]
  404a48:	mov	w19, w0
  404a4c:	mov	w0, w1
  404a50:	mov	x20, x2
  404a54:	add	x8, sp, #0x28
  404a58:	bl	403388 <ferror@plt+0x1728>
  404a5c:	add	x3, sp, #0x28
  404a60:	mov	x2, #0xffffffffffffffff    	// #-1
  404a64:	mov	x1, x20
  404a68:	mov	w0, w19
  404a6c:	bl	40445c <ferror@plt+0x27fc>
  404a70:	ldp	x19, x20, [sp, #16]
  404a74:	ldp	x29, x30, [sp], #96
  404a78:	ret
  404a7c:	stp	x29, x30, [sp, #-112]!
  404a80:	mov	x29, sp
  404a84:	stp	x19, x20, [sp, #16]
  404a88:	str	x21, [sp, #32]
  404a8c:	mov	w19, w0
  404a90:	mov	w0, w1
  404a94:	mov	x20, x2
  404a98:	mov	x21, x3
  404a9c:	add	x8, sp, #0x38
  404aa0:	bl	403388 <ferror@plt+0x1728>
  404aa4:	add	x3, sp, #0x38
  404aa8:	mov	x2, x21
  404aac:	mov	x1, x20
  404ab0:	mov	w0, w19
  404ab4:	bl	40445c <ferror@plt+0x27fc>
  404ab8:	ldp	x19, x20, [sp, #16]
  404abc:	ldr	x21, [sp, #32]
  404ac0:	ldp	x29, x30, [sp], #112
  404ac4:	ret
  404ac8:	stp	x29, x30, [sp, #-16]!
  404acc:	mov	x29, sp
  404ad0:	mov	x2, x1
  404ad4:	mov	w1, w0
  404ad8:	mov	w0, #0x0                   	// #0
  404adc:	bl	404a3c <ferror@plt+0x2ddc>
  404ae0:	ldp	x29, x30, [sp], #16
  404ae4:	ret
  404ae8:	stp	x29, x30, [sp, #-16]!
  404aec:	mov	x29, sp
  404af0:	mov	x3, x2
  404af4:	mov	x2, x1
  404af8:	mov	w1, w0
  404afc:	mov	w0, #0x0                   	// #0
  404b00:	bl	404a7c <ferror@plt+0x2e1c>
  404b04:	ldp	x29, x30, [sp], #16
  404b08:	ret
  404b0c:	stp	x29, x30, [sp, #-96]!
  404b10:	mov	x29, sp
  404b14:	stp	x19, x20, [sp, #16]
  404b18:	mov	x19, x0
  404b1c:	mov	x20, x1
  404b20:	and	w1, w2, #0xff
  404b24:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  404b28:	add	x2, x2, #0x300
  404b2c:	add	x0, x2, #0x100
  404b30:	ldp	x2, x3, [x2, #256]
  404b34:	stp	x2, x3, [sp, #40]
  404b38:	ldp	x2, x3, [x0, #16]
  404b3c:	stp	x2, x3, [sp, #56]
  404b40:	ldp	x2, x3, [x0, #32]
  404b44:	stp	x2, x3, [sp, #72]
  404b48:	ldr	x0, [x0, #48]
  404b4c:	str	x0, [sp, #88]
  404b50:	mov	w2, #0x1                   	// #1
  404b54:	add	x0, sp, #0x28
  404b58:	bl	4046a0 <ferror@plt+0x2a40>
  404b5c:	add	x3, sp, #0x28
  404b60:	mov	x2, x20
  404b64:	mov	x1, x19
  404b68:	mov	w0, #0x0                   	// #0
  404b6c:	bl	40445c <ferror@plt+0x27fc>
  404b70:	ldp	x19, x20, [sp, #16]
  404b74:	ldp	x29, x30, [sp], #96
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-16]!
  404b80:	mov	x29, sp
  404b84:	mov	w2, w1
  404b88:	mov	x1, #0xffffffffffffffff    	// #-1
  404b8c:	bl	404b0c <ferror@plt+0x2eac>
  404b90:	ldp	x29, x30, [sp], #16
  404b94:	ret
  404b98:	stp	x29, x30, [sp, #-16]!
  404b9c:	mov	x29, sp
  404ba0:	mov	w1, #0x3a                  	// #58
  404ba4:	bl	404b7c <ferror@plt+0x2f1c>
  404ba8:	ldp	x29, x30, [sp], #16
  404bac:	ret
  404bb0:	stp	x29, x30, [sp, #-16]!
  404bb4:	mov	x29, sp
  404bb8:	mov	w2, #0x3a                  	// #58
  404bbc:	bl	404b0c <ferror@plt+0x2eac>
  404bc0:	ldp	x29, x30, [sp], #16
  404bc4:	ret
  404bc8:	stp	x29, x30, [sp, #-160]!
  404bcc:	mov	x29, sp
  404bd0:	stp	x19, x20, [sp, #16]
  404bd4:	mov	w19, w0
  404bd8:	mov	w0, w1
  404bdc:	mov	x20, x2
  404be0:	add	x8, sp, #0x20
  404be4:	bl	403388 <ferror@plt+0x1728>
  404be8:	ldp	x0, x1, [sp, #32]
  404bec:	stp	x0, x1, [sp, #104]
  404bf0:	ldp	x0, x1, [sp, #48]
  404bf4:	stp	x0, x1, [sp, #120]
  404bf8:	ldp	x0, x1, [sp, #64]
  404bfc:	stp	x0, x1, [sp, #136]
  404c00:	ldr	x0, [sp, #80]
  404c04:	str	x0, [sp, #152]
  404c08:	mov	w2, #0x1                   	// #1
  404c0c:	mov	w1, #0x3a                  	// #58
  404c10:	add	x0, sp, #0x68
  404c14:	bl	4046a0 <ferror@plt+0x2a40>
  404c18:	add	x3, sp, #0x68
  404c1c:	mov	x2, #0xffffffffffffffff    	// #-1
  404c20:	mov	x1, x20
  404c24:	mov	w0, w19
  404c28:	bl	40445c <ferror@plt+0x27fc>
  404c2c:	ldp	x19, x20, [sp, #16]
  404c30:	ldp	x29, x30, [sp], #160
  404c34:	ret
  404c38:	stp	x29, x30, [sp, #-112]!
  404c3c:	mov	x29, sp
  404c40:	stp	x19, x20, [sp, #16]
  404c44:	str	x21, [sp, #32]
  404c48:	mov	w19, w0
  404c4c:	mov	x20, x3
  404c50:	mov	x21, x4
  404c54:	adrp	x5, 41c000 <ferror@plt+0x1a3a0>
  404c58:	add	x5, x5, #0x300
  404c5c:	add	x0, x5, #0x100
  404c60:	ldp	x4, x5, [x5, #256]
  404c64:	stp	x4, x5, [sp, #56]
  404c68:	ldp	x4, x5, [x0, #16]
  404c6c:	stp	x4, x5, [sp, #72]
  404c70:	ldp	x4, x5, [x0, #32]
  404c74:	stp	x4, x5, [sp, #88]
  404c78:	ldr	x0, [x0, #48]
  404c7c:	str	x0, [sp, #104]
  404c80:	add	x0, sp, #0x38
  404c84:	bl	404708 <ferror@plt+0x2aa8>
  404c88:	add	x3, sp, #0x38
  404c8c:	mov	x2, x21
  404c90:	mov	x1, x20
  404c94:	mov	w0, w19
  404c98:	bl	40445c <ferror@plt+0x27fc>
  404c9c:	ldp	x19, x20, [sp, #16]
  404ca0:	ldr	x21, [sp, #32]
  404ca4:	ldp	x29, x30, [sp], #112
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-16]!
  404cb0:	mov	x29, sp
  404cb4:	mov	x4, #0xffffffffffffffff    	// #-1
  404cb8:	bl	404c38 <ferror@plt+0x2fd8>
  404cbc:	ldp	x29, x30, [sp], #16
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-16]!
  404cc8:	mov	x29, sp
  404ccc:	mov	x3, x2
  404cd0:	mov	x2, x1
  404cd4:	mov	x1, x0
  404cd8:	mov	w0, #0x0                   	// #0
  404cdc:	bl	404cac <ferror@plt+0x304c>
  404ce0:	ldp	x29, x30, [sp], #16
  404ce4:	ret
  404ce8:	stp	x29, x30, [sp, #-16]!
  404cec:	mov	x29, sp
  404cf0:	mov	x4, x3
  404cf4:	mov	x3, x2
  404cf8:	mov	x2, x1
  404cfc:	mov	x1, x0
  404d00:	mov	w0, #0x0                   	// #0
  404d04:	bl	404c38 <ferror@plt+0x2fd8>
  404d08:	ldp	x29, x30, [sp], #16
  404d0c:	ret
  404d10:	stp	x29, x30, [sp, #-16]!
  404d14:	mov	x29, sp
  404d18:	adrp	x3, 41c000 <ferror@plt+0x1a3a0>
  404d1c:	add	x3, x3, #0x250
  404d20:	add	x3, x3, #0x20
  404d24:	bl	40445c <ferror@plt+0x27fc>
  404d28:	ldp	x29, x30, [sp], #16
  404d2c:	ret
  404d30:	stp	x29, x30, [sp, #-16]!
  404d34:	mov	x29, sp
  404d38:	mov	x2, x1
  404d3c:	mov	x1, x0
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	bl	404d10 <ferror@plt+0x30b0>
  404d48:	ldp	x29, x30, [sp], #16
  404d4c:	ret
  404d50:	stp	x29, x30, [sp, #-16]!
  404d54:	mov	x29, sp
  404d58:	mov	x2, #0xffffffffffffffff    	// #-1
  404d5c:	bl	404d10 <ferror@plt+0x30b0>
  404d60:	ldp	x29, x30, [sp], #16
  404d64:	ret
  404d68:	stp	x29, x30, [sp, #-16]!
  404d6c:	mov	x29, sp
  404d70:	mov	x1, x0
  404d74:	mov	w0, #0x0                   	// #0
  404d78:	bl	404d50 <ferror@plt+0x30f0>
  404d7c:	ldp	x29, x30, [sp], #16
  404d80:	ret
  404d84:	stp	x29, x30, [sp, #-32]!
  404d88:	mov	x29, sp
  404d8c:	str	x19, [sp, #16]
  404d90:	mov	x19, x0
  404d94:	mov	x0, #0x18                  	// #24
  404d98:	bl	4062f8 <ferror@plt+0x4698>
  404d9c:	str	x19, [x0]
  404da0:	str	xzr, [x0, #16]
  404da4:	str	xzr, [x0, #8]
  404da8:	ldr	x19, [sp, #16]
  404dac:	ldp	x29, x30, [sp], #32
  404db0:	ret
  404db4:	stp	x29, x30, [sp, #-16]!
  404db8:	mov	x29, sp
  404dbc:	bl	4052b0 <ferror@plt+0x3650>
  404dc0:	cbz	x0, 404dc8 <ferror@plt+0x3168>
  404dc4:	bl	404d84 <ferror@plt+0x3124>
  404dc8:	ldp	x29, x30, [sp], #16
  404dcc:	ret
  404dd0:	ldr	x0, [x0]
  404dd4:	ret
  404dd8:	stp	x29, x30, [sp, #-80]!
  404ddc:	mov	x29, sp
  404de0:	stp	x19, x20, [sp, #16]
  404de4:	stp	x21, x22, [sp, #32]
  404de8:	stp	x23, x24, [sp, #48]
  404dec:	mov	x23, x0
  404df0:	mov	x21, x1
  404df4:	ldr	x24, [x0]
  404df8:	ldr	x20, [x0, #8]
  404dfc:	ldr	x19, [x0, #16]
  404e00:	add	x22, x1, #0x1
  404e04:	b	404e60 <ferror@plt+0x3200>
  404e08:	add	x1, sp, #0x48
  404e0c:	mov	x0, x24
  404e10:	bl	405530 <ferror@plt+0x38d0>
  404e14:	add	x0, sp, #0x48
  404e18:	ldrb	w1, [x0], #1
  404e1c:	add	x20, x1, x20, lsl #8
  404e20:	lsl	x19, x19, #8
  404e24:	add	x19, x19, #0xff
  404e28:	cmp	x21, x19
  404e2c:	b.hi	404e18 <ferror@plt+0x31b8>  // b.pmore
  404e30:	cmp	x19, x21
  404e34:	b.eq	404e88 <ferror@plt+0x3228>  // b.none
  404e38:	sub	x2, x19, x21
  404e3c:	udiv	x1, x2, x22
  404e40:	msub	x1, x1, x22, x2
  404e44:	udiv	x0, x20, x22
  404e48:	msub	x0, x0, x22, x20
  404e4c:	sub	x19, x19, x1
  404e50:	cmp	x20, x19
  404e54:	b.ls	404ea8 <ferror@plt+0x3248>  // b.plast
  404e58:	sub	x19, x1, #0x1
  404e5c:	mov	x20, x0
  404e60:	cmp	x19, x21
  404e64:	b.cs	404e30 <ferror@plt+0x31d0>  // b.hs, b.nlast
  404e68:	mov	x3, x19
  404e6c:	mov	x2, #0x0                   	// #0
  404e70:	lsl	x3, x3, #8
  404e74:	add	x3, x3, #0xff
  404e78:	add	x2, x2, #0x1
  404e7c:	cmp	x21, x3
  404e80:	b.hi	404e70 <ferror@plt+0x3210>  // b.pmore
  404e84:	b	404e08 <ferror@plt+0x31a8>
  404e88:	str	xzr, [x23, #16]
  404e8c:	str	xzr, [x23, #8]
  404e90:	mov	x0, x20
  404e94:	ldp	x19, x20, [sp, #16]
  404e98:	ldp	x21, x22, [sp, #32]
  404e9c:	ldp	x23, x24, [sp, #48]
  404ea0:	ldp	x29, x30, [sp], #80
  404ea4:	ret
  404ea8:	udiv	x20, x20, x22
  404eac:	str	x20, [x23, #8]
  404eb0:	udiv	x2, x2, x22
  404eb4:	str	x2, [x23, #16]
  404eb8:	mov	x20, x0
  404ebc:	b	404e90 <ferror@plt+0x3230>
  404ec0:	stp	x29, x30, [sp, #-32]!
  404ec4:	mov	x29, sp
  404ec8:	str	x19, [sp, #16]
  404ecc:	mov	x19, x0
  404ed0:	mov	x2, #0xffffffffffffffff    	// #-1
  404ed4:	mov	x1, #0x18                  	// #24
  404ed8:	bl	401ba0 <__explicit_bzero_chk@plt>
  404edc:	mov	x0, x19
  404ee0:	bl	401b00 <free@plt>
  404ee4:	ldr	x19, [sp, #16]
  404ee8:	ldp	x29, x30, [sp], #32
  404eec:	ret
  404ef0:	stp	x29, x30, [sp, #-48]!
  404ef4:	mov	x29, sp
  404ef8:	stp	x19, x20, [sp, #16]
  404efc:	stp	x21, x22, [sp, #32]
  404f00:	mov	x20, x0
  404f04:	ldr	x0, [x0]
  404f08:	bl	405698 <ferror@plt+0x3a38>
  404f0c:	mov	w21, w0
  404f10:	bl	401c30 <__errno_location@plt>
  404f14:	mov	x19, x0
  404f18:	ldr	w22, [x0]
  404f1c:	mov	x0, x20
  404f20:	bl	404ec0 <ferror@plt+0x3260>
  404f24:	str	w22, [x19]
  404f28:	mov	w0, w21
  404f2c:	ldp	x19, x20, [sp, #16]
  404f30:	ldp	x21, x22, [sp, #32]
  404f34:	ldp	x29, x30, [sp], #48
  404f38:	ret
  404f3c:	ldr	x0, [x0]
  404f40:	udiv	x2, x0, x1
  404f44:	msub	x0, x2, x1, x0
  404f48:	ret
  404f4c:	ldr	x2, [x0]
  404f50:	ldr	x0, [x1]
  404f54:	cmp	x2, x0
  404f58:	cset	w0, eq  // eq = none
  404f5c:	ret
  404f60:	subs	x1, x1, #0x1
  404f64:	b.eq	404f8c <ferror@plt+0x332c>  // b.none
  404f68:	mov	x2, #0x0                   	// #0
  404f6c:	add	x2, x2, #0x1
  404f70:	cmp	x1, #0x1
  404f74:	lsr	x1, x1, #1
  404f78:	b.hi	404f6c <ferror@plt+0x330c>  // b.pmore
  404f7c:	mul	x0, x0, x2
  404f80:	add	x0, x0, #0x7
  404f84:	lsr	x0, x0, #3
  404f88:	ret
  404f8c:	mov	x2, x1
  404f90:	b	404f7c <ferror@plt+0x331c>
  404f94:	stp	x29, x30, [sp, #-128]!
  404f98:	mov	x29, sp
  404f9c:	stp	x19, x20, [sp, #16]
  404fa0:	cbz	x1, 40517c <ferror@plt+0x351c>
  404fa4:	stp	x23, x24, [sp, #48]
  404fa8:	stp	x25, x26, [sp, #64]
  404fac:	stp	x27, x28, [sp, #80]
  404fb0:	mov	x27, x0
  404fb4:	mov	x25, x1
  404fb8:	mov	x24, x2
  404fbc:	cmp	x1, #0x1
  404fc0:	b.ne	404ff0 <ferror@plt+0x3390>  // b.any
  404fc4:	mov	x0, #0x8                   	// #8
  404fc8:	bl	4062f8 <ferror@plt+0x4698>
  404fcc:	mov	x20, x0
  404fd0:	sub	x1, x24, #0x1
  404fd4:	mov	x0, x27
  404fd8:	bl	404dd8 <ferror@plt+0x3178>
  404fdc:	str	x0, [x20]
  404fe0:	ldp	x23, x24, [sp, #48]
  404fe4:	ldp	x25, x26, [sp, #64]
  404fe8:	ldp	x27, x28, [sp, #80]
  404fec:	b	405180 <ferror@plt+0x3520>
  404ff0:	stp	x21, x22, [sp, #32]
  404ff4:	mov	x0, #0x1ffff               	// #131071
  404ff8:	cmp	x2, x0
  404ffc:	b.ls	4051e4 <ferror@plt+0x3584>  // b.plast
  405000:	udiv	x0, x2, x1
  405004:	cmp	x0, #0x1f
  405008:	b.hi	405190 <ferror@plt+0x3530>  // b.pmore
  40500c:	cmp	xzr, x2, lsr #61
  405010:	cset	x0, ne  // ne = any
  405014:	tst	x2, #0x1000000000000000
  405018:	csinc	w0, w0, wzr, eq  // eq = none
  40501c:	cbnz	w0, 405038 <ferror@plt+0x33d8>
  405020:	lsl	x0, x24, #3
  405024:	bl	4062f8 <ferror@plt+0x4698>
  405028:	mov	x20, x0
  40502c:	b	405208 <ferror@plt+0x35a8>
  405030:	bl	406584 <ferror@plt+0x4924>
  405034:	bl	406584 <ferror@plt+0x4924>
  405038:	bl	406584 <ferror@plt+0x4924>
  40503c:	mov	x26, #0x0                   	// #0
  405040:	b	405224 <ferror@plt+0x35c4>
  405044:	mov	x0, #0x10                  	// #16
  405048:	bl	4062f8 <ferror@plt+0x4698>
  40504c:	mov	x22, x0
  405050:	str	x19, [x0, #8]
  405054:	str	x19, [x0]
  405058:	b	4050e0 <ferror@plt+0x3480>
  40505c:	mov	x0, #0x10                  	// #16
  405060:	bl	4062f8 <ferror@plt+0x4698>
  405064:	mov	x23, x0
  405068:	str	x21, [x0, #8]
  40506c:	str	x21, [x0]
  405070:	b	4050e4 <ferror@plt+0x3484>
  405074:	bl	406584 <ferror@plt+0x4924>
  405078:	bl	406584 <ferror@plt+0x4924>
  40507c:	ldr	x0, [x20, x19, lsl #3]
  405080:	ldr	x1, [x20, x21, lsl #3]
  405084:	str	x1, [x20, x19, lsl #3]
  405088:	str	x0, [x20, x21, lsl #3]
  40508c:	add	x19, x19, #0x1
  405090:	cmp	x25, x19
  405094:	b.eq	405120 <ferror@plt+0x34c0>  // b.none
  405098:	sub	x1, x24, x19
  40509c:	mov	x0, x27
  4050a0:	bl	404dd8 <ferror@plt+0x3178>
  4050a4:	add	x21, x19, x0
  4050a8:	cbz	w28, 40507c <ferror@plt+0x341c>
  4050ac:	str	x19, [sp, #112]
  4050b0:	str	xzr, [sp, #120]
  4050b4:	add	x1, sp, #0x70
  4050b8:	mov	x0, x26
  4050bc:	bl	408110 <ferror@plt+0x64b0>
  4050c0:	mov	x22, x0
  4050c4:	str	x21, [sp, #96]
  4050c8:	str	xzr, [sp, #104]
  4050cc:	add	x1, sp, #0x60
  4050d0:	mov	x0, x26
  4050d4:	bl	408110 <ferror@plt+0x64b0>
  4050d8:	mov	x23, x0
  4050dc:	cbz	x22, 405044 <ferror@plt+0x33e4>
  4050e0:	cbz	x23, 40505c <ferror@plt+0x33fc>
  4050e4:	ldr	x0, [x22, #8]
  4050e8:	ldr	x1, [x23, #8]
  4050ec:	str	x1, [x22, #8]
  4050f0:	str	x0, [x23, #8]
  4050f4:	mov	x1, x22
  4050f8:	mov	x0, x26
  4050fc:	bl	4080d0 <ferror@plt+0x6470>
  405100:	cbz	x0, 405074 <ferror@plt+0x3414>
  405104:	mov	x1, x23
  405108:	mov	x0, x26
  40510c:	bl	4080d0 <ferror@plt+0x6470>
  405110:	cbz	x0, 405078 <ferror@plt+0x3418>
  405114:	ldr	x0, [x22, #8]
  405118:	str	x0, [x20, x19, lsl #3]
  40511c:	b	40508c <ferror@plt+0x342c>
  405120:	cbnz	w28, 40515c <ferror@plt+0x34fc>
  405124:	cmp	xzr, x25, lsr #61
  405128:	cset	x0, ne  // ne = any
  40512c:	tst	x25, #0x1000000000000000
  405130:	csinc	w0, w0, wzr, eq  // eq = none
  405134:	cbnz	w0, 405178 <ferror@plt+0x3518>
  405138:	lsl	x1, x25, #3
  40513c:	mov	x0, x20
  405140:	bl	406374 <ferror@plt+0x4714>
  405144:	mov	x20, x0
  405148:	ldp	x21, x22, [sp, #32]
  40514c:	ldp	x23, x24, [sp, #48]
  405150:	ldp	x25, x26, [sp, #64]
  405154:	ldp	x27, x28, [sp, #80]
  405158:	b	405180 <ferror@plt+0x3520>
  40515c:	mov	x0, x26
  405160:	bl	407d24 <ferror@plt+0x60c4>
  405164:	ldp	x21, x22, [sp, #32]
  405168:	ldp	x23, x24, [sp, #48]
  40516c:	ldp	x25, x26, [sp, #64]
  405170:	ldp	x27, x28, [sp, #80]
  405174:	b	405180 <ferror@plt+0x3520>
  405178:	bl	406584 <ferror@plt+0x4924>
  40517c:	mov	x20, #0x0                   	// #0
  405180:	mov	x0, x20
  405184:	ldp	x19, x20, [sp, #16]
  405188:	ldp	x29, x30, [sp], #128
  40518c:	ret
  405190:	adrp	x4, 401000 <mbrtowc@plt-0x810>
  405194:	add	x4, x4, #0xb00
  405198:	adrp	x3, 404000 <ferror@plt+0x23a0>
  40519c:	add	x3, x3, #0xf4c
  4051a0:	adrp	x2, 404000 <ferror@plt+0x23a0>
  4051a4:	add	x2, x2, #0xf3c
  4051a8:	mov	x1, #0x0                   	// #0
  4051ac:	lsl	x0, x25, #1
  4051b0:	bl	407b98 <ferror@plt+0x5f38>
  4051b4:	mov	x26, x0
  4051b8:	cbz	x0, 405030 <ferror@plt+0x33d0>
  4051bc:	cmp	xzr, x25, lsr #61
  4051c0:	cset	x0, ne  // ne = any
  4051c4:	tst	x25, #0x1000000000000000
  4051c8:	csinc	w0, w0, wzr, eq  // eq = none
  4051cc:	cbnz	w0, 405034 <ferror@plt+0x33d4>
  4051d0:	lsl	x0, x25, #3
  4051d4:	bl	4062f8 <ferror@plt+0x4698>
  4051d8:	mov	x20, x0
  4051dc:	mov	w28, #0x1                   	// #1
  4051e0:	b	405224 <ferror@plt+0x35c4>
  4051e4:	cmp	xzr, x2, lsr #61
  4051e8:	cset	x28, ne  // ne = any
  4051ec:	tst	x2, #0x1000000000000000
  4051f0:	csinc	w28, w28, wzr, eq  // eq = none
  4051f4:	cbnz	w28, 405038 <ferror@plt+0x33d8>
  4051f8:	lsl	x0, x24, #3
  4051fc:	bl	4062f8 <ferror@plt+0x4698>
  405200:	mov	x20, x0
  405204:	cbz	x24, 40503c <ferror@plt+0x33dc>
  405208:	mov	x0, #0x0                   	// #0
  40520c:	str	x0, [x20, x0, lsl #3]
  405210:	add	x0, x0, #0x1
  405214:	cmp	x24, x0
  405218:	b.ne	40520c <ferror@plt+0x35ac>  // b.any
  40521c:	mov	w28, #0x0                   	// #0
  405220:	mov	x26, #0x0                   	// #0
  405224:	mov	x19, #0x0                   	// #0
  405228:	sub	x24, x24, #0x1
  40522c:	b	405098 <ferror@plt+0x3438>
  405230:	stp	x29, x30, [sp, #-48]!
  405234:	mov	x29, sp
  405238:	stp	x19, x20, [sp, #16]
  40523c:	stp	x21, x22, [sp, #32]
  405240:	cbz	x0, 405290 <ferror@plt+0x3630>
  405244:	mov	x19, x0
  405248:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40524c:	ldr	w22, [x0, #584]
  405250:	bl	401c30 <__errno_location@plt>
  405254:	ldr	w21, [x0]
  405258:	cbnz	w21, 405294 <ferror@plt+0x3634>
  40525c:	mov	w2, #0x5                   	// #5
  405260:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405264:	add	x1, x1, #0x3a0
  405268:	mov	x0, #0x0                   	// #0
  40526c:	bl	401bd0 <dcgettext@plt>
  405270:	mov	x20, x0
  405274:	mov	x0, x19
  405278:	bl	404d68 <ferror@plt+0x3108>
  40527c:	mov	x3, x0
  405280:	mov	x2, x20
  405284:	mov	w1, w21
  405288:	mov	w0, w22
  40528c:	bl	401880 <error@plt>
  405290:	bl	401a40 <abort@plt>
  405294:	mov	w2, #0x5                   	// #5
  405298:	adrp	x1, 409000 <ferror@plt+0x73a0>
  40529c:	add	x1, x1, #0x3b0
  4052a0:	mov	x0, #0x0                   	// #0
  4052a4:	bl	401bd0 <dcgettext@plt>
  4052a8:	mov	x20, x0
  4052ac:	b	405274 <ferror@plt+0x3614>
  4052b0:	stp	x29, x30, [sp, #-64]!
  4052b4:	mov	x29, sp
  4052b8:	stp	x19, x20, [sp, #16]
  4052bc:	cbz	x1, 405334 <ferror@plt+0x36d4>
  4052c0:	stp	x21, x22, [sp, #32]
  4052c4:	mov	x21, x0
  4052c8:	mov	x20, x1
  4052cc:	cbz	x0, 4053a4 <ferror@plt+0x3744>
  4052d0:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4052d4:	add	x1, x1, #0x3c0
  4052d8:	bl	4071f0 <ferror@plt+0x5590>
  4052dc:	mov	x22, x0
  4052e0:	cbz	x0, 405398 <ferror@plt+0x3738>
  4052e4:	mov	x0, #0x1038                	// #4152
  4052e8:	bl	4062f8 <ferror@plt+0x4698>
  4052ec:	mov	x19, x0
  4052f0:	str	x22, [x0]
  4052f4:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4052f8:	add	x0, x0, #0x230
  4052fc:	str	x0, [x19, #8]
  405300:	str	x21, [x19, #16]
  405304:	cmp	x20, #0x1, lsl #12
  405308:	mov	x3, #0x1000                	// #4096
  40530c:	csel	x3, x20, x3, ls  // ls = plast
  405310:	mov	w2, #0x0                   	// #0
  405314:	add	x1, x19, #0x18
  405318:	mov	x0, x22
  40531c:	bl	4018b0 <setvbuf@plt>
  405320:	ldp	x21, x22, [sp, #32]
  405324:	mov	x0, x19
  405328:	ldp	x19, x20, [sp, #16]
  40532c:	ldp	x29, x30, [sp], #64
  405330:	ret
  405334:	mov	x0, #0x1038                	// #4152
  405338:	bl	4062f8 <ferror@plt+0x4698>
  40533c:	mov	x19, x0
  405340:	str	xzr, [x0]
  405344:	adrp	x0, 405000 <ferror@plt+0x33a0>
  405348:	add	x0, x0, #0x230
  40534c:	str	x0, [x19, #8]
  405350:	str	xzr, [x19, #16]
  405354:	b	405324 <ferror@plt+0x36c4>
  405358:	mov	x22, #0x800                 	// #2048
  40535c:	sub	x22, x22, x20
  405360:	cmp	x22, #0x10
  405364:	mov	x0, #0x10                  	// #16
  405368:	csel	x22, x22, x0, ls  // ls = plast
  40536c:	mov	x1, #0x0                   	// #0
  405370:	add	x0, sp, #0x30
  405374:	bl	4019d0 <gettimeofday@plt>
  405378:	mov	x2, x22
  40537c:	add	x1, sp, #0x30
  405380:	add	x0, x21, x20
  405384:	bl	401820 <memcpy@plt>
  405388:	add	x22, x20, x22
  40538c:	cmp	x22, #0x7ff
  405390:	b.ls	40544c <ferror@plt+0x37ec>  // b.plast
  405394:	b	40541c <ferror@plt+0x37bc>
  405398:	mov	x19, x0
  40539c:	ldp	x21, x22, [sp, #32]
  4053a0:	b	405324 <ferror@plt+0x36c4>
  4053a4:	mov	x0, #0x1038                	// #4152
  4053a8:	bl	4062f8 <ferror@plt+0x4698>
  4053ac:	mov	x19, x0
  4053b0:	str	xzr, [x0]
  4053b4:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4053b8:	add	x0, x0, #0x230
  4053bc:	str	x0, [x19, #8]
  4053c0:	str	xzr, [x19, #16]
  4053c4:	str	xzr, [x19, #24]
  4053c8:	add	x21, x19, #0x20
  4053cc:	mov	w1, #0x0                   	// #0
  4053d0:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4053d4:	add	x0, x0, #0x3c8
  4053d8:	bl	401950 <open@plt>
  4053dc:	mov	w22, w0
  4053e0:	tbnz	w0, #31, 40542c <ferror@plt+0x37cc>
  4053e4:	cmp	x20, #0x800
  4053e8:	mov	x3, #0x1018                	// #4120
  4053ec:	mov	x2, #0x800                 	// #2048
  4053f0:	csel	x2, x20, x2, ls  // ls = plast
  4053f4:	mov	x1, x21
  4053f8:	mov	w0, w22
  4053fc:	bl	401b60 <__read_chk@plt>
  405400:	mov	x20, x0
  405404:	mov	w0, w22
  405408:	bl	401a10 <close@plt>
  40540c:	cmp	x20, #0x0
  405410:	csel	x20, x20, xzr, ge  // ge = tcont
  405414:	cmp	x20, #0x7ff
  405418:	b.ls	405358 <ferror@plt+0x36f8>  // b.plast
  40541c:	mov	x0, x21
  405420:	bl	405904 <ferror@plt+0x3ca4>
  405424:	ldp	x21, x22, [sp, #32]
  405428:	b	405324 <ferror@plt+0x36c4>
  40542c:	mov	x22, #0x10                  	// #16
  405430:	mov	x1, #0x0                   	// #0
  405434:	add	x0, sp, #0x30
  405438:	bl	4019d0 <gettimeofday@plt>
  40543c:	mov	x2, x22
  405440:	add	x1, sp, #0x30
  405444:	mov	x0, x21
  405448:	bl	401820 <memcpy@plt>
  40544c:	mov	x0, #0x800                 	// #2048
  405450:	sub	x20, x0, x22
  405454:	cmp	x20, #0x4
  405458:	mov	x0, #0x4                   	// #4
  40545c:	csel	x20, x20, x0, ls  // ls = plast
  405460:	bl	401910 <getpid@plt>
  405464:	str	w0, [sp, #48]
  405468:	mov	x2, x20
  40546c:	add	x1, sp, #0x30
  405470:	add	x0, x21, x22
  405474:	bl	401820 <memcpy@plt>
  405478:	add	x20, x20, x22
  40547c:	cmp	x20, #0x7ff
  405480:	b.hi	40541c <ferror@plt+0x37bc>  // b.pmore
  405484:	mov	x22, #0x800                 	// #2048
  405488:	sub	x22, x22, x20
  40548c:	cmp	x22, #0x4
  405490:	mov	x0, #0x4                   	// #4
  405494:	csel	x22, x22, x0, ls  // ls = plast
  405498:	bl	401960 <getppid@plt>
  40549c:	str	w0, [sp, #48]
  4054a0:	mov	x2, x22
  4054a4:	add	x1, sp, #0x30
  4054a8:	add	x0, x21, x20
  4054ac:	bl	401820 <memcpy@plt>
  4054b0:	add	x20, x20, x22
  4054b4:	cmp	x20, #0x7ff
  4054b8:	b.hi	40541c <ferror@plt+0x37bc>  // b.pmore
  4054bc:	mov	x22, #0x800                 	// #2048
  4054c0:	sub	x22, x22, x20
  4054c4:	cmp	x22, #0x4
  4054c8:	mov	x0, #0x4                   	// #4
  4054cc:	csel	x22, x22, x0, ls  // ls = plast
  4054d0:	bl	401890 <getuid@plt>
  4054d4:	str	w0, [sp, #48]
  4054d8:	mov	x2, x22
  4054dc:	add	x1, sp, #0x30
  4054e0:	add	x0, x21, x20
  4054e4:	bl	401820 <memcpy@plt>
  4054e8:	add	x20, x20, x22
  4054ec:	cmp	x20, #0x7ff
  4054f0:	b.hi	40541c <ferror@plt+0x37bc>  // b.pmore
  4054f4:	bl	401b20 <getgid@plt>
  4054f8:	str	w0, [sp, #48]
  4054fc:	mov	x0, #0x800                 	// #2048
  405500:	sub	x0, x0, x20
  405504:	cmp	x0, #0x4
  405508:	mov	x2, #0x4                   	// #4
  40550c:	csel	x2, x0, x2, ls  // ls = plast
  405510:	add	x1, sp, #0x30
  405514:	add	x0, x21, x20
  405518:	bl	401820 <memcpy@plt>
  40551c:	b	40541c <ferror@plt+0x37bc>
  405520:	str	x1, [x0, #8]
  405524:	ret
  405528:	str	x1, [x0, #16]
  40552c:	ret
  405530:	stp	x29, x30, [sp, #-80]!
  405534:	mov	x29, sp
  405538:	stp	x19, x20, [sp, #16]
  40553c:	stp	x21, x22, [sp, #32]
  405540:	stp	x23, x24, [sp, #48]
  405544:	mov	x21, x0
  405548:	mov	x19, x1
  40554c:	mov	x20, x2
  405550:	ldr	x0, [x0]
  405554:	cbz	x0, 4055ac <ferror@plt+0x394c>
  405558:	mov	x23, #0x1                   	// #1
  40555c:	ldr	x3, [x21]
  405560:	mov	x2, x20
  405564:	mov	x1, x23
  405568:	mov	x0, x19
  40556c:	bl	401a70 <fread_unlocked@plt>
  405570:	mov	x22, x0
  405574:	bl	401c30 <__errno_location@plt>
  405578:	ldr	w2, [x0]
  40557c:	add	x19, x19, x22
  405580:	subs	x20, x20, x22
  405584:	b.eq	40567c <ferror@plt+0x3a1c>  // b.none
  405588:	ldr	x1, [x21]
  40558c:	ldr	w1, [x1]
  405590:	ands	w1, w1, #0x20
  405594:	csel	w2, w2, w1, ne  // ne = any
  405598:	str	w2, [x0]
  40559c:	ldr	x1, [x21, #8]
  4055a0:	ldr	x0, [x21, #16]
  4055a4:	blr	x1
  4055a8:	b	40555c <ferror@plt+0x38fc>
  4055ac:	str	x25, [sp, #64]
  4055b0:	ldr	x22, [x21, #24]
  4055b4:	add	x24, x21, #0x838
  4055b8:	mov	x23, #0x800                 	// #2048
  4055bc:	add	x25, x21, #0x20
  4055c0:	cmp	x2, x22
  4055c4:	b.hi	405620 <ferror@plt+0x39c0>  // b.pmore
  4055c8:	mov	x23, x2
  4055cc:	b	4055e0 <ferror@plt+0x3980>
  4055d0:	mov	x1, x24
  4055d4:	add	x0, x21, #0x20
  4055d8:	bl	4056dc <ferror@plt+0x3a7c>
  4055dc:	mov	x22, #0x800                 	// #2048
  4055e0:	sub	x1, x21, x22
  4055e4:	mov	x2, x23
  4055e8:	add	x1, x1, #0x1, lsl #12
  4055ec:	add	x1, x1, #0x38
  4055f0:	mov	x0, x19
  4055f4:	bl	401820 <memcpy@plt>
  4055f8:	sub	x22, x22, x23
  4055fc:	str	x22, [x21, #24]
  405600:	ldr	x25, [sp, #64]
  405604:	b	40567c <ferror@plt+0x3a1c>
  405608:	mov	x1, x24
  40560c:	mov	x0, x25
  405610:	bl	4056dc <ferror@plt+0x3a7c>
  405614:	mov	x22, x23
  405618:	cmp	x20, #0x800
  40561c:	b.ls	405690 <ferror@plt+0x3a30>  // b.plast
  405620:	sub	x1, x23, x22
  405624:	mov	x2, x22
  405628:	add	x1, x24, x1
  40562c:	mov	x0, x19
  405630:	bl	401820 <memcpy@plt>
  405634:	add	x19, x19, x22
  405638:	sub	x20, x20, x22
  40563c:	tst	x19, #0x7
  405640:	b.ne	405608 <ferror@plt+0x39a8>  // b.any
  405644:	and	x25, x20, #0x7ff
  405648:	mov	x23, x20
  40564c:	add	x20, x20, x19
  405650:	add	x22, x21, #0x20
  405654:	sub	x19, x20, x23
  405658:	cmp	x25, x23
  40565c:	b.eq	4055d0 <ferror@plt+0x3970>  // b.none
  405660:	mov	x1, x19
  405664:	mov	x0, x22
  405668:	bl	4056dc <ferror@plt+0x3a7c>
  40566c:	subs	x23, x23, #0x800
  405670:	b.ne	405654 <ferror@plt+0x39f4>  // b.any
  405674:	str	xzr, [x21, #24]
  405678:	ldr	x25, [sp, #64]
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	ldp	x21, x22, [sp, #32]
  405684:	ldp	x23, x24, [sp, #48]
  405688:	ldp	x29, x30, [sp], #80
  40568c:	ret
  405690:	mov	x23, x20
  405694:	b	4055dc <ferror@plt+0x397c>
  405698:	stp	x29, x30, [sp, #-32]!
  40569c:	mov	x29, sp
  4056a0:	stp	x19, x20, [sp, #16]
  4056a4:	mov	x19, x0
  4056a8:	ldr	x20, [x0]
  4056ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4056b0:	mov	x1, #0x1038                	// #4152
  4056b4:	bl	401ba0 <__explicit_bzero_chk@plt>
  4056b8:	mov	x0, x19
  4056bc:	bl	401b00 <free@plt>
  4056c0:	mov	w0, #0x0                   	// #0
  4056c4:	cbz	x20, 4056d0 <ferror@plt+0x3a70>
  4056c8:	mov	x0, x20
  4056cc:	bl	406f68 <ferror@plt+0x5308>
  4056d0:	ldp	x19, x20, [sp, #16]
  4056d4:	ldp	x29, x30, [sp], #32
  4056d8:	ret
  4056dc:	ldr	x2, [x0, #2048]
  4056e0:	ldr	x5, [x0, #2056]
  4056e4:	ldr	x9, [x0, #2064]
  4056e8:	add	x9, x9, #0x1
  4056ec:	str	x9, [x0, #2064]
  4056f0:	add	x9, x5, x9
  4056f4:	mov	x6, x0
  4056f8:	add	x8, x0, #0x400
  4056fc:	mov	x7, x1
  405700:	mov	x3, x0
  405704:	eor	x4, x2, x2, lsl #21
  405708:	ldr	x2, [x3, #1024]
  40570c:	sub	x2, x2, #0x1
  405710:	sub	x2, x2, x4
  405714:	ldr	x4, [x3]
  405718:	and	x5, x4, #0x7f8
  40571c:	ldr	x5, [x6, x5]
  405720:	add	x5, x2, x5
  405724:	add	x5, x5, x9
  405728:	str	x5, [x3]
  40572c:	lsr	x5, x5, #8
  405730:	and	x5, x5, #0x7f8
  405734:	ldr	x9, [x6, x5]
  405738:	add	x9, x4, x9
  40573c:	str	x9, [x7]
  405740:	eor	x2, x2, x2, lsr #5
  405744:	ldr	x4, [x3, #1032]
  405748:	add	x2, x2, x4
  40574c:	ldr	x5, [x3, #8]
  405750:	and	x4, x5, #0x7f8
  405754:	ldr	x4, [x6, x4]
  405758:	add	x4, x2, x4
  40575c:	add	x4, x4, x9
  405760:	str	x4, [x3, #8]
  405764:	lsr	x4, x4, #8
  405768:	and	x4, x4, #0x7f8
  40576c:	ldr	x9, [x6, x4]
  405770:	add	x9, x5, x9
  405774:	str	x9, [x7, #8]
  405778:	eor	x2, x2, x2, lsl #12
  40577c:	ldr	x4, [x3, #1040]
  405780:	add	x2, x2, x4
  405784:	ldr	x4, [x3, #16]
  405788:	and	x5, x4, #0x7f8
  40578c:	ldr	x5, [x6, x5]
  405790:	add	x5, x2, x5
  405794:	add	x5, x5, x9
  405798:	str	x5, [x3, #16]
  40579c:	lsr	x5, x5, #8
  4057a0:	and	x5, x5, #0x7f8
  4057a4:	ldr	x9, [x6, x5]
  4057a8:	add	x9, x4, x9
  4057ac:	str	x9, [x7, #16]
  4057b0:	eor	x2, x2, x2, lsr #33
  4057b4:	ldr	x4, [x3, #1048]
  4057b8:	add	x2, x2, x4
  4057bc:	ldr	x5, [x3, #24]
  4057c0:	and	x4, x5, #0x7f8
  4057c4:	ldr	x4, [x6, x4]
  4057c8:	add	x4, x2, x4
  4057cc:	add	x4, x4, x9
  4057d0:	str	x4, [x3, #24]
  4057d4:	lsr	x4, x4, #8
  4057d8:	and	x4, x4, #0x7f8
  4057dc:	ldr	x9, [x6, x4]
  4057e0:	add	x9, x5, x9
  4057e4:	str	x9, [x7, #24]
  4057e8:	add	x7, x7, #0x20
  4057ec:	add	x3, x3, #0x20
  4057f0:	cmp	x3, x8
  4057f4:	b.ne	405704 <ferror@plt+0x3aa4>  // b.any
  4057f8:	add	x1, x1, #0x400
  4057fc:	mov	x4, x0
  405800:	add	x7, x0, #0x400
  405804:	eor	x2, x2, x2, lsl #21
  405808:	ldr	x3, [x4]
  40580c:	sub	x3, x3, #0x1
  405810:	sub	x2, x3, x2
  405814:	ldr	x3, [x4, #1024]
  405818:	and	x5, x3, #0x7f8
  40581c:	ldr	x5, [x6, x5]
  405820:	add	x5, x2, x5
  405824:	add	x5, x5, x9
  405828:	str	x5, [x4, #1024]
  40582c:	lsr	x5, x5, #8
  405830:	and	x5, x5, #0x7f8
  405834:	ldr	x8, [x6, x5]
  405838:	add	x8, x3, x8
  40583c:	str	x8, [x1]
  405840:	eor	x2, x2, x2, lsr #5
  405844:	ldr	x3, [x4, #8]
  405848:	add	x2, x2, x3
  40584c:	ldr	x5, [x4, #1032]
  405850:	and	x3, x5, #0x7f8
  405854:	ldr	x3, [x6, x3]
  405858:	add	x3, x2, x3
  40585c:	add	x3, x3, x8
  405860:	str	x3, [x4, #1032]
  405864:	lsr	x3, x3, #8
  405868:	and	x3, x3, #0x7f8
  40586c:	ldr	x8, [x6, x3]
  405870:	add	x8, x5, x8
  405874:	str	x8, [x1, #8]
  405878:	eor	x2, x2, x2, lsl #12
  40587c:	ldr	x3, [x4, #16]
  405880:	add	x2, x2, x3
  405884:	ldr	x3, [x4, #1040]
  405888:	and	x5, x3, #0x7f8
  40588c:	ldr	x5, [x6, x5]
  405890:	add	x5, x2, x5
  405894:	add	x5, x5, x8
  405898:	str	x5, [x4, #1040]
  40589c:	lsr	x5, x5, #8
  4058a0:	and	x5, x5, #0x7f8
  4058a4:	ldr	x8, [x6, x5]
  4058a8:	add	x8, x3, x8
  4058ac:	str	x8, [x1, #16]
  4058b0:	eor	x2, x2, x2, lsr #33
  4058b4:	ldr	x3, [x4, #24]
  4058b8:	add	x2, x2, x3
  4058bc:	ldr	x5, [x4, #1048]
  4058c0:	and	x3, x5, #0x7f8
  4058c4:	ldr	x3, [x6, x3]
  4058c8:	add	x3, x2, x3
  4058cc:	add	x3, x3, x8
  4058d0:	str	x3, [x4, #1048]
  4058d4:	lsr	x3, x3, #8
  4058d8:	and	x3, x3, #0x7f8
  4058dc:	ldr	x9, [x6, x3]
  4058e0:	add	x9, x5, x9
  4058e4:	str	x9, [x1, #24]
  4058e8:	add	x1, x1, #0x20
  4058ec:	add	x4, x4, #0x20
  4058f0:	cmp	x4, x7
  4058f4:	b.ne	405804 <ferror@plt+0x3ba4>  // b.any
  4058f8:	str	x2, [x0, #2048]
  4058fc:	str	x9, [x0, #2056]
  405900:	ret
  405904:	mov	x5, x0
  405908:	add	x8, x0, #0x800
  40590c:	mov	x11, x0
  405910:	mov	x3, #0xc0ab                	// #49323
  405914:	movk	x3, #0x6c44, lsl #16
  405918:	movk	x3, #0x704f, lsl #32
  40591c:	movk	x3, #0x98f5, lsl #48
  405920:	mov	x1, #0x89ed                	// #35309
  405924:	movk	x1, #0xcbfc, lsl #16
  405928:	movk	x1, #0x5bf2, lsl #32
  40592c:	movk	x1, #0xae98, lsl #48
  405930:	mov	x4, #0x9315                	// #37653
  405934:	movk	x4, #0xa5a0, lsl #16
  405938:	movk	x4, #0x4a0f, lsl #32
  40593c:	movk	x4, #0x48fe, lsl #48
  405940:	mov	x2, #0xe0ce                	// #57550
  405944:	movk	x2, #0x8355, lsl #16
  405948:	movk	x2, #0x53db, lsl #32
  40594c:	movk	x2, #0x82f0, lsl #48
  405950:	mov	x10, #0x5524                	// #21796
  405954:	movk	x10, #0x4a59, lsl #16
  405958:	movk	x10, #0x2e82, lsl #32
  40595c:	movk	x10, #0xb29b, lsl #48
  405960:	mov	x7, #0x12a0                	// #4768
  405964:	movk	x7, #0x3d47, lsl #16
  405968:	movk	x7, #0xa505, lsl #32
  40596c:	movk	x7, #0x8c0e, lsl #48
  405970:	mov	x6, #0xc862                	// #51298
  405974:	movk	x6, #0xc73a, lsl #16
  405978:	movk	x6, #0xb322, lsl #32
  40597c:	movk	x6, #0xb9f8, lsl #48
  405980:	mov	x9, #0x4b7c                	// #19324
  405984:	movk	x9, #0xa288, lsl #16
  405988:	movk	x9, #0x4677, lsl #32
  40598c:	movk	x9, #0x647c, lsl #48
  405990:	ldr	x12, [x11, #32]
  405994:	add	x2, x2, x12
  405998:	ldr	x12, [x11, #40]
  40599c:	add	x4, x4, x12
  4059a0:	ldr	x12, [x11, #48]
  4059a4:	add	x1, x1, x12
  4059a8:	ldr	x12, [x11, #56]
  4059ac:	add	x3, x3, x12
  4059b0:	ldr	x12, [x11]
  4059b4:	sub	x12, x12, x2
  4059b8:	add	x9, x12, x9
  4059bc:	eor	x4, x4, x3, lsr #9
  4059c0:	add	x3, x3, x9
  4059c4:	ldr	x12, [x11, #8]
  4059c8:	sub	x12, x12, x4
  4059cc:	add	x6, x12, x6
  4059d0:	eor	x1, x1, x9, lsl #9
  4059d4:	add	x9, x9, x6
  4059d8:	ldr	x12, [x11, #16]
  4059dc:	sub	x12, x12, x1
  4059e0:	add	x7, x12, x7
  4059e4:	eor	x3, x3, x6, lsr #23
  4059e8:	add	x6, x6, x7
  4059ec:	ldr	x12, [x11, #24]
  4059f0:	sub	x12, x12, x3
  4059f4:	add	x10, x12, x10
  4059f8:	eor	x9, x9, x7, lsl #15
  4059fc:	add	x7, x7, x10
  405a00:	sub	x2, x2, x9
  405a04:	eor	x6, x6, x10, lsr #14
  405a08:	add	x10, x10, x2
  405a0c:	sub	x4, x4, x6
  405a10:	eor	x7, x7, x2, lsl #20
  405a14:	add	x2, x2, x4
  405a18:	sub	x1, x1, x7
  405a1c:	eor	x10, x10, x4, lsr #17
  405a20:	add	x4, x4, x1
  405a24:	sub	x3, x3, x10
  405a28:	eor	x2, x2, x1, lsl #14
  405a2c:	add	x1, x1, x3
  405a30:	str	x9, [x11]
  405a34:	str	x6, [x11, #8]
  405a38:	str	x7, [x11, #16]
  405a3c:	str	x10, [x11, #24]
  405a40:	str	x2, [x11, #32]
  405a44:	str	x4, [x11, #40]
  405a48:	str	x1, [x11, #48]
  405a4c:	str	x3, [x11, #56]
  405a50:	add	x11, x11, #0x40
  405a54:	cmp	x11, x8
  405a58:	b.ne	405990 <ferror@plt+0x3d30>  // b.any
  405a5c:	ldr	x11, [x5, #32]
  405a60:	add	x2, x2, x11
  405a64:	ldr	x11, [x5, #40]
  405a68:	add	x4, x4, x11
  405a6c:	ldr	x11, [x5, #48]
  405a70:	add	x1, x1, x11
  405a74:	ldr	x11, [x5, #56]
  405a78:	add	x3, x3, x11
  405a7c:	ldr	x11, [x5]
  405a80:	sub	x11, x11, x2
  405a84:	add	x9, x11, x9
  405a88:	eor	x4, x4, x3, lsr #9
  405a8c:	add	x3, x3, x9
  405a90:	ldr	x11, [x5, #8]
  405a94:	sub	x11, x11, x4
  405a98:	add	x6, x11, x6
  405a9c:	eor	x1, x1, x9, lsl #9
  405aa0:	add	x9, x9, x6
  405aa4:	ldr	x11, [x5, #16]
  405aa8:	sub	x11, x11, x1
  405aac:	add	x7, x11, x7
  405ab0:	eor	x3, x3, x6, lsr #23
  405ab4:	add	x6, x6, x7
  405ab8:	ldr	x11, [x5, #24]
  405abc:	sub	x11, x11, x3
  405ac0:	add	x10, x11, x10
  405ac4:	eor	x9, x9, x7, lsl #15
  405ac8:	add	x7, x7, x10
  405acc:	sub	x2, x2, x9
  405ad0:	eor	x6, x6, x10, lsr #14
  405ad4:	add	x10, x10, x2
  405ad8:	sub	x4, x4, x6
  405adc:	eor	x7, x7, x2, lsl #20
  405ae0:	add	x2, x2, x4
  405ae4:	sub	x1, x1, x7
  405ae8:	eor	x10, x10, x4, lsr #17
  405aec:	add	x4, x4, x1
  405af0:	sub	x3, x3, x10
  405af4:	eor	x2, x2, x1, lsl #14
  405af8:	add	x1, x1, x3
  405afc:	str	x9, [x5]
  405b00:	str	x6, [x5, #8]
  405b04:	str	x7, [x5, #16]
  405b08:	str	x10, [x5, #24]
  405b0c:	str	x2, [x5, #32]
  405b10:	str	x4, [x5, #40]
  405b14:	str	x1, [x5, #48]
  405b18:	str	x3, [x5, #56]
  405b1c:	add	x5, x5, #0x40
  405b20:	cmp	x5, x8
  405b24:	b.ne	405a5c <ferror@plt+0x3dfc>  // b.any
  405b28:	str	xzr, [x0, #2064]
  405b2c:	str	xzr, [x0, #2056]
  405b30:	str	xzr, [x0, #2048]
  405b34:	ret
  405b38:	stp	x29, x30, [sp, #-208]!
  405b3c:	mov	x29, sp
  405b40:	stp	x19, x20, [sp, #16]
  405b44:	stp	x21, x22, [sp, #32]
  405b48:	stp	x23, x24, [sp, #48]
  405b4c:	mov	x22, x0
  405b50:	mov	x24, x1
  405b54:	bl	4018f0 <fileno@plt>
  405b58:	add	x2, sp, #0x50
  405b5c:	mov	w1, w0
  405b60:	mov	w0, #0x0                   	// #0
  405b64:	bl	401bc0 <__fxstat@plt>
  405b68:	tbnz	w0, #31, 405be0 <ferror@plt+0x3f80>
  405b6c:	ldr	w0, [sp, #96]
  405b70:	and	w0, w0, #0xf000
  405b74:	mov	x19, #0x2000                	// #8192
  405b78:	cmp	w0, #0x8, lsl #12
  405b7c:	b.eq	405ba4 <ferror@plt+0x3f44>  // b.none
  405b80:	mov	x0, x19
  405b84:	bl	401940 <malloc@plt>
  405b88:	mov	x21, x0
  405b8c:	cbz	x0, 405cbc <ferror@plt+0x405c>
  405b90:	stp	x25, x26, [sp, #64]
  405b94:	mov	x20, #0x0                   	// #0
  405b98:	mov	x23, #0x1                   	// #1
  405b9c:	mov	x25, #0xffffffffffffffff    	// #-1
  405ba0:	b	405bfc <ferror@plt+0x3f9c>
  405ba4:	mov	x0, x22
  405ba8:	bl	401b80 <ftello@plt>
  405bac:	tbnz	x0, #63, 405be8 <ferror@plt+0x3f88>
  405bb0:	ldr	x1, [sp, #128]
  405bb4:	cmp	x1, x0
  405bb8:	b.le	405bf0 <ferror@plt+0x3f90>
  405bbc:	sub	x0, x1, x0
  405bc0:	add	x19, x0, #0x1
  405bc4:	cmn	x0, #0x1
  405bc8:	b.ne	405b80 <ferror@plt+0x3f20>  // b.any
  405bcc:	bl	401c30 <__errno_location@plt>
  405bd0:	mov	w1, #0xc                   	// #12
  405bd4:	str	w1, [x0]
  405bd8:	mov	x21, #0x0                   	// #0
  405bdc:	b	405cbc <ferror@plt+0x405c>
  405be0:	mov	x19, #0x2000                	// #8192
  405be4:	b	405b80 <ferror@plt+0x3f20>
  405be8:	mov	x19, #0x2000                	// #8192
  405bec:	b	405b80 <ferror@plt+0x3f20>
  405bf0:	mov	x19, #0x2000                	// #8192
  405bf4:	b	405b80 <ferror@plt+0x3f20>
  405bf8:	mov	x21, x0
  405bfc:	sub	x26, x19, x20
  405c00:	mov	x3, x22
  405c04:	mov	x2, x26
  405c08:	mov	x1, x23
  405c0c:	add	x0, x21, x20
  405c10:	bl	401af0 <fread@plt>
  405c14:	add	x20, x20, x0
  405c18:	cmp	x26, x0
  405c1c:	b.ne	405c58 <ferror@plt+0x3ff8>  // b.any
  405c20:	cmn	x19, #0x1
  405c24:	b.eq	405ca0 <ferror@plt+0x4040>  // b.none
  405c28:	lsr	x2, x19, #1
  405c2c:	mvn	x0, x2
  405c30:	add	x2, x19, x2
  405c34:	cmp	x0, x19
  405c38:	csel	x19, x2, x25, hi  // hi = pmore
  405c3c:	mov	x1, x19
  405c40:	mov	x0, x21
  405c44:	bl	401a00 <realloc@plt>
  405c48:	cbnz	x0, 405bf8 <ferror@plt+0x3f98>
  405c4c:	bl	401c30 <__errno_location@plt>
  405c50:	ldr	w23, [x0]
  405c54:	b	405ca4 <ferror@plt+0x4044>
  405c58:	bl	401c30 <__errno_location@plt>
  405c5c:	ldr	w23, [x0]
  405c60:	mov	x0, x22
  405c64:	bl	401c60 <ferror@plt>
  405c68:	cbnz	w0, 405ca4 <ferror@plt+0x4044>
  405c6c:	sub	x19, x19, #0x1
  405c70:	cmp	x19, x20
  405c74:	b.hi	405c88 <ferror@plt+0x4028>  // b.pmore
  405c78:	strb	wzr, [x21, x20]
  405c7c:	str	x20, [x24]
  405c80:	ldp	x25, x26, [sp, #64]
  405c84:	b	405cbc <ferror@plt+0x405c>
  405c88:	add	x1, x20, #0x1
  405c8c:	mov	x0, x21
  405c90:	bl	401a00 <realloc@plt>
  405c94:	cmp	x0, #0x0
  405c98:	csel	x21, x21, x0, eq  // eq = none
  405c9c:	b	405c78 <ferror@plt+0x4018>
  405ca0:	mov	w23, #0xc                   	// #12
  405ca4:	mov	x0, x21
  405ca8:	bl	401b00 <free@plt>
  405cac:	bl	401c30 <__errno_location@plt>
  405cb0:	str	w23, [x0]
  405cb4:	mov	x21, #0x0                   	// #0
  405cb8:	ldp	x25, x26, [sp, #64]
  405cbc:	mov	x0, x21
  405cc0:	ldp	x19, x20, [sp, #16]
  405cc4:	ldp	x21, x22, [sp, #32]
  405cc8:	ldp	x23, x24, [sp, #48]
  405ccc:	ldp	x29, x30, [sp], #208
  405cd0:	ret
  405cd4:	stp	x29, x30, [sp, #-48]!
  405cd8:	mov	x29, sp
  405cdc:	stp	x19, x20, [sp, #16]
  405ce0:	mov	x20, x1
  405ce4:	mov	x1, x2
  405ce8:	bl	401930 <fopen@plt>
  405cec:	mov	x19, x0
  405cf0:	cbz	x0, 405d50 <ferror@plt+0x40f0>
  405cf4:	stp	x21, x22, [sp, #32]
  405cf8:	mov	x1, x20
  405cfc:	bl	405b38 <ferror@plt+0x3ed8>
  405d00:	mov	x20, x0
  405d04:	bl	401c30 <__errno_location@plt>
  405d08:	mov	x21, x0
  405d0c:	ldr	w22, [x0]
  405d10:	mov	x0, x19
  405d14:	bl	406f68 <ferror@plt+0x5308>
  405d18:	cbnz	w0, 405d30 <ferror@plt+0x40d0>
  405d1c:	ldp	x21, x22, [sp, #32]
  405d20:	mov	x0, x20
  405d24:	ldp	x19, x20, [sp, #16]
  405d28:	ldp	x29, x30, [sp], #48
  405d2c:	ret
  405d30:	cbz	x20, 405d40 <ferror@plt+0x40e0>
  405d34:	ldr	w22, [x21]
  405d38:	mov	x0, x20
  405d3c:	bl	401b00 <free@plt>
  405d40:	str	w22, [x21]
  405d44:	mov	x20, #0x0                   	// #0
  405d48:	ldp	x21, x22, [sp, #32]
  405d4c:	b	405d20 <ferror@plt+0x40c0>
  405d50:	mov	x20, x0
  405d54:	b	405d20 <ferror@plt+0x40c0>
  405d58:	stp	x29, x30, [sp, #-16]!
  405d5c:	mov	x29, sp
  405d60:	adrp	x2, 408000 <ferror@plt+0x63a0>
  405d64:	add	x2, x2, #0xc78
  405d68:	bl	405cd4 <ferror@plt+0x4074>
  405d6c:	ldp	x29, x30, [sp], #16
  405d70:	ret
  405d74:	stp	x29, x30, [sp, #-16]!
  405d78:	mov	x29, sp
  405d7c:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405d80:	add	x2, x2, #0x3c0
  405d84:	bl	405cd4 <ferror@plt+0x4074>
  405d88:	ldp	x29, x30, [sp], #16
  405d8c:	ret
  405d90:	sub	sp, sp, #0x50
  405d94:	stp	x29, x30, [sp, #32]
  405d98:	add	x29, sp, #0x20
  405d9c:	stp	x19, x20, [sp, #48]
  405da0:	str	x21, [sp, #64]
  405da4:	mov	x21, x0
  405da8:	mov	x20, x4
  405dac:	mov	x19, x5
  405db0:	cbz	x1, 405e74 <ferror@plt+0x4214>
  405db4:	mov	x5, x3
  405db8:	mov	x4, x2
  405dbc:	mov	x3, x1
  405dc0:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405dc4:	add	x2, x2, #0x3d8
  405dc8:	mov	w1, #0x1                   	// #1
  405dcc:	bl	401ab0 <__fprintf_chk@plt>
  405dd0:	mov	w2, #0x5                   	// #5
  405dd4:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405dd8:	add	x1, x1, #0x3f0
  405ddc:	mov	x0, #0x0                   	// #0
  405de0:	bl	401bd0 <dcgettext@plt>
  405de4:	mov	w4, #0x7e3                 	// #2019
  405de8:	mov	x3, x0
  405dec:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405df0:	add	x2, x2, #0x6e8
  405df4:	mov	w1, #0x1                   	// #1
  405df8:	mov	x0, x21
  405dfc:	bl	401ab0 <__fprintf_chk@plt>
  405e00:	mov	w2, #0x5                   	// #5
  405e04:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405e08:	add	x1, x1, #0x3f8
  405e0c:	mov	x0, #0x0                   	// #0
  405e10:	bl	401bd0 <dcgettext@plt>
  405e14:	mov	x1, x21
  405e18:	bl	401be0 <fputs_unlocked@plt>
  405e1c:	cmp	x19, #0x5
  405e20:	b.eq	406008 <ferror@plt+0x43a8>  // b.none
  405e24:	b.hi	405ed8 <ferror@plt+0x4278>  // b.pmore
  405e28:	cmp	x19, #0x2
  405e2c:	b.eq	405fa4 <ferror@plt+0x4344>  // b.none
  405e30:	b.ls	405e90 <ferror@plt+0x4230>  // b.plast
  405e34:	cmp	x19, #0x3
  405e38:	b.eq	405fd4 <ferror@plt+0x4374>  // b.none
  405e3c:	mov	w2, #0x5                   	// #5
  405e40:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405e44:	add	x1, x1, #0x510
  405e48:	mov	x0, #0x0                   	// #0
  405e4c:	bl	401bd0 <dcgettext@plt>
  405e50:	ldr	x6, [x20, #24]
  405e54:	ldr	x5, [x20, #16]
  405e58:	ldr	x4, [x20, #8]
  405e5c:	ldr	x3, [x20]
  405e60:	mov	x2, x0
  405e64:	mov	w1, #0x1                   	// #1
  405e68:	mov	x0, x21
  405e6c:	bl	401ab0 <__fprintf_chk@plt>
  405e70:	b	405ec4 <ferror@plt+0x4264>
  405e74:	mov	x4, x3
  405e78:	mov	x3, x2
  405e7c:	adrp	x2, 409000 <ferror@plt+0x73a0>
  405e80:	add	x2, x2, #0x3e8
  405e84:	mov	w1, #0x1                   	// #1
  405e88:	bl	401ab0 <__fprintf_chk@plt>
  405e8c:	b	405dd0 <ferror@plt+0x4170>
  405e90:	cbz	x19, 405ec4 <ferror@plt+0x4264>
  405e94:	cmp	x19, #0x1
  405e98:	b.ne	4060dc <ferror@plt+0x447c>  // b.any
  405e9c:	mov	w2, #0x5                   	// #5
  405ea0:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405ea4:	add	x1, x1, #0x4c8
  405ea8:	mov	x0, #0x0                   	// #0
  405eac:	bl	401bd0 <dcgettext@plt>
  405eb0:	ldr	x3, [x20]
  405eb4:	mov	x2, x0
  405eb8:	mov	w1, #0x1                   	// #1
  405ebc:	mov	x0, x21
  405ec0:	bl	401ab0 <__fprintf_chk@plt>
  405ec4:	ldp	x19, x20, [sp, #48]
  405ec8:	ldr	x21, [sp, #64]
  405ecc:	ldp	x29, x30, [sp, #32]
  405ed0:	add	sp, sp, #0x50
  405ed4:	ret
  405ed8:	cmp	x19, #0x8
  405edc:	b.eq	406088 <ferror@plt+0x4428>  // b.none
  405ee0:	b.ls	405f48 <ferror@plt+0x42e8>  // b.plast
  405ee4:	cmp	x19, #0x9
  405ee8:	b.ne	4060dc <ferror@plt+0x447c>  // b.any
  405eec:	mov	w2, #0x5                   	// #5
  405ef0:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405ef4:	add	x1, x1, #0x5e0
  405ef8:	mov	x0, #0x0                   	// #0
  405efc:	bl	401bd0 <dcgettext@plt>
  405f00:	ldr	x1, [x20, #64]
  405f04:	str	x1, [sp, #24]
  405f08:	ldr	x1, [x20, #56]
  405f0c:	str	x1, [sp, #16]
  405f10:	ldr	x1, [x20, #48]
  405f14:	str	x1, [sp, #8]
  405f18:	ldr	x1, [x20, #40]
  405f1c:	str	x1, [sp]
  405f20:	ldr	x7, [x20, #32]
  405f24:	ldr	x6, [x20, #24]
  405f28:	ldr	x5, [x20, #16]
  405f2c:	ldr	x4, [x20, #8]
  405f30:	ldr	x3, [x20]
  405f34:	mov	x2, x0
  405f38:	mov	w1, #0x1                   	// #1
  405f3c:	mov	x0, x21
  405f40:	bl	401ab0 <__fprintf_chk@plt>
  405f44:	b	405ec4 <ferror@plt+0x4264>
  405f48:	cmp	x19, #0x6
  405f4c:	b.eq	406044 <ferror@plt+0x43e4>  // b.none
  405f50:	cmp	x19, #0x7
  405f54:	b.ne	4060dc <ferror@plt+0x447c>  // b.any
  405f58:	mov	w2, #0x5                   	// #5
  405f5c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405f60:	add	x1, x1, #0x580
  405f64:	mov	x0, #0x0                   	// #0
  405f68:	bl	401bd0 <dcgettext@plt>
  405f6c:	ldr	x1, [x20, #48]
  405f70:	str	x1, [sp, #8]
  405f74:	ldr	x1, [x20, #40]
  405f78:	str	x1, [sp]
  405f7c:	ldr	x7, [x20, #32]
  405f80:	ldr	x6, [x20, #24]
  405f84:	ldr	x5, [x20, #16]
  405f88:	ldr	x4, [x20, #8]
  405f8c:	ldr	x3, [x20]
  405f90:	mov	x2, x0
  405f94:	mov	w1, #0x1                   	// #1
  405f98:	mov	x0, x21
  405f9c:	bl	401ab0 <__fprintf_chk@plt>
  405fa0:	b	405ec4 <ferror@plt+0x4264>
  405fa4:	mov	w2, #0x5                   	// #5
  405fa8:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405fac:	add	x1, x1, #0x4d8
  405fb0:	mov	x0, #0x0                   	// #0
  405fb4:	bl	401bd0 <dcgettext@plt>
  405fb8:	ldr	x4, [x20, #8]
  405fbc:	ldr	x3, [x20]
  405fc0:	mov	x2, x0
  405fc4:	mov	w1, #0x1                   	// #1
  405fc8:	mov	x0, x21
  405fcc:	bl	401ab0 <__fprintf_chk@plt>
  405fd0:	b	405ec4 <ferror@plt+0x4264>
  405fd4:	mov	w2, #0x5                   	// #5
  405fd8:	adrp	x1, 409000 <ferror@plt+0x73a0>
  405fdc:	add	x1, x1, #0x4f0
  405fe0:	mov	x0, #0x0                   	// #0
  405fe4:	bl	401bd0 <dcgettext@plt>
  405fe8:	ldr	x5, [x20, #16]
  405fec:	ldr	x4, [x20, #8]
  405ff0:	ldr	x3, [x20]
  405ff4:	mov	x2, x0
  405ff8:	mov	w1, #0x1                   	// #1
  405ffc:	mov	x0, x21
  406000:	bl	401ab0 <__fprintf_chk@plt>
  406004:	b	405ec4 <ferror@plt+0x4264>
  406008:	mov	w2, #0x5                   	// #5
  40600c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406010:	add	x1, x1, #0x530
  406014:	mov	x0, #0x0                   	// #0
  406018:	bl	401bd0 <dcgettext@plt>
  40601c:	ldr	x7, [x20, #32]
  406020:	ldr	x6, [x20, #24]
  406024:	ldr	x5, [x20, #16]
  406028:	ldr	x4, [x20, #8]
  40602c:	ldr	x3, [x20]
  406030:	mov	x2, x0
  406034:	mov	w1, #0x1                   	// #1
  406038:	mov	x0, x21
  40603c:	bl	401ab0 <__fprintf_chk@plt>
  406040:	b	405ec4 <ferror@plt+0x4264>
  406044:	mov	w2, #0x5                   	// #5
  406048:	adrp	x1, 409000 <ferror@plt+0x73a0>
  40604c:	add	x1, x1, #0x558
  406050:	mov	x0, #0x0                   	// #0
  406054:	bl	401bd0 <dcgettext@plt>
  406058:	ldr	x1, [x20, #40]
  40605c:	str	x1, [sp]
  406060:	ldr	x7, [x20, #32]
  406064:	ldr	x6, [x20, #24]
  406068:	ldr	x5, [x20, #16]
  40606c:	ldr	x4, [x20, #8]
  406070:	ldr	x3, [x20]
  406074:	mov	x2, x0
  406078:	mov	w1, #0x1                   	// #1
  40607c:	mov	x0, x21
  406080:	bl	401ab0 <__fprintf_chk@plt>
  406084:	b	405ec4 <ferror@plt+0x4264>
  406088:	mov	w2, #0x5                   	// #5
  40608c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406090:	add	x1, x1, #0x5b0
  406094:	mov	x0, #0x0                   	// #0
  406098:	bl	401bd0 <dcgettext@plt>
  40609c:	ldr	x1, [x20, #56]
  4060a0:	str	x1, [sp, #16]
  4060a4:	ldr	x1, [x20, #48]
  4060a8:	str	x1, [sp, #8]
  4060ac:	ldr	x1, [x20, #40]
  4060b0:	str	x1, [sp]
  4060b4:	ldr	x7, [x20, #32]
  4060b8:	ldr	x6, [x20, #24]
  4060bc:	ldr	x5, [x20, #16]
  4060c0:	ldr	x4, [x20, #8]
  4060c4:	ldr	x3, [x20]
  4060c8:	mov	x2, x0
  4060cc:	mov	w1, #0x1                   	// #1
  4060d0:	mov	x0, x21
  4060d4:	bl	401ab0 <__fprintf_chk@plt>
  4060d8:	b	405ec4 <ferror@plt+0x4264>
  4060dc:	mov	w2, #0x5                   	// #5
  4060e0:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4060e4:	add	x1, x1, #0x618
  4060e8:	mov	x0, #0x0                   	// #0
  4060ec:	bl	401bd0 <dcgettext@plt>
  4060f0:	ldr	x1, [x20, #64]
  4060f4:	str	x1, [sp, #24]
  4060f8:	ldr	x1, [x20, #56]
  4060fc:	str	x1, [sp, #16]
  406100:	ldr	x1, [x20, #48]
  406104:	str	x1, [sp, #8]
  406108:	ldr	x1, [x20, #40]
  40610c:	str	x1, [sp]
  406110:	ldr	x7, [x20, #32]
  406114:	ldr	x6, [x20, #24]
  406118:	ldr	x5, [x20, #16]
  40611c:	ldr	x4, [x20, #8]
  406120:	ldr	x3, [x20]
  406124:	mov	x2, x0
  406128:	mov	w1, #0x1                   	// #1
  40612c:	mov	x0, x21
  406130:	bl	401ab0 <__fprintf_chk@plt>
  406134:	b	405ec4 <ferror@plt+0x4264>
  406138:	stp	x29, x30, [sp, #-16]!
  40613c:	mov	x29, sp
  406140:	ldr	x5, [x4]
  406144:	cbz	x5, 406164 <ferror@plt+0x4504>
  406148:	mov	x5, #0x0                   	// #0
  40614c:	add	x5, x5, #0x1
  406150:	ldr	x6, [x4, x5, lsl #3]
  406154:	cbnz	x6, 40614c <ferror@plt+0x44ec>
  406158:	bl	405d90 <ferror@plt+0x4130>
  40615c:	ldp	x29, x30, [sp], #16
  406160:	ret
  406164:	mov	x5, #0x0                   	// #0
  406168:	b	406158 <ferror@plt+0x44f8>
  40616c:	stp	x29, x30, [sp, #-96]!
  406170:	mov	x29, sp
  406174:	ldr	x7, [x4]
  406178:	ldr	w8, [x4, #24]
  40617c:	ldr	x11, [x4, #8]
  406180:	add	x4, sp, #0x10
  406184:	mov	x5, #0x0                   	// #0
  406188:	b	4061c4 <ferror@plt+0x4564>
  40618c:	add	w9, w8, #0x8
  406190:	cmp	w9, #0x0
  406194:	b.le	4061d8 <ferror@plt+0x4578>
  406198:	add	x10, x7, #0xf
  40619c:	mov	w8, w9
  4061a0:	mov	x6, x7
  4061a4:	and	x7, x10, #0xfffffffffffffff8
  4061a8:	ldr	x6, [x6]
  4061ac:	str	x6, [x4]
  4061b0:	cbz	x6, 4061e4 <ferror@plt+0x4584>
  4061b4:	add	x5, x5, #0x1
  4061b8:	add	x4, x4, #0x8
  4061bc:	cmp	x5, #0xa
  4061c0:	b.eq	4061e4 <ferror@plt+0x4584>  // b.none
  4061c4:	tbnz	w8, #31, 40618c <ferror@plt+0x452c>
  4061c8:	add	x9, x7, #0xf
  4061cc:	mov	x6, x7
  4061d0:	and	x7, x9, #0xfffffffffffffff8
  4061d4:	b	4061a8 <ferror@plt+0x4548>
  4061d8:	add	x6, x11, w8, sxtw
  4061dc:	mov	w8, w9
  4061e0:	b	4061a8 <ferror@plt+0x4548>
  4061e4:	add	x4, sp, #0x10
  4061e8:	bl	405d90 <ferror@plt+0x4130>
  4061ec:	ldp	x29, x30, [sp], #96
  4061f0:	ret
  4061f4:	stp	x29, x30, [sp, #-240]!
  4061f8:	mov	x29, sp
  4061fc:	str	x4, [sp, #208]
  406200:	str	x5, [sp, #216]
  406204:	str	x6, [sp, #224]
  406208:	str	x7, [sp, #232]
  40620c:	str	q0, [sp, #80]
  406210:	str	q1, [sp, #96]
  406214:	str	q2, [sp, #112]
  406218:	str	q3, [sp, #128]
  40621c:	str	q4, [sp, #144]
  406220:	str	q5, [sp, #160]
  406224:	str	q6, [sp, #176]
  406228:	str	q7, [sp, #192]
  40622c:	add	x4, sp, #0xf0
  406230:	str	x4, [sp, #48]
  406234:	str	x4, [sp, #56]
  406238:	add	x4, sp, #0xd0
  40623c:	str	x4, [sp, #64]
  406240:	mov	w4, #0xffffffe0            	// #-32
  406244:	str	w4, [sp, #72]
  406248:	mov	w4, #0xffffff80            	// #-128
  40624c:	str	w4, [sp, #76]
  406250:	ldp	x4, x5, [sp, #48]
  406254:	stp	x4, x5, [sp, #16]
  406258:	ldp	x4, x5, [sp, #64]
  40625c:	stp	x4, x5, [sp, #32]
  406260:	add	x4, sp, #0x10
  406264:	bl	40616c <ferror@plt+0x450c>
  406268:	ldp	x29, x30, [sp], #240
  40626c:	ret
  406270:	stp	x29, x30, [sp, #-16]!
  406274:	mov	x29, sp
  406278:	mov	w2, #0x5                   	// #5
  40627c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406280:	add	x1, x1, #0x658
  406284:	mov	x0, #0x0                   	// #0
  406288:	bl	401bd0 <dcgettext@plt>
  40628c:	adrp	x2, 409000 <ferror@plt+0x73a0>
  406290:	add	x2, x2, #0x670
  406294:	mov	x1, x0
  406298:	mov	w0, #0x1                   	// #1
  40629c:	bl	4019a0 <__printf_chk@plt>
  4062a0:	mov	w2, #0x5                   	// #5
  4062a4:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4062a8:	add	x1, x1, #0x688
  4062ac:	mov	x0, #0x0                   	// #0
  4062b0:	bl	401bd0 <dcgettext@plt>
  4062b4:	adrp	x3, 408000 <ferror@plt+0x63a0>
  4062b8:	add	x3, x3, #0xa90
  4062bc:	adrp	x2, 408000 <ferror@plt+0x63a0>
  4062c0:	add	x2, x2, #0xab8
  4062c4:	mov	x1, x0
  4062c8:	mov	w0, #0x1                   	// #1
  4062cc:	bl	4019a0 <__printf_chk@plt>
  4062d0:	mov	w2, #0x5                   	// #5
  4062d4:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4062d8:	add	x1, x1, #0x6a0
  4062dc:	mov	x0, #0x0                   	// #0
  4062e0:	bl	401bd0 <dcgettext@plt>
  4062e4:	adrp	x1, 41c000 <ferror@plt+0x1a3a0>
  4062e8:	ldr	x1, [x1, #712]
  4062ec:	bl	401be0 <fputs_unlocked@plt>
  4062f0:	ldp	x29, x30, [sp], #16
  4062f4:	ret
  4062f8:	stp	x29, x30, [sp, #-32]!
  4062fc:	mov	x29, sp
  406300:	str	x19, [sp, #16]
  406304:	mov	x19, x0
  406308:	bl	401940 <malloc@plt>
  40630c:	cmp	x0, #0x0
  406310:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406314:	b.ne	406324 <ferror@plt+0x46c4>  // b.any
  406318:	ldr	x19, [sp, #16]
  40631c:	ldp	x29, x30, [sp], #32
  406320:	ret
  406324:	bl	406584 <ferror@plt+0x4924>
  406328:	stp	x29, x30, [sp, #-16]!
  40632c:	mov	x29, sp
  406330:	mul	x3, x0, x1
  406334:	umulh	x2, x0, x1
  406338:	cmp	x2, #0x0
  40633c:	cset	x2, ne  // ne = any
  406340:	cmp	x3, #0x0
  406344:	csinc	x2, x2, xzr, ge  // ge = tcont
  406348:	cbnz	w2, 40635c <ferror@plt+0x46fc>
  40634c:	mul	x0, x0, x1
  406350:	bl	4062f8 <ferror@plt+0x4698>
  406354:	ldp	x29, x30, [sp], #16
  406358:	ret
  40635c:	bl	406584 <ferror@plt+0x4924>
  406360:	stp	x29, x30, [sp, #-16]!
  406364:	mov	x29, sp
  406368:	bl	4062f8 <ferror@plt+0x4698>
  40636c:	ldp	x29, x30, [sp], #16
  406370:	ret
  406374:	stp	x29, x30, [sp, #-32]!
  406378:	mov	x29, sp
  40637c:	cmp	x1, #0x0
  406380:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406384:	b.ne	4063ac <ferror@plt+0x474c>  // b.any
  406388:	str	x19, [sp, #16]
  40638c:	mov	x19, x1
  406390:	bl	401a00 <realloc@plt>
  406394:	cmp	x0, #0x0
  406398:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40639c:	b.ne	4063b8 <ferror@plt+0x4758>  // b.any
  4063a0:	ldr	x19, [sp, #16]
  4063a4:	ldp	x29, x30, [sp], #32
  4063a8:	ret
  4063ac:	bl	401b00 <free@plt>
  4063b0:	mov	x0, #0x0                   	// #0
  4063b4:	b	4063a4 <ferror@plt+0x4744>
  4063b8:	bl	406584 <ferror@plt+0x4924>
  4063bc:	stp	x29, x30, [sp, #-16]!
  4063c0:	mov	x29, sp
  4063c4:	mul	x4, x1, x2
  4063c8:	umulh	x3, x1, x2
  4063cc:	cmp	x3, #0x0
  4063d0:	cset	x3, ne  // ne = any
  4063d4:	cmp	x4, #0x0
  4063d8:	csinc	x3, x3, xzr, ge  // ge = tcont
  4063dc:	cbnz	w3, 4063f0 <ferror@plt+0x4790>
  4063e0:	mul	x1, x1, x2
  4063e4:	bl	406374 <ferror@plt+0x4714>
  4063e8:	ldp	x29, x30, [sp], #16
  4063ec:	ret
  4063f0:	bl	406584 <ferror@plt+0x4924>
  4063f4:	stp	x29, x30, [sp, #-16]!
  4063f8:	mov	x29, sp
  4063fc:	ldr	x3, [x1]
  406400:	cbz	x0, 406434 <ferror@plt+0x47d4>
  406404:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  406408:	movk	x4, #0x5554
  40640c:	udiv	x4, x4, x2
  406410:	cmp	x4, x3
  406414:	b.ls	406468 <ferror@plt+0x4808>  // b.plast
  406418:	add	x4, x3, #0x1
  40641c:	add	x3, x4, x3, lsr #1
  406420:	str	x3, [x1]
  406424:	mul	x1, x3, x2
  406428:	bl	406374 <ferror@plt+0x4714>
  40642c:	ldp	x29, x30, [sp], #16
  406430:	ret
  406434:	cbnz	x3, 406448 <ferror@plt+0x47e8>
  406438:	mov	x3, #0x80                  	// #128
  40643c:	udiv	x3, x3, x2
  406440:	cmp	x2, #0x80
  406444:	cinc	x3, x3, hi  // hi = pmore
  406448:	mul	x5, x3, x2
  40644c:	umulh	x4, x3, x2
  406450:	cmp	x4, #0x0
  406454:	cset	x4, ne  // ne = any
  406458:	cmp	x5, #0x0
  40645c:	csinc	x4, x4, xzr, ge  // ge = tcont
  406460:	cbz	w4, 406420 <ferror@plt+0x47c0>
  406464:	bl	406584 <ferror@plt+0x4924>
  406468:	bl	406584 <ferror@plt+0x4924>
  40646c:	stp	x29, x30, [sp, #-16]!
  406470:	mov	x29, sp
  406474:	mov	x2, x1
  406478:	ldr	x1, [x1]
  40647c:	cbz	x0, 4064a8 <ferror@plt+0x4848>
  406480:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  406484:	movk	x3, #0x5553
  406488:	cmp	x1, x3
  40648c:	b.hi	4064b4 <ferror@plt+0x4854>  // b.pmore
  406490:	add	x3, x1, #0x1
  406494:	add	x1, x3, x1, lsr #1
  406498:	str	x1, [x2]
  40649c:	bl	406374 <ferror@plt+0x4714>
  4064a0:	ldp	x29, x30, [sp], #16
  4064a4:	ret
  4064a8:	cbz	x1, 4064b8 <ferror@plt+0x4858>
  4064ac:	tbz	x1, #63, 406498 <ferror@plt+0x4838>
  4064b0:	bl	406584 <ferror@plt+0x4924>
  4064b4:	bl	406584 <ferror@plt+0x4924>
  4064b8:	mov	x1, #0x80                  	// #128
  4064bc:	b	406498 <ferror@plt+0x4838>
  4064c0:	stp	x29, x30, [sp, #-32]!
  4064c4:	mov	x29, sp
  4064c8:	str	x19, [sp, #16]
  4064cc:	mov	x19, x0
  4064d0:	bl	4062f8 <ferror@plt+0x4698>
  4064d4:	mov	x2, x19
  4064d8:	mov	w1, #0x0                   	// #0
  4064dc:	bl	4019b0 <memset@plt>
  4064e0:	ldr	x19, [sp, #16]
  4064e4:	ldp	x29, x30, [sp], #32
  4064e8:	ret
  4064ec:	stp	x29, x30, [sp, #-16]!
  4064f0:	mov	x29, sp
  4064f4:	mul	x3, x0, x1
  4064f8:	umulh	x2, x0, x1
  4064fc:	cmp	x2, #0x0
  406500:	cset	x2, ne  // ne = any
  406504:	cmp	x3, #0x0
  406508:	csinc	x2, x2, xzr, ge  // ge = tcont
  40650c:	cbnz	w2, 406520 <ferror@plt+0x48c0>
  406510:	bl	4019f0 <calloc@plt>
  406514:	cbz	x0, 406520 <ferror@plt+0x48c0>
  406518:	ldp	x29, x30, [sp], #16
  40651c:	ret
  406520:	bl	406584 <ferror@plt+0x4924>
  406524:	stp	x29, x30, [sp, #-32]!
  406528:	mov	x29, sp
  40652c:	stp	x19, x20, [sp, #16]
  406530:	mov	x20, x0
  406534:	mov	x19, x1
  406538:	mov	x0, x1
  40653c:	bl	4062f8 <ferror@plt+0x4698>
  406540:	mov	x2, x19
  406544:	mov	x1, x20
  406548:	bl	401820 <memcpy@plt>
  40654c:	ldp	x19, x20, [sp, #16]
  406550:	ldp	x29, x30, [sp], #32
  406554:	ret
  406558:	stp	x29, x30, [sp, #-32]!
  40655c:	mov	x29, sp
  406560:	str	x19, [sp, #16]
  406564:	mov	x19, x0
  406568:	bl	401860 <strlen@plt>
  40656c:	add	x1, x0, #0x1
  406570:	mov	x0, x19
  406574:	bl	406524 <ferror@plt+0x48c4>
  406578:	ldr	x19, [sp, #16]
  40657c:	ldp	x29, x30, [sp], #32
  406580:	ret
  406584:	stp	x29, x30, [sp, #-32]!
  406588:	mov	x29, sp
  40658c:	str	x19, [sp, #16]
  406590:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  406594:	ldr	w19, [x0, #584]
  406598:	mov	w2, #0x5                   	// #5
  40659c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4065a0:	add	x1, x1, #0x718
  4065a4:	mov	x0, #0x0                   	// #0
  4065a8:	bl	401bd0 <dcgettext@plt>
  4065ac:	mov	x3, x0
  4065b0:	adrp	x2, 408000 <ferror@plt+0x63a0>
  4065b4:	add	x2, x2, #0xc80
  4065b8:	mov	w1, #0x0                   	// #0
  4065bc:	mov	w0, w19
  4065c0:	bl	401880 <error@plt>
  4065c4:	bl	401a40 <abort@plt>
  4065c8:	stp	x29, x30, [sp, #-80]!
  4065cc:	mov	x29, sp
  4065d0:	stp	x19, x20, [sp, #16]
  4065d4:	stp	x21, x22, [sp, #32]
  4065d8:	str	x23, [sp, #48]
  4065dc:	mov	x22, x0
  4065e0:	mov	x20, x2
  4065e4:	mov	x23, x3
  4065e8:	mov	x21, x5
  4065ec:	mov	w19, w6
  4065f0:	add	x3, sp, #0x48
  4065f4:	mov	w2, w1
  4065f8:	mov	x1, #0x0                   	// #0
  4065fc:	bl	406b88 <ferror@plt+0x4f28>
  406600:	cbnz	w0, 406640 <ferror@plt+0x49e0>
  406604:	ldr	x0, [sp, #72]
  406608:	cmp	x0, x23
  40660c:	ccmp	x0, x20, #0x0, ls  // ls = plast
  406610:	b.cs	40668c <ferror@plt+0x4a2c>  // b.hs, b.nlast
  406614:	mov	x1, #0x3fffffff            	// #1073741823
  406618:	cmp	x0, x1
  40661c:	b.ls	406630 <ferror@plt+0x49d0>  // b.plast
  406620:	bl	401c30 <__errno_location@plt>
  406624:	mov	w1, #0x4b                  	// #75
  406628:	str	w1, [x0]
  40662c:	b	406650 <ferror@plt+0x49f0>
  406630:	bl	401c30 <__errno_location@plt>
  406634:	mov	w1, #0x22                  	// #34
  406638:	str	w1, [x0]
  40663c:	b	406650 <ferror@plt+0x49f0>
  406640:	cmp	w0, #0x1
  406644:	b.eq	4066a4 <ferror@plt+0x4a44>  // b.none
  406648:	cmp	w0, #0x3
  40664c:	b.eq	4066b4 <ferror@plt+0x4a54>  // b.none
  406650:	cmp	w19, #0x0
  406654:	csinc	w19, w19, wzr, ne  // ne = any
  406658:	bl	401c30 <__errno_location@plt>
  40665c:	ldr	w20, [x0]
  406660:	cmp	w20, #0x16
  406664:	csel	w20, w20, wzr, ne  // ne = any
  406668:	mov	x0, x22
  40666c:	bl	404d68 <ferror@plt+0x3108>
  406670:	mov	x4, x0
  406674:	mov	x3, x21
  406678:	adrp	x2, 408000 <ferror@plt+0x63a0>
  40667c:	add	x2, x2, #0xbc0
  406680:	mov	w1, w20
  406684:	mov	w0, w19
  406688:	bl	401880 <error@plt>
  40668c:	ldr	x0, [sp, #72]
  406690:	ldp	x19, x20, [sp, #16]
  406694:	ldp	x21, x22, [sp, #32]
  406698:	ldr	x23, [sp, #48]
  40669c:	ldp	x29, x30, [sp], #80
  4066a0:	ret
  4066a4:	bl	401c30 <__errno_location@plt>
  4066a8:	mov	w1, #0x4b                  	// #75
  4066ac:	str	w1, [x0]
  4066b0:	b	406650 <ferror@plt+0x49f0>
  4066b4:	bl	401c30 <__errno_location@plt>
  4066b8:	str	wzr, [x0]
  4066bc:	b	406650 <ferror@plt+0x49f0>
  4066c0:	stp	x29, x30, [sp, #-16]!
  4066c4:	mov	x29, sp
  4066c8:	mov	w6, w5
  4066cc:	mov	x5, x4
  4066d0:	mov	x4, x3
  4066d4:	mov	x3, x2
  4066d8:	mov	x2, x1
  4066dc:	mov	w1, #0xa                   	// #10
  4066e0:	bl	4065c8 <ferror@plt+0x4968>
  4066e4:	ldp	x29, x30, [sp], #16
  4066e8:	ret
  4066ec:	mov	x6, x0
  4066f0:	sub	w3, w2, #0x1
  4066f4:	cbz	w2, 406744 <ferror@plt+0x4ae4>
  4066f8:	ldr	x2, [x0]
  4066fc:	mov	w0, #0x0                   	// #0
  406700:	sxtw	x1, w1
  406704:	mov	w7, #0x1                   	// #1
  406708:	mov	w5, #0x0                   	// #0
  40670c:	b	406728 <ferror@plt+0x4ac8>
  406710:	mul	x2, x2, x1
  406714:	mov	w4, w5
  406718:	orr	w0, w0, w4
  40671c:	sub	w3, w3, #0x1
  406720:	cmn	w3, #0x1
  406724:	b.eq	40673c <ferror@plt+0x4adc>  // b.none
  406728:	umulh	x4, x2, x1
  40672c:	cbz	x4, 406710 <ferror@plt+0x4ab0>
  406730:	mov	x2, #0xffffffffffffffff    	// #-1
  406734:	mov	w4, w7
  406738:	b	406718 <ferror@plt+0x4ab8>
  40673c:	str	x2, [x6]
  406740:	ret
  406744:	mov	w0, #0x0                   	// #0
  406748:	b	406740 <ferror@plt+0x4ae0>
  40674c:	stp	x29, x30, [sp, #-96]!
  406750:	mov	x29, sp
  406754:	stp	x19, x20, [sp, #16]
  406758:	stp	x21, x22, [sp, #32]
  40675c:	stp	x23, x24, [sp, #48]
  406760:	stp	x25, x26, [sp, #64]
  406764:	cmp	w2, #0x24
  406768:	b.hi	4067a8 <ferror@plt+0x4b48>  // b.pmore
  40676c:	mov	x25, x0
  406770:	mov	w24, w2
  406774:	mov	x23, x3
  406778:	mov	x21, x4
  40677c:	cmp	x1, #0x0
  406780:	add	x0, sp, #0x58
  406784:	csel	x20, x0, x1, eq  // eq = none
  406788:	bl	401c30 <__errno_location@plt>
  40678c:	mov	x26, x0
  406790:	str	wzr, [x0]
  406794:	ldrb	w19, [x25]
  406798:	bl	401ad0 <__ctype_b_loc@plt>
  40679c:	ldr	x2, [x0]
  4067a0:	mov	x0, x25
  4067a4:	b	4067cc <ferror@plt+0x4b6c>
  4067a8:	adrp	x3, 409000 <ferror@plt+0x73a0>
  4067ac:	add	x3, x3, #0x768
  4067b0:	mov	w2, #0x54                  	// #84
  4067b4:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4067b8:	add	x1, x1, #0x730
  4067bc:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4067c0:	add	x0, x0, #0x740
  4067c4:	bl	401c20 <__assert_fail@plt>
  4067c8:	ldrb	w19, [x0, #1]!
  4067cc:	and	x1, x19, #0xff
  4067d0:	ldrh	w1, [x2, x1, lsl #1]
  4067d4:	tbnz	w1, #13, 4067c8 <ferror@plt+0x4b68>
  4067d8:	mov	w22, #0x4                   	// #4
  4067dc:	cmp	w19, #0x2d
  4067e0:	b.eq	406924 <ferror@plt+0x4cc4>  // b.none
  4067e4:	mov	w2, w24
  4067e8:	mov	x1, x20
  4067ec:	mov	x0, x25
  4067f0:	bl	401850 <strtoul@plt>
  4067f4:	str	x0, [sp, #80]
  4067f8:	ldr	x24, [x20]
  4067fc:	cmp	x24, x25
  406800:	b.eq	406820 <ferror@plt+0x4bc0>  // b.none
  406804:	ldr	w1, [x26]
  406808:	cbz	w1, 40690c <ferror@plt+0x4cac>
  40680c:	mov	w22, #0x4                   	// #4
  406810:	cmp	w1, #0x22
  406814:	b.ne	406924 <ferror@plt+0x4cc4>  // b.any
  406818:	mov	w22, #0x1                   	// #1
  40681c:	b	406910 <ferror@plt+0x4cb0>
  406820:	cbz	x21, 406b18 <ferror@plt+0x4eb8>
  406824:	ldrb	w1, [x25]
  406828:	cbz	w1, 406924 <ferror@plt+0x4cc4>
  40682c:	mov	x0, x21
  406830:	bl	401b40 <strchr@plt>
  406834:	cbz	x0, 406b20 <ferror@plt+0x4ec0>
  406838:	mov	x0, #0x1                   	// #1
  40683c:	str	x0, [sp, #80]
  406840:	ldrb	w19, [x24]
  406844:	mov	w22, #0x0                   	// #0
  406848:	mov	w1, w19
  40684c:	mov	x0, x21
  406850:	bl	401b40 <strchr@plt>
  406854:	cbz	x0, 406948 <ferror@plt+0x4ce8>
  406858:	sub	w0, w19, #0x45
  40685c:	and	w0, w0, #0xff
  406860:	cmp	w0, #0x2f
  406864:	b.hi	406970 <ferror@plt+0x4d10>  // b.pmore
  406868:	mov	x2, #0x1                   	// #1
  40686c:	lsl	x0, x2, x0
  406870:	mov	w25, #0x1                   	// #1
  406874:	mov	w1, #0x400                 	// #1024
  406878:	mov	x2, #0x8945                	// #35141
  40687c:	movk	x2, #0x30, lsl #16
  406880:	movk	x2, #0x8144, lsl #32
  406884:	tst	x0, x2
  406888:	b.eq	4068c8 <ferror@plt+0x4c68>  // b.none
  40688c:	mov	w1, #0x30                  	// #48
  406890:	mov	x0, x21
  406894:	bl	401b40 <strchr@plt>
  406898:	cbz	x0, 40697c <ferror@plt+0x4d1c>
  40689c:	ldrb	w0, [x24, #1]
  4068a0:	cmp	w0, #0x44
  4068a4:	b.eq	406988 <ferror@plt+0x4d28>  // b.none
  4068a8:	cmp	w0, #0x69
  4068ac:	b.eq	406958 <ferror@plt+0x4cf8>  // b.none
  4068b0:	cmp	w0, #0x42
  4068b4:	mov	w25, #0x2                   	// #2
  4068b8:	csinc	w25, w25, wzr, eq  // eq = none
  4068bc:	mov	w1, #0x400                 	// #1024
  4068c0:	mov	w0, #0x3e8                 	// #1000
  4068c4:	csel	w1, w1, w0, ne  // ne = any
  4068c8:	cmp	w19, #0x5a
  4068cc:	b.eq	406ad0 <ferror@plt+0x4e70>  // b.none
  4068d0:	b.hi	4069f0 <ferror@plt+0x4d90>  // b.pmore
  4068d4:	cmp	w19, #0x4d
  4068d8:	b.eq	406a70 <ferror@plt+0x4e10>  // b.none
  4068dc:	b.hi	4069b8 <ferror@plt+0x4d58>  // b.pmore
  4068e0:	cmp	w19, #0x45
  4068e4:	b.eq	406aa0 <ferror@plt+0x4e40>  // b.none
  4068e8:	b.ls	406994 <ferror@plt+0x4d34>  // b.plast
  4068ec:	cmp	w19, #0x47
  4068f0:	b.eq	406a34 <ferror@plt+0x4dd4>  // b.none
  4068f4:	cmp	w19, #0x4b
  4068f8:	b.ne	406ae0 <ferror@plt+0x4e80>  // b.any
  4068fc:	mov	w2, #0x1                   	// #1
  406900:	add	x0, sp, #0x50
  406904:	bl	4066ec <ferror@plt+0x4a8c>
  406908:	b	406af4 <ferror@plt+0x4e94>
  40690c:	mov	w22, #0x0                   	// #0
  406910:	cbz	x21, 406940 <ferror@plt+0x4ce0>
  406914:	ldrb	w19, [x24]
  406918:	cbnz	w19, 406848 <ferror@plt+0x4be8>
  40691c:	ldr	x0, [sp, #80]
  406920:	str	x0, [x23]
  406924:	mov	w0, w22
  406928:	ldp	x19, x20, [sp, #16]
  40692c:	ldp	x21, x22, [sp, #32]
  406930:	ldp	x23, x24, [sp, #48]
  406934:	ldp	x25, x26, [sp, #64]
  406938:	ldp	x29, x30, [sp], #96
  40693c:	ret
  406940:	str	x0, [x23]
  406944:	b	406924 <ferror@plt+0x4cc4>
  406948:	ldr	x0, [sp, #80]
  40694c:	str	x0, [x23]
  406950:	orr	w22, w22, #0x2
  406954:	b	406924 <ferror@plt+0x4cc4>
  406958:	ldrb	w0, [x24, #2]
  40695c:	cmp	w0, #0x42
  406960:	mov	w25, #0x3                   	// #3
  406964:	csinc	w25, w25, wzr, eq  // eq = none
  406968:	mov	w1, #0x400                 	// #1024
  40696c:	b	4068c8 <ferror@plt+0x4c68>
  406970:	mov	w25, #0x1                   	// #1
  406974:	mov	w1, #0x400                 	// #1024
  406978:	b	4068c8 <ferror@plt+0x4c68>
  40697c:	mov	w25, #0x1                   	// #1
  406980:	mov	w1, #0x400                 	// #1024
  406984:	b	4068c8 <ferror@plt+0x4c68>
  406988:	mov	w25, #0x2                   	// #2
  40698c:	mov	w1, #0x3e8                 	// #1000
  406990:	b	4068c8 <ferror@plt+0x4c68>
  406994:	cmp	w19, #0x42
  406998:	b.ne	406ae0 <ferror@plt+0x4e80>  // b.any
  40699c:	ldr	x0, [sp, #80]
  4069a0:	cmp	xzr, x0, lsr #54
  4069a4:	b.ne	406a90 <ferror@plt+0x4e30>  // b.any
  4069a8:	lsl	x0, x0, #10
  4069ac:	str	x0, [sp, #80]
  4069b0:	mov	w0, #0x0                   	// #0
  4069b4:	b	406af4 <ferror@plt+0x4e94>
  4069b8:	cmp	w19, #0x54
  4069bc:	b.eq	406ab0 <ferror@plt+0x4e50>  // b.none
  4069c0:	cmp	w19, #0x59
  4069c4:	b.ne	4069d8 <ferror@plt+0x4d78>  // b.any
  4069c8:	mov	w2, #0x8                   	// #8
  4069cc:	add	x0, sp, #0x50
  4069d0:	bl	4066ec <ferror@plt+0x4a8c>
  4069d4:	b	406af4 <ferror@plt+0x4e94>
  4069d8:	cmp	w19, #0x50
  4069dc:	b.ne	406ae0 <ferror@plt+0x4e80>  // b.any
  4069e0:	mov	w2, #0x5                   	// #5
  4069e4:	add	x0, sp, #0x50
  4069e8:	bl	4066ec <ferror@plt+0x4a8c>
  4069ec:	b	406af4 <ferror@plt+0x4e94>
  4069f0:	cmp	w19, #0x6b
  4069f4:	b.eq	4068fc <ferror@plt+0x4c9c>  // b.none
  4069f8:	b.ls	406a24 <ferror@plt+0x4dc4>  // b.plast
  4069fc:	cmp	w19, #0x74
  406a00:	b.eq	406ab0 <ferror@plt+0x4e50>  // b.none
  406a04:	cmp	w19, #0x77
  406a08:	b.ne	406a68 <ferror@plt+0x4e08>  // b.any
  406a0c:	ldr	x0, [sp, #80]
  406a10:	tbnz	x0, #63, 406ac0 <ferror@plt+0x4e60>
  406a14:	lsl	x0, x0, #1
  406a18:	str	x0, [sp, #80]
  406a1c:	mov	w0, #0x0                   	// #0
  406a20:	b	406af4 <ferror@plt+0x4e94>
  406a24:	cmp	w19, #0x63
  406a28:	b.eq	406af0 <ferror@plt+0x4e90>  // b.none
  406a2c:	cmp	w19, #0x67
  406a30:	b.ne	406a44 <ferror@plt+0x4de4>  // b.any
  406a34:	mov	w2, #0x3                   	// #3
  406a38:	add	x0, sp, #0x50
  406a3c:	bl	4066ec <ferror@plt+0x4a8c>
  406a40:	b	406af4 <ferror@plt+0x4e94>
  406a44:	cmp	w19, #0x62
  406a48:	b.ne	406ae0 <ferror@plt+0x4e80>  // b.any
  406a4c:	ldr	x0, [sp, #80]
  406a50:	cmp	xzr, x0, lsr #55
  406a54:	b.ne	406a80 <ferror@plt+0x4e20>  // b.any
  406a58:	lsl	x0, x0, #9
  406a5c:	str	x0, [sp, #80]
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	b	406af4 <ferror@plt+0x4e94>
  406a68:	cmp	w19, #0x6d
  406a6c:	b.ne	406ae0 <ferror@plt+0x4e80>  // b.any
  406a70:	mov	w2, #0x2                   	// #2
  406a74:	add	x0, sp, #0x50
  406a78:	bl	4066ec <ferror@plt+0x4a8c>
  406a7c:	b	406af4 <ferror@plt+0x4e94>
  406a80:	mov	x0, #0xffffffffffffffff    	// #-1
  406a84:	str	x0, [sp, #80]
  406a88:	mov	w0, #0x1                   	// #1
  406a8c:	b	406af4 <ferror@plt+0x4e94>
  406a90:	mov	x0, #0xffffffffffffffff    	// #-1
  406a94:	str	x0, [sp, #80]
  406a98:	mov	w0, #0x1                   	// #1
  406a9c:	b	406af4 <ferror@plt+0x4e94>
  406aa0:	mov	w2, #0x6                   	// #6
  406aa4:	add	x0, sp, #0x50
  406aa8:	bl	4066ec <ferror@plt+0x4a8c>
  406aac:	b	406af4 <ferror@plt+0x4e94>
  406ab0:	mov	w2, #0x4                   	// #4
  406ab4:	add	x0, sp, #0x50
  406ab8:	bl	4066ec <ferror@plt+0x4a8c>
  406abc:	b	406af4 <ferror@plt+0x4e94>
  406ac0:	mov	x0, #0xffffffffffffffff    	// #-1
  406ac4:	str	x0, [sp, #80]
  406ac8:	mov	w0, #0x1                   	// #1
  406acc:	b	406af4 <ferror@plt+0x4e94>
  406ad0:	mov	w2, #0x7                   	// #7
  406ad4:	add	x0, sp, #0x50
  406ad8:	bl	4066ec <ferror@plt+0x4a8c>
  406adc:	b	406af4 <ferror@plt+0x4e94>
  406ae0:	ldr	x0, [sp, #80]
  406ae4:	str	x0, [x23]
  406ae8:	orr	w22, w22, #0x2
  406aec:	b	406924 <ferror@plt+0x4cc4>
  406af0:	mov	w0, #0x0                   	// #0
  406af4:	orr	w22, w22, w0
  406af8:	ldr	x0, [x20]
  406afc:	add	x1, x0, w25, sxtw
  406b00:	str	x1, [x20]
  406b04:	ldrb	w1, [x0, w25, sxtw]
  406b08:	orr	w0, w22, #0x2
  406b0c:	cmp	w1, #0x0
  406b10:	csel	w22, w0, w22, ne  // ne = any
  406b14:	b	40691c <ferror@plt+0x4cbc>
  406b18:	mov	w22, #0x4                   	// #4
  406b1c:	b	406924 <ferror@plt+0x4cc4>
  406b20:	mov	w22, #0x4                   	// #4
  406b24:	b	406924 <ferror@plt+0x4cc4>
  406b28:	mov	x6, x0
  406b2c:	sub	w3, w2, #0x1
  406b30:	cbz	w2, 406b80 <ferror@plt+0x4f20>
  406b34:	ldr	x2, [x0]
  406b38:	mov	w0, #0x0                   	// #0
  406b3c:	sxtw	x1, w1
  406b40:	mov	w7, #0x1                   	// #1
  406b44:	mov	w5, #0x0                   	// #0
  406b48:	b	406b64 <ferror@plt+0x4f04>
  406b4c:	mul	x2, x2, x1
  406b50:	mov	w4, w5
  406b54:	orr	w0, w0, w4
  406b58:	sub	w3, w3, #0x1
  406b5c:	cmn	w3, #0x1
  406b60:	b.eq	406b78 <ferror@plt+0x4f18>  // b.none
  406b64:	umulh	x4, x2, x1
  406b68:	cbz	x4, 406b4c <ferror@plt+0x4eec>
  406b6c:	mov	x2, #0xffffffffffffffff    	// #-1
  406b70:	mov	w4, w7
  406b74:	b	406b54 <ferror@plt+0x4ef4>
  406b78:	str	x2, [x6]
  406b7c:	ret
  406b80:	mov	w0, #0x0                   	// #0
  406b84:	b	406b7c <ferror@plt+0x4f1c>
  406b88:	stp	x29, x30, [sp, #-96]!
  406b8c:	mov	x29, sp
  406b90:	stp	x19, x20, [sp, #16]
  406b94:	stp	x21, x22, [sp, #32]
  406b98:	stp	x23, x24, [sp, #48]
  406b9c:	stp	x25, x26, [sp, #64]
  406ba0:	cmp	w2, #0x24
  406ba4:	b.hi	406be4 <ferror@plt+0x4f84>  // b.pmore
  406ba8:	mov	x25, x0
  406bac:	mov	w24, w2
  406bb0:	mov	x23, x3
  406bb4:	mov	x21, x4
  406bb8:	cmp	x1, #0x0
  406bbc:	add	x0, sp, #0x58
  406bc0:	csel	x20, x0, x1, eq  // eq = none
  406bc4:	bl	401c30 <__errno_location@plt>
  406bc8:	mov	x26, x0
  406bcc:	str	wzr, [x0]
  406bd0:	ldrb	w19, [x25]
  406bd4:	bl	401ad0 <__ctype_b_loc@plt>
  406bd8:	ldr	x2, [x0]
  406bdc:	mov	x0, x25
  406be0:	b	406c08 <ferror@plt+0x4fa8>
  406be4:	adrp	x3, 409000 <ferror@plt+0x73a0>
  406be8:	add	x3, x3, #0x778
  406bec:	mov	w2, #0x54                  	// #84
  406bf0:	adrp	x1, 409000 <ferror@plt+0x73a0>
  406bf4:	add	x1, x1, #0x730
  406bf8:	adrp	x0, 409000 <ferror@plt+0x73a0>
  406bfc:	add	x0, x0, #0x740
  406c00:	bl	401c20 <__assert_fail@plt>
  406c04:	ldrb	w19, [x0, #1]!
  406c08:	and	x1, x19, #0xff
  406c0c:	ldrh	w1, [x2, x1, lsl #1]
  406c10:	tbnz	w1, #13, 406c04 <ferror@plt+0x4fa4>
  406c14:	mov	w22, #0x4                   	// #4
  406c18:	cmp	w19, #0x2d
  406c1c:	b.eq	406d64 <ferror@plt+0x5104>  // b.none
  406c20:	mov	w3, #0x0                   	// #0
  406c24:	mov	w2, w24
  406c28:	mov	x1, x20
  406c2c:	mov	x0, x25
  406c30:	bl	4019e0 <__strtoul_internal@plt>
  406c34:	str	x0, [sp, #80]
  406c38:	ldr	x24, [x20]
  406c3c:	cmp	x24, x25
  406c40:	b.eq	406c60 <ferror@plt+0x5000>  // b.none
  406c44:	ldr	w1, [x26]
  406c48:	cbz	w1, 406d4c <ferror@plt+0x50ec>
  406c4c:	mov	w22, #0x4                   	// #4
  406c50:	cmp	w1, #0x22
  406c54:	b.ne	406d64 <ferror@plt+0x5104>  // b.any
  406c58:	mov	w22, #0x1                   	// #1
  406c5c:	b	406d50 <ferror@plt+0x50f0>
  406c60:	cbz	x21, 406f58 <ferror@plt+0x52f8>
  406c64:	ldrb	w1, [x25]
  406c68:	cbz	w1, 406d64 <ferror@plt+0x5104>
  406c6c:	mov	x0, x21
  406c70:	bl	401b40 <strchr@plt>
  406c74:	cbz	x0, 406f60 <ferror@plt+0x5300>
  406c78:	mov	x0, #0x1                   	// #1
  406c7c:	str	x0, [sp, #80]
  406c80:	ldrb	w19, [x24]
  406c84:	mov	w22, #0x0                   	// #0
  406c88:	mov	w1, w19
  406c8c:	mov	x0, x21
  406c90:	bl	401b40 <strchr@plt>
  406c94:	cbz	x0, 406d88 <ferror@plt+0x5128>
  406c98:	sub	w0, w19, #0x45
  406c9c:	and	w0, w0, #0xff
  406ca0:	cmp	w0, #0x2f
  406ca4:	b.hi	406db0 <ferror@plt+0x5150>  // b.pmore
  406ca8:	mov	x2, #0x1                   	// #1
  406cac:	lsl	x0, x2, x0
  406cb0:	mov	w25, #0x1                   	// #1
  406cb4:	mov	w1, #0x400                 	// #1024
  406cb8:	mov	x2, #0x8945                	// #35141
  406cbc:	movk	x2, #0x30, lsl #16
  406cc0:	movk	x2, #0x8144, lsl #32
  406cc4:	tst	x0, x2
  406cc8:	b.eq	406d08 <ferror@plt+0x50a8>  // b.none
  406ccc:	mov	w1, #0x30                  	// #48
  406cd0:	mov	x0, x21
  406cd4:	bl	401b40 <strchr@plt>
  406cd8:	cbz	x0, 406dbc <ferror@plt+0x515c>
  406cdc:	ldrb	w0, [x24, #1]
  406ce0:	cmp	w0, #0x44
  406ce4:	b.eq	406dc8 <ferror@plt+0x5168>  // b.none
  406ce8:	cmp	w0, #0x69
  406cec:	b.eq	406d98 <ferror@plt+0x5138>  // b.none
  406cf0:	cmp	w0, #0x42
  406cf4:	mov	w25, #0x2                   	// #2
  406cf8:	csinc	w25, w25, wzr, eq  // eq = none
  406cfc:	mov	w1, #0x400                 	// #1024
  406d00:	mov	w0, #0x3e8                 	// #1000
  406d04:	csel	w1, w1, w0, ne  // ne = any
  406d08:	cmp	w19, #0x5a
  406d0c:	b.eq	406f10 <ferror@plt+0x52b0>  // b.none
  406d10:	b.hi	406e30 <ferror@plt+0x51d0>  // b.pmore
  406d14:	cmp	w19, #0x4d
  406d18:	b.eq	406eb0 <ferror@plt+0x5250>  // b.none
  406d1c:	b.hi	406df8 <ferror@plt+0x5198>  // b.pmore
  406d20:	cmp	w19, #0x45
  406d24:	b.eq	406ee0 <ferror@plt+0x5280>  // b.none
  406d28:	b.ls	406dd4 <ferror@plt+0x5174>  // b.plast
  406d2c:	cmp	w19, #0x47
  406d30:	b.eq	406e74 <ferror@plt+0x5214>  // b.none
  406d34:	cmp	w19, #0x4b
  406d38:	b.ne	406f20 <ferror@plt+0x52c0>  // b.any
  406d3c:	mov	w2, #0x1                   	// #1
  406d40:	add	x0, sp, #0x50
  406d44:	bl	406b28 <ferror@plt+0x4ec8>
  406d48:	b	406f34 <ferror@plt+0x52d4>
  406d4c:	mov	w22, #0x0                   	// #0
  406d50:	cbz	x21, 406d80 <ferror@plt+0x5120>
  406d54:	ldrb	w19, [x24]
  406d58:	cbnz	w19, 406c88 <ferror@plt+0x5028>
  406d5c:	ldr	x0, [sp, #80]
  406d60:	str	x0, [x23]
  406d64:	mov	w0, w22
  406d68:	ldp	x19, x20, [sp, #16]
  406d6c:	ldp	x21, x22, [sp, #32]
  406d70:	ldp	x23, x24, [sp, #48]
  406d74:	ldp	x25, x26, [sp, #64]
  406d78:	ldp	x29, x30, [sp], #96
  406d7c:	ret
  406d80:	str	x0, [x23]
  406d84:	b	406d64 <ferror@plt+0x5104>
  406d88:	ldr	x0, [sp, #80]
  406d8c:	str	x0, [x23]
  406d90:	orr	w22, w22, #0x2
  406d94:	b	406d64 <ferror@plt+0x5104>
  406d98:	ldrb	w0, [x24, #2]
  406d9c:	cmp	w0, #0x42
  406da0:	mov	w25, #0x3                   	// #3
  406da4:	csinc	w25, w25, wzr, eq  // eq = none
  406da8:	mov	w1, #0x400                 	// #1024
  406dac:	b	406d08 <ferror@plt+0x50a8>
  406db0:	mov	w25, #0x1                   	// #1
  406db4:	mov	w1, #0x400                 	// #1024
  406db8:	b	406d08 <ferror@plt+0x50a8>
  406dbc:	mov	w25, #0x1                   	// #1
  406dc0:	mov	w1, #0x400                 	// #1024
  406dc4:	b	406d08 <ferror@plt+0x50a8>
  406dc8:	mov	w25, #0x2                   	// #2
  406dcc:	mov	w1, #0x3e8                 	// #1000
  406dd0:	b	406d08 <ferror@plt+0x50a8>
  406dd4:	cmp	w19, #0x42
  406dd8:	b.ne	406f20 <ferror@plt+0x52c0>  // b.any
  406ddc:	ldr	x0, [sp, #80]
  406de0:	cmp	xzr, x0, lsr #54
  406de4:	b.ne	406ed0 <ferror@plt+0x5270>  // b.any
  406de8:	lsl	x0, x0, #10
  406dec:	str	x0, [sp, #80]
  406df0:	mov	w0, #0x0                   	// #0
  406df4:	b	406f34 <ferror@plt+0x52d4>
  406df8:	cmp	w19, #0x54
  406dfc:	b.eq	406ef0 <ferror@plt+0x5290>  // b.none
  406e00:	cmp	w19, #0x59
  406e04:	b.ne	406e18 <ferror@plt+0x51b8>  // b.any
  406e08:	mov	w2, #0x8                   	// #8
  406e0c:	add	x0, sp, #0x50
  406e10:	bl	406b28 <ferror@plt+0x4ec8>
  406e14:	b	406f34 <ferror@plt+0x52d4>
  406e18:	cmp	w19, #0x50
  406e1c:	b.ne	406f20 <ferror@plt+0x52c0>  // b.any
  406e20:	mov	w2, #0x5                   	// #5
  406e24:	add	x0, sp, #0x50
  406e28:	bl	406b28 <ferror@plt+0x4ec8>
  406e2c:	b	406f34 <ferror@plt+0x52d4>
  406e30:	cmp	w19, #0x6b
  406e34:	b.eq	406d3c <ferror@plt+0x50dc>  // b.none
  406e38:	b.ls	406e64 <ferror@plt+0x5204>  // b.plast
  406e3c:	cmp	w19, #0x74
  406e40:	b.eq	406ef0 <ferror@plt+0x5290>  // b.none
  406e44:	cmp	w19, #0x77
  406e48:	b.ne	406ea8 <ferror@plt+0x5248>  // b.any
  406e4c:	ldr	x0, [sp, #80]
  406e50:	tbnz	x0, #63, 406f00 <ferror@plt+0x52a0>
  406e54:	lsl	x0, x0, #1
  406e58:	str	x0, [sp, #80]
  406e5c:	mov	w0, #0x0                   	// #0
  406e60:	b	406f34 <ferror@plt+0x52d4>
  406e64:	cmp	w19, #0x63
  406e68:	b.eq	406f30 <ferror@plt+0x52d0>  // b.none
  406e6c:	cmp	w19, #0x67
  406e70:	b.ne	406e84 <ferror@plt+0x5224>  // b.any
  406e74:	mov	w2, #0x3                   	// #3
  406e78:	add	x0, sp, #0x50
  406e7c:	bl	406b28 <ferror@plt+0x4ec8>
  406e80:	b	406f34 <ferror@plt+0x52d4>
  406e84:	cmp	w19, #0x62
  406e88:	b.ne	406f20 <ferror@plt+0x52c0>  // b.any
  406e8c:	ldr	x0, [sp, #80]
  406e90:	cmp	xzr, x0, lsr #55
  406e94:	b.ne	406ec0 <ferror@plt+0x5260>  // b.any
  406e98:	lsl	x0, x0, #9
  406e9c:	str	x0, [sp, #80]
  406ea0:	mov	w0, #0x0                   	// #0
  406ea4:	b	406f34 <ferror@plt+0x52d4>
  406ea8:	cmp	w19, #0x6d
  406eac:	b.ne	406f20 <ferror@plt+0x52c0>  // b.any
  406eb0:	mov	w2, #0x2                   	// #2
  406eb4:	add	x0, sp, #0x50
  406eb8:	bl	406b28 <ferror@plt+0x4ec8>
  406ebc:	b	406f34 <ferror@plt+0x52d4>
  406ec0:	mov	x0, #0xffffffffffffffff    	// #-1
  406ec4:	str	x0, [sp, #80]
  406ec8:	mov	w0, #0x1                   	// #1
  406ecc:	b	406f34 <ferror@plt+0x52d4>
  406ed0:	mov	x0, #0xffffffffffffffff    	// #-1
  406ed4:	str	x0, [sp, #80]
  406ed8:	mov	w0, #0x1                   	// #1
  406edc:	b	406f34 <ferror@plt+0x52d4>
  406ee0:	mov	w2, #0x6                   	// #6
  406ee4:	add	x0, sp, #0x50
  406ee8:	bl	406b28 <ferror@plt+0x4ec8>
  406eec:	b	406f34 <ferror@plt+0x52d4>
  406ef0:	mov	w2, #0x4                   	// #4
  406ef4:	add	x0, sp, #0x50
  406ef8:	bl	406b28 <ferror@plt+0x4ec8>
  406efc:	b	406f34 <ferror@plt+0x52d4>
  406f00:	mov	x0, #0xffffffffffffffff    	// #-1
  406f04:	str	x0, [sp, #80]
  406f08:	mov	w0, #0x1                   	// #1
  406f0c:	b	406f34 <ferror@plt+0x52d4>
  406f10:	mov	w2, #0x7                   	// #7
  406f14:	add	x0, sp, #0x50
  406f18:	bl	406b28 <ferror@plt+0x4ec8>
  406f1c:	b	406f34 <ferror@plt+0x52d4>
  406f20:	ldr	x0, [sp, #80]
  406f24:	str	x0, [x23]
  406f28:	orr	w22, w22, #0x2
  406f2c:	b	406d64 <ferror@plt+0x5104>
  406f30:	mov	w0, #0x0                   	// #0
  406f34:	orr	w22, w22, w0
  406f38:	ldr	x0, [x20]
  406f3c:	add	x1, x0, w25, sxtw
  406f40:	str	x1, [x20]
  406f44:	ldrb	w1, [x0, w25, sxtw]
  406f48:	orr	w0, w22, #0x2
  406f4c:	cmp	w1, #0x0
  406f50:	csel	w22, w0, w22, ne  // ne = any
  406f54:	b	406d5c <ferror@plt+0x50fc>
  406f58:	mov	w22, #0x4                   	// #4
  406f5c:	b	406d64 <ferror@plt+0x5104>
  406f60:	mov	w22, #0x4                   	// #4
  406f64:	b	406d64 <ferror@plt+0x5104>
  406f68:	stp	x29, x30, [sp, #-48]!
  406f6c:	mov	x29, sp
  406f70:	stp	x19, x20, [sp, #16]
  406f74:	mov	x19, x0
  406f78:	bl	4018f0 <fileno@plt>
  406f7c:	tbnz	w0, #31, 406fd8 <ferror@plt+0x5378>
  406f80:	mov	x0, x19
  406f84:	bl	401bf0 <__freading@plt>
  406f88:	cbz	w0, 406fa8 <ferror@plt+0x5348>
  406f8c:	mov	x0, x19
  406f90:	bl	4018f0 <fileno@plt>
  406f94:	mov	w2, #0x1                   	// #1
  406f98:	mov	x1, #0x0                   	// #0
  406f9c:	bl	4018c0 <lseek@plt>
  406fa0:	cmn	x0, #0x1
  406fa4:	b.eq	406ff4 <ferror@plt+0x5394>  // b.none
  406fa8:	mov	x0, x19
  406fac:	bl	407008 <ferror@plt+0x53a8>
  406fb0:	cbz	w0, 406ff4 <ferror@plt+0x5394>
  406fb4:	str	x21, [sp, #32]
  406fb8:	bl	401c30 <__errno_location@plt>
  406fbc:	mov	x20, x0
  406fc0:	ldr	w21, [x0]
  406fc4:	mov	x0, x19
  406fc8:	bl	401900 <fclose@plt>
  406fcc:	cbnz	w21, 406fe4 <ferror@plt+0x5384>
  406fd0:	ldr	x21, [sp, #32]
  406fd4:	b	406ffc <ferror@plt+0x539c>
  406fd8:	mov	x0, x19
  406fdc:	bl	401900 <fclose@plt>
  406fe0:	b	406ffc <ferror@plt+0x539c>
  406fe4:	str	w21, [x20]
  406fe8:	mov	w0, #0xffffffff            	// #-1
  406fec:	ldr	x21, [sp, #32]
  406ff0:	b	406ffc <ferror@plt+0x539c>
  406ff4:	mov	x0, x19
  406ff8:	bl	401900 <fclose@plt>
  406ffc:	ldp	x19, x20, [sp, #16]
  407000:	ldp	x29, x30, [sp], #48
  407004:	ret
  407008:	stp	x29, x30, [sp, #-32]!
  40700c:	mov	x29, sp
  407010:	str	x19, [sp, #16]
  407014:	mov	x19, x0
  407018:	cbz	x0, 407024 <ferror@plt+0x53c4>
  40701c:	bl	401bf0 <__freading@plt>
  407020:	cbnz	w0, 407038 <ferror@plt+0x53d8>
  407024:	mov	x0, x19
  407028:	bl	401b90 <fflush@plt>
  40702c:	ldr	x19, [sp, #16]
  407030:	ldp	x29, x30, [sp], #32
  407034:	ret
  407038:	ldr	w0, [x19]
  40703c:	tbnz	w0, #8, 40704c <ferror@plt+0x53ec>
  407040:	mov	x0, x19
  407044:	bl	401b90 <fflush@plt>
  407048:	b	40702c <ferror@plt+0x53cc>
  40704c:	mov	w2, #0x1                   	// #1
  407050:	mov	x1, #0x0                   	// #0
  407054:	mov	x0, x19
  407058:	bl	407060 <ferror@plt+0x5400>
  40705c:	b	407040 <ferror@plt+0x53e0>
  407060:	stp	x29, x30, [sp, #-48]!
  407064:	mov	x29, sp
  407068:	stp	x19, x20, [sp, #16]
  40706c:	str	x21, [sp, #32]
  407070:	mov	x19, x0
  407074:	mov	x20, x1
  407078:	mov	w21, w2
  40707c:	ldr	x1, [x0, #16]
  407080:	ldr	x0, [x0, #8]
  407084:	cmp	x1, x0
  407088:	b.eq	4070ac <ferror@plt+0x544c>  // b.none
  40708c:	mov	w2, w21
  407090:	mov	x1, x20
  407094:	mov	x0, x19
  407098:	bl	401ae0 <fseeko@plt>
  40709c:	ldp	x19, x20, [sp, #16]
  4070a0:	ldr	x21, [sp, #32]
  4070a4:	ldp	x29, x30, [sp], #48
  4070a8:	ret
  4070ac:	ldr	x1, [x19, #40]
  4070b0:	ldr	x0, [x19, #32]
  4070b4:	cmp	x1, x0
  4070b8:	b.ne	40708c <ferror@plt+0x542c>  // b.any
  4070bc:	ldr	x0, [x19, #72]
  4070c0:	cbnz	x0, 40708c <ferror@plt+0x542c>
  4070c4:	mov	x0, x19
  4070c8:	bl	4018f0 <fileno@plt>
  4070cc:	mov	w2, w21
  4070d0:	mov	x1, x20
  4070d4:	bl	4018c0 <lseek@plt>
  4070d8:	cmn	x0, #0x1
  4070dc:	b.eq	4070f8 <ferror@plt+0x5498>  // b.none
  4070e0:	ldr	w1, [x19]
  4070e4:	and	w1, w1, #0xffffffef
  4070e8:	str	w1, [x19]
  4070ec:	str	x0, [x19, #144]
  4070f0:	mov	w0, #0x0                   	// #0
  4070f4:	b	40709c <ferror@plt+0x543c>
  4070f8:	mov	w0, #0xffffffff            	// #-1
  4070fc:	b	40709c <ferror@plt+0x543c>
  407100:	stp	x29, x30, [sp, #-64]!
  407104:	mov	x29, sp
  407108:	stp	x19, x20, [sp, #16]
  40710c:	stp	x21, x22, [sp, #32]
  407110:	mov	x19, x0
  407114:	mov	x22, x1
  407118:	mov	x21, x2
  40711c:	cmp	x0, #0x0
  407120:	add	x0, sp, #0x3c
  407124:	csel	x19, x0, x19, eq  // eq = none
  407128:	mov	x0, x19
  40712c:	bl	401810 <mbrtowc@plt>
  407130:	mov	x20, x0
  407134:	cmp	x21, #0x0
  407138:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40713c:	b.hi	407154 <ferror@plt+0x54f4>  // b.pmore
  407140:	mov	x0, x20
  407144:	ldp	x19, x20, [sp, #16]
  407148:	ldp	x21, x22, [sp, #32]
  40714c:	ldp	x29, x30, [sp], #64
  407150:	ret
  407154:	mov	w0, #0x0                   	// #0
  407158:	bl	4072a8 <ferror@plt+0x5648>
  40715c:	and	w0, w0, #0xff
  407160:	cbnz	w0, 407140 <ferror@plt+0x54e0>
  407164:	ldrb	w0, [x22]
  407168:	str	w0, [x19]
  40716c:	mov	x20, #0x1                   	// #1
  407170:	b	407140 <ferror@plt+0x54e0>
  407174:	stp	x29, x30, [sp, #-48]!
  407178:	mov	x29, sp
  40717c:	stp	x19, x20, [sp, #16]
  407180:	str	x21, [sp, #32]
  407184:	mov	x19, x0
  407188:	bl	4018d0 <__fpending@plt>
  40718c:	mov	x21, x0
  407190:	ldr	w20, [x19]
  407194:	and	w20, w20, #0x20
  407198:	mov	x0, x19
  40719c:	bl	406f68 <ferror@plt+0x5308>
  4071a0:	cbnz	w20, 4071cc <ferror@plt+0x556c>
  4071a4:	cbz	w0, 4071bc <ferror@plt+0x555c>
  4071a8:	cbnz	x21, 4071e0 <ferror@plt+0x5580>
  4071ac:	bl	401c30 <__errno_location@plt>
  4071b0:	ldr	w0, [x0]
  4071b4:	cmp	w0, #0x9
  4071b8:	csetm	w0, ne  // ne = any
  4071bc:	ldp	x19, x20, [sp, #16]
  4071c0:	ldr	x21, [sp, #32]
  4071c4:	ldp	x29, x30, [sp], #48
  4071c8:	ret
  4071cc:	cbnz	w0, 4071e8 <ferror@plt+0x5588>
  4071d0:	bl	401c30 <__errno_location@plt>
  4071d4:	str	wzr, [x0]
  4071d8:	mov	w0, #0xffffffff            	// #-1
  4071dc:	b	4071bc <ferror@plt+0x555c>
  4071e0:	mov	w0, #0xffffffff            	// #-1
  4071e4:	b	4071bc <ferror@plt+0x555c>
  4071e8:	mov	w0, #0xffffffff            	// #-1
  4071ec:	b	4071bc <ferror@plt+0x555c>
  4071f0:	stp	x29, x30, [sp, #-48]!
  4071f4:	mov	x29, sp
  4071f8:	stp	x19, x20, [sp, #16]
  4071fc:	mov	x20, x1
  407200:	bl	401930 <fopen@plt>
  407204:	mov	x19, x0
  407208:	cbz	x0, 407218 <ferror@plt+0x55b8>
  40720c:	bl	4018f0 <fileno@plt>
  407210:	cmp	w0, #0x2
  407214:	b.ls	407228 <ferror@plt+0x55c8>  // b.plast
  407218:	mov	x0, x19
  40721c:	ldp	x19, x20, [sp, #16]
  407220:	ldp	x29, x30, [sp], #48
  407224:	ret
  407228:	str	x21, [sp, #32]
  40722c:	bl	408254 <ferror@plt+0x65f4>
  407230:	mov	w21, w0
  407234:	tbnz	w0, #31, 407260 <ferror@plt+0x5600>
  407238:	mov	x0, x19
  40723c:	bl	406f68 <ferror@plt+0x5308>
  407240:	cbnz	w0, 407284 <ferror@plt+0x5624>
  407244:	mov	x1, x20
  407248:	mov	w0, w21
  40724c:	bl	4019c0 <fdopen@plt>
  407250:	mov	x19, x0
  407254:	cbz	x0, 407284 <ferror@plt+0x5624>
  407258:	ldr	x21, [sp, #32]
  40725c:	b	407218 <ferror@plt+0x55b8>
  407260:	bl	401c30 <__errno_location@plt>
  407264:	mov	x20, x0
  407268:	ldr	w21, [x0]
  40726c:	mov	x0, x19
  407270:	bl	406f68 <ferror@plt+0x5308>
  407274:	str	w21, [x20]
  407278:	mov	x19, #0x0                   	// #0
  40727c:	ldr	x21, [sp, #32]
  407280:	b	407218 <ferror@plt+0x55b8>
  407284:	bl	401c30 <__errno_location@plt>
  407288:	mov	x19, x0
  40728c:	ldr	w20, [x0]
  407290:	mov	w0, w21
  407294:	bl	401a10 <close@plt>
  407298:	str	w20, [x19]
  40729c:	mov	x19, #0x0                   	// #0
  4072a0:	ldr	x21, [sp, #32]
  4072a4:	b	407218 <ferror@plt+0x55b8>
  4072a8:	stp	x29, x30, [sp, #-32]!
  4072ac:	mov	x29, sp
  4072b0:	mov	x1, #0x0                   	// #0
  4072b4:	bl	401c50 <setlocale@plt>
  4072b8:	mov	w1, #0x1                   	// #1
  4072bc:	cbz	x0, 4072f8 <ferror@plt+0x5698>
  4072c0:	str	x19, [sp, #16]
  4072c4:	mov	x19, x0
  4072c8:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4072cc:	add	x1, x1, #0x788
  4072d0:	bl	401ac0 <strcmp@plt>
  4072d4:	mov	w1, #0x0                   	// #0
  4072d8:	cbz	w0, 407304 <ferror@plt+0x56a4>
  4072dc:	adrp	x1, 409000 <ferror@plt+0x73a0>
  4072e0:	add	x1, x1, #0x790
  4072e4:	mov	x0, x19
  4072e8:	bl	401ac0 <strcmp@plt>
  4072ec:	cmp	w0, #0x0
  4072f0:	cset	w1, ne  // ne = any
  4072f4:	ldr	x19, [sp, #16]
  4072f8:	mov	w0, w1
  4072fc:	ldp	x29, x30, [sp], #32
  407300:	ret
  407304:	ldr	x19, [sp, #16]
  407308:	b	4072f8 <ferror@plt+0x5698>
  40730c:	ror	x2, x0, #3
  407310:	udiv	x0, x2, x1
  407314:	msub	x0, x0, x1, x2
  407318:	ret
  40731c:	cmp	x1, x0
  407320:	cset	w0, eq  // eq = none
  407324:	ret
  407328:	mov	x1, x0
  40732c:	ldr	x2, [x0, #40]
  407330:	adrp	x0, 409000 <ferror@plt+0x73a0>
  407334:	add	x0, x0, #0x808
  407338:	cmp	x2, x0
  40733c:	b.eq	4073dc <ferror@plt+0x577c>  // b.none
  407340:	ldr	s0, [x2, #8]
  407344:	mov	w0, #0xcccd                	// #52429
  407348:	movk	w0, #0x3dcc, lsl #16
  40734c:	fmov	s1, w0
  407350:	fcmpe	s0, s1
  407354:	b.le	4073b8 <ferror@plt+0x5758>
  407358:	mov	w0, #0x6666                	// #26214
  40735c:	movk	w0, #0x3f66, lsl #16
  407360:	fmov	s1, w0
  407364:	fcmpe	s0, s1
  407368:	b.pl	4073b8 <ferror@plt+0x5758>  // b.nfrst
  40736c:	mov	w0, #0xcccd                	// #52429
  407370:	movk	w0, #0x3f8c, lsl #16
  407374:	fmov	s1, w0
  407378:	ldr	s2, [x2, #12]
  40737c:	fcmpe	s2, s1
  407380:	b.le	4073b8 <ferror@plt+0x5758>
  407384:	ldr	s1, [x2]
  407388:	fcmpe	s1, #0.0
  40738c:	b.lt	4073b8 <ferror@plt+0x5758>  // b.tstop
  407390:	mov	w0, #0xcccd                	// #52429
  407394:	movk	w0, #0x3dcc, lsl #16
  407398:	fmov	s2, w0
  40739c:	fadd	s1, s1, s2
  4073a0:	ldr	s2, [x2, #4]
  4073a4:	fcmpe	s1, s2
  4073a8:	b.pl	4073b8 <ferror@plt+0x5758>  // b.nfrst
  4073ac:	fmov	s3, #1.000000000000000000e+00
  4073b0:	fcmpe	s2, s3
  4073b4:	b.ls	4073cc <ferror@plt+0x576c>  // b.plast
  4073b8:	adrp	x0, 409000 <ferror@plt+0x73a0>
  4073bc:	add	x0, x0, #0x808
  4073c0:	str	x0, [x1, #40]
  4073c4:	mov	w0, #0x0                   	// #0
  4073c8:	ret
  4073cc:	mov	w0, #0x1                   	// #1
  4073d0:	fcmpe	s0, s1
  4073d4:	b.le	4073b8 <ferror@plt+0x5758>
  4073d8:	b	4073c8 <ferror@plt+0x5768>
  4073dc:	mov	w0, #0x1                   	// #1
  4073e0:	b	4073c8 <ferror@plt+0x5768>
  4073e4:	ldrb	w2, [x1, #16]
  4073e8:	cbnz	w2, 407410 <ferror@plt+0x57b0>
  4073ec:	ucvtf	s0, x0
  4073f0:	ldr	s1, [x1, #8]
  4073f4:	fdiv	s0, s0, s1
  4073f8:	mov	w0, #0x5f800000            	// #1602224128
  4073fc:	fmov	s1, w0
  407400:	mov	x0, #0x0                   	// #0
  407404:	fcmpe	s0, s1
  407408:	b.ge	4074b8 <ferror@plt+0x5858>  // b.tcont
  40740c:	fcvtzu	x0, s0
  407410:	cmp	x0, #0xa
  407414:	mov	x1, #0xa                   	// #10
  407418:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40741c:	orr	x0, x0, #0x1
  407420:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407424:	movk	x5, #0xaaab
  407428:	cmn	x0, #0x1
  40742c:	b.ne	407454 <ferror@plt+0x57f4>  // b.any
  407430:	mov	x0, #0x0                   	// #0
  407434:	b	4074b8 <ferror@plt+0x5858>
  407438:	mov	x1, #0x3                   	// #3
  40743c:	udiv	x2, x0, x1
  407440:	msub	x1, x2, x1, x0
  407444:	cbnz	x1, 4074a0 <ferror@plt+0x5840>
  407448:	add	x0, x0, #0x2
  40744c:	cmn	x0, #0x1
  407450:	b.eq	4074bc <ferror@plt+0x585c>  // b.none
  407454:	cmp	x0, #0x9
  407458:	b.ls	407438 <ferror@plt+0x57d8>  // b.plast
  40745c:	umulh	x1, x0, x5
  407460:	and	x2, x1, #0xfffffffffffffffe
  407464:	add	x1, x2, x1, lsr #1
  407468:	cmp	x0, x1
  40746c:	b.eq	407448 <ferror@plt+0x57e8>  // b.none
  407470:	mov	x3, #0x10                  	// #16
  407474:	mov	x2, #0x9                   	// #9
  407478:	mov	x1, #0x3                   	// #3
  40747c:	add	x2, x2, x3
  407480:	add	x1, x1, #0x2
  407484:	cmp	x2, x0
  407488:	b.cs	40743c <ferror@plt+0x57dc>  // b.hs, b.nlast
  40748c:	add	x3, x3, #0x8
  407490:	udiv	x4, x0, x1
  407494:	msub	x4, x4, x1, x0
  407498:	cbnz	x4, 40747c <ferror@plt+0x581c>
  40749c:	b	407448 <ferror@plt+0x57e8>
  4074a0:	cmp	xzr, x0, lsr #61
  4074a4:	cset	x1, ne  // ne = any
  4074a8:	tst	x0, #0x1000000000000000
  4074ac:	csinc	w1, w1, wzr, eq  // eq = none
  4074b0:	cmp	w1, #0x0
  4074b4:	csel	x0, x0, xzr, eq  // eq = none
  4074b8:	ret
  4074bc:	mov	x0, #0x0                   	// #0
  4074c0:	b	4074b8 <ferror@plt+0x5858>
  4074c4:	stp	x29, x30, [sp, #-32]!
  4074c8:	mov	x29, sp
  4074cc:	str	x19, [sp, #16]
  4074d0:	mov	x19, x0
  4074d4:	mov	x0, x1
  4074d8:	ldr	x2, [x19, #48]
  4074dc:	ldr	x1, [x19, #16]
  4074e0:	blr	x2
  4074e4:	ldr	x1, [x19, #16]
  4074e8:	cmp	x1, x0
  4074ec:	b.ls	407504 <ferror@plt+0x58a4>  // b.plast
  4074f0:	ldr	x1, [x19]
  4074f4:	add	x0, x1, x0, lsl #4
  4074f8:	ldr	x19, [sp, #16]
  4074fc:	ldp	x29, x30, [sp], #32
  407500:	ret
  407504:	bl	401a40 <abort@plt>
  407508:	stp	x29, x30, [sp, #-80]!
  40750c:	mov	x29, sp
  407510:	stp	x21, x22, [sp, #32]
  407514:	stp	x23, x24, [sp, #48]
  407518:	mov	x21, x0
  40751c:	ldr	x22, [x1]
  407520:	ldr	x0, [x1, #8]
  407524:	cmp	x22, x0
  407528:	b.cs	40765c <ferror@plt+0x59fc>  // b.hs, b.nlast
  40752c:	stp	x19, x20, [sp, #16]
  407530:	str	x25, [sp, #64]
  407534:	mov	x23, x1
  407538:	and	w24, w2, #0xff
  40753c:	mov	x25, #0x10                  	// #16
  407540:	b	4075fc <ferror@plt+0x599c>
  407544:	str	x20, [x0]
  407548:	ldr	x0, [x21, #24]
  40754c:	add	x0, x0, #0x1
  407550:	str	x0, [x21, #24]
  407554:	str	xzr, [x2]
  407558:	ldr	x0, [x21, #72]
  40755c:	str	x0, [x2, #8]
  407560:	str	x2, [x21, #72]
  407564:	cbz	x19, 407598 <ferror@plt+0x5938>
  407568:	ldr	x20, [x19]
  40756c:	mov	x1, x20
  407570:	mov	x0, x21
  407574:	bl	4074c4 <ferror@plt+0x5864>
  407578:	mov	x2, x19
  40757c:	ldr	x19, [x19, #8]
  407580:	ldr	x1, [x0]
  407584:	cbz	x1, 407544 <ferror@plt+0x58e4>
  407588:	ldr	x1, [x0, #8]
  40758c:	str	x1, [x2, #8]
  407590:	str	x2, [x0, #8]
  407594:	b	407564 <ferror@plt+0x5904>
  407598:	ldr	x20, [x22]
  40759c:	str	xzr, [x22, #8]
  4075a0:	cbnz	w24, 4075ec <ferror@plt+0x598c>
  4075a4:	mov	x1, x20
  4075a8:	mov	x0, x21
  4075ac:	bl	4074c4 <ferror@plt+0x5864>
  4075b0:	mov	x19, x0
  4075b4:	ldr	x0, [x0]
  4075b8:	cbz	x0, 407628 <ferror@plt+0x59c8>
  4075bc:	ldr	x0, [x21, #72]
  4075c0:	cbz	x0, 407610 <ferror@plt+0x59b0>
  4075c4:	ldr	x1, [x0, #8]
  4075c8:	str	x1, [x21, #72]
  4075cc:	str	x20, [x0]
  4075d0:	ldr	x1, [x19, #8]
  4075d4:	str	x1, [x0, #8]
  4075d8:	str	x0, [x19, #8]
  4075dc:	str	xzr, [x22]
  4075e0:	ldr	x0, [x23, #24]
  4075e4:	sub	x0, x0, #0x1
  4075e8:	str	x0, [x23, #24]
  4075ec:	add	x22, x22, #0x10
  4075f0:	ldr	x0, [x23, #8]
  4075f4:	cmp	x0, x22
  4075f8:	b.ls	40763c <ferror@plt+0x59dc>  // b.plast
  4075fc:	ldr	x0, [x22]
  407600:	cbz	x0, 4075ec <ferror@plt+0x598c>
  407604:	ldr	x19, [x22, #8]
  407608:	cbnz	x19, 407568 <ferror@plt+0x5908>
  40760c:	b	407598 <ferror@plt+0x5938>
  407610:	mov	x0, x25
  407614:	bl	401940 <malloc@plt>
  407618:	cbnz	x0, 4075cc <ferror@plt+0x596c>
  40761c:	ldp	x19, x20, [sp, #16]
  407620:	ldr	x25, [sp, #64]
  407624:	b	407648 <ferror@plt+0x59e8>
  407628:	str	x20, [x19]
  40762c:	ldr	x0, [x21, #24]
  407630:	add	x0, x0, #0x1
  407634:	str	x0, [x21, #24]
  407638:	b	4075dc <ferror@plt+0x597c>
  40763c:	mov	w24, #0x1                   	// #1
  407640:	ldp	x19, x20, [sp, #16]
  407644:	ldr	x25, [sp, #64]
  407648:	mov	w0, w24
  40764c:	ldp	x21, x22, [sp, #32]
  407650:	ldp	x23, x24, [sp, #48]
  407654:	ldp	x29, x30, [sp], #80
  407658:	ret
  40765c:	mov	w24, #0x1                   	// #1
  407660:	b	407648 <ferror@plt+0x59e8>
  407664:	stp	x29, x30, [sp, #-64]!
  407668:	mov	x29, sp
  40766c:	stp	x19, x20, [sp, #16]
  407670:	stp	x21, x22, [sp, #32]
  407674:	str	x23, [sp, #48]
  407678:	mov	x21, x0
  40767c:	mov	x20, x1
  407680:	mov	x22, x2
  407684:	and	w23, w3, #0xff
  407688:	bl	4074c4 <ferror@plt+0x5864>
  40768c:	mov	x19, x0
  407690:	str	x0, [x22]
  407694:	ldr	x0, [x0]
  407698:	cbz	x0, 407734 <ferror@plt+0x5ad4>
  40769c:	cmp	x0, x20
  4076a0:	b.eq	4076f4 <ferror@plt+0x5a94>  // b.none
  4076a4:	ldr	x2, [x21, #56]
  4076a8:	mov	x1, x0
  4076ac:	mov	x0, x20
  4076b0:	blr	x2
  4076b4:	and	w0, w0, #0xff
  4076b8:	cbnz	w0, 4076f4 <ferror@plt+0x5a94>
  4076bc:	ldr	x0, [x19, #8]
  4076c0:	cbz	x0, 407734 <ferror@plt+0x5ad4>
  4076c4:	ldr	x1, [x0]
  4076c8:	cmp	x1, x20
  4076cc:	b.eq	407728 <ferror@plt+0x5ac8>  // b.none
  4076d0:	ldr	x2, [x21, #56]
  4076d4:	mov	x0, x20
  4076d8:	blr	x2
  4076dc:	and	w0, w0, #0xff
  4076e0:	cbnz	w0, 407728 <ferror@plt+0x5ac8>
  4076e4:	ldr	x19, [x19, #8]
  4076e8:	ldr	x0, [x19, #8]
  4076ec:	cbnz	x0, 4076c4 <ferror@plt+0x5a64>
  4076f0:	b	407734 <ferror@plt+0x5ad4>
  4076f4:	ldr	x0, [x19]
  4076f8:	cbz	w23, 407734 <ferror@plt+0x5ad4>
  4076fc:	ldr	x1, [x19, #8]
  407700:	cbz	x1, 407720 <ferror@plt+0x5ac0>
  407704:	ldp	x2, x3, [x1]
  407708:	stp	x2, x3, [x19]
  40770c:	str	xzr, [x1]
  407710:	ldr	x2, [x21, #72]
  407714:	str	x2, [x1, #8]
  407718:	str	x1, [x21, #72]
  40771c:	b	407734 <ferror@plt+0x5ad4>
  407720:	str	xzr, [x19]
  407724:	b	407734 <ferror@plt+0x5ad4>
  407728:	ldr	x1, [x19, #8]
  40772c:	ldr	x0, [x1]
  407730:	cbnz	w23, 407748 <ferror@plt+0x5ae8>
  407734:	ldp	x19, x20, [sp, #16]
  407738:	ldp	x21, x22, [sp, #32]
  40773c:	ldr	x23, [sp, #48]
  407740:	ldp	x29, x30, [sp], #64
  407744:	ret
  407748:	ldr	x2, [x1, #8]
  40774c:	str	x2, [x19, #8]
  407750:	str	xzr, [x1]
  407754:	ldr	x2, [x21, #72]
  407758:	str	x2, [x1, #8]
  40775c:	str	x1, [x21, #72]
  407760:	b	407734 <ferror@plt+0x5ad4>
  407764:	ldr	x0, [x0, #16]
  407768:	ret
  40776c:	ldr	x0, [x0, #24]
  407770:	ret
  407774:	ldr	x0, [x0, #32]
  407778:	ret
  40777c:	ldr	x3, [x0]
  407780:	ldr	x4, [x0, #8]
  407784:	cmp	x3, x4
  407788:	b.cs	4077d0 <ferror@plt+0x5b70>  // b.hs, b.nlast
  40778c:	mov	x0, #0x0                   	// #0
  407790:	b	4077ac <ferror@plt+0x5b4c>
  407794:	mov	x2, #0x1                   	// #1
  407798:	cmp	x0, x2
  40779c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  4077a0:	add	x3, x3, #0x10
  4077a4:	cmp	x3, x4
  4077a8:	b.cs	4077d4 <ferror@plt+0x5b74>  // b.hs, b.nlast
  4077ac:	ldr	x1, [x3]
  4077b0:	cbz	x1, 4077a0 <ferror@plt+0x5b40>
  4077b4:	ldr	x1, [x3, #8]
  4077b8:	cbz	x1, 407794 <ferror@plt+0x5b34>
  4077bc:	mov	x2, #0x1                   	// #1
  4077c0:	add	x2, x2, #0x1
  4077c4:	ldr	x1, [x1, #8]
  4077c8:	cbnz	x1, 4077c0 <ferror@plt+0x5b60>
  4077cc:	b	407798 <ferror@plt+0x5b38>
  4077d0:	mov	x0, #0x0                   	// #0
  4077d4:	ret
  4077d8:	mov	x6, x0
  4077dc:	ldr	x3, [x0]
  4077e0:	ldr	x4, [x0, #8]
  4077e4:	cmp	x3, x4
  4077e8:	b.cs	40782c <ferror@plt+0x5bcc>  // b.hs, b.nlast
  4077ec:	mov	x2, #0x0                   	// #0
  4077f0:	mov	x5, #0x0                   	// #0
  4077f4:	b	407804 <ferror@plt+0x5ba4>
  4077f8:	add	x3, x3, #0x10
  4077fc:	cmp	x3, x4
  407800:	b.cs	407834 <ferror@plt+0x5bd4>  // b.hs, b.nlast
  407804:	ldr	x1, [x3]
  407808:	cbz	x1, 4077f8 <ferror@plt+0x5b98>
  40780c:	add	x5, x5, #0x1
  407810:	add	x2, x2, #0x1
  407814:	ldr	x1, [x3, #8]
  407818:	cbz	x1, 4077f8 <ferror@plt+0x5b98>
  40781c:	add	x2, x2, #0x1
  407820:	ldr	x1, [x1, #8]
  407824:	cbnz	x1, 40781c <ferror@plt+0x5bbc>
  407828:	b	4077f8 <ferror@plt+0x5b98>
  40782c:	mov	x2, #0x0                   	// #0
  407830:	mov	x5, #0x0                   	// #0
  407834:	ldr	x1, [x6, #24]
  407838:	mov	w0, #0x0                   	// #0
  40783c:	cmp	x1, x5
  407840:	b.eq	407848 <ferror@plt+0x5be8>  // b.none
  407844:	ret
  407848:	ldr	x0, [x6, #32]
  40784c:	cmp	x0, x2
  407850:	cset	w0, eq  // eq = none
  407854:	b	407844 <ferror@plt+0x5be4>
  407858:	stp	x29, x30, [sp, #-64]!
  40785c:	mov	x29, sp
  407860:	stp	x19, x20, [sp, #16]
  407864:	stp	x21, x22, [sp, #32]
  407868:	str	x23, [sp, #48]
  40786c:	mov	x20, x0
  407870:	mov	x19, x1
  407874:	ldr	x21, [x0, #16]
  407878:	ldr	x23, [x0, #24]
  40787c:	bl	40777c <ferror@plt+0x5b1c>
  407880:	mov	x22, x0
  407884:	ldr	x3, [x20, #32]
  407888:	adrp	x2, 409000 <ferror@plt+0x73a0>
  40788c:	add	x2, x2, #0x798
  407890:	mov	w1, #0x1                   	// #1
  407894:	mov	x0, x19
  407898:	bl	401ab0 <__fprintf_chk@plt>
  40789c:	mov	x3, x21
  4078a0:	adrp	x2, 409000 <ferror@plt+0x73a0>
  4078a4:	add	x2, x2, #0x7b0
  4078a8:	mov	w1, #0x1                   	// #1
  4078ac:	mov	x0, x19
  4078b0:	bl	401ab0 <__fprintf_chk@plt>
  4078b4:	ucvtf	d1, x23
  4078b8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4078bc:	fmov	d0, x0
  4078c0:	fmul	d1, d1, d0
  4078c4:	ucvtf	d0, x21
  4078c8:	fdiv	d0, d1, d0
  4078cc:	mov	x3, x23
  4078d0:	adrp	x2, 409000 <ferror@plt+0x73a0>
  4078d4:	add	x2, x2, #0x7c8
  4078d8:	mov	w1, #0x1                   	// #1
  4078dc:	mov	x0, x19
  4078e0:	bl	401ab0 <__fprintf_chk@plt>
  4078e4:	mov	x3, x22
  4078e8:	adrp	x2, 409000 <ferror@plt+0x73a0>
  4078ec:	add	x2, x2, #0x7f0
  4078f0:	mov	w1, #0x1                   	// #1
  4078f4:	mov	x0, x19
  4078f8:	bl	401ab0 <__fprintf_chk@plt>
  4078fc:	ldp	x19, x20, [sp, #16]
  407900:	ldp	x21, x22, [sp, #32]
  407904:	ldr	x23, [sp, #48]
  407908:	ldp	x29, x30, [sp], #64
  40790c:	ret
  407910:	stp	x29, x30, [sp, #-48]!
  407914:	mov	x29, sp
  407918:	stp	x19, x20, [sp, #16]
  40791c:	str	x21, [sp, #32]
  407920:	mov	x21, x0
  407924:	mov	x20, x1
  407928:	bl	4074c4 <ferror@plt+0x5864>
  40792c:	mov	x19, x0
  407930:	ldr	x0, [x0]
  407934:	cbz	x0, 40797c <ferror@plt+0x5d1c>
  407938:	ldr	x1, [x19]
  40793c:	cmp	x1, x20
  407940:	b.eq	407964 <ferror@plt+0x5d04>  // b.none
  407944:	ldr	x2, [x21, #56]
  407948:	mov	x0, x20
  40794c:	blr	x2
  407950:	and	w0, w0, #0xff
  407954:	cbnz	w0, 407964 <ferror@plt+0x5d04>
  407958:	ldr	x19, [x19, #8]
  40795c:	cbnz	x19, 407938 <ferror@plt+0x5cd8>
  407960:	b	407968 <ferror@plt+0x5d08>
  407964:	ldr	x19, [x19]
  407968:	mov	x0, x19
  40796c:	ldp	x19, x20, [sp, #16]
  407970:	ldr	x21, [sp, #32]
  407974:	ldp	x29, x30, [sp], #48
  407978:	ret
  40797c:	mov	x19, x0
  407980:	b	407968 <ferror@plt+0x5d08>
  407984:	ldr	x1, [x0, #32]
  407988:	cbz	x1, 4079bc <ferror@plt+0x5d5c>
  40798c:	ldr	x1, [x0]
  407990:	ldr	x2, [x0, #8]
  407994:	cmp	x1, x2
  407998:	b.cs	4079b0 <ferror@plt+0x5d50>  // b.hs, b.nlast
  40799c:	ldr	x0, [x1]
  4079a0:	cbnz	x0, 4079c0 <ferror@plt+0x5d60>
  4079a4:	add	x1, x1, #0x10
  4079a8:	cmp	x1, x2
  4079ac:	b.cc	40799c <ferror@plt+0x5d3c>  // b.lo, b.ul, b.last
  4079b0:	stp	x29, x30, [sp, #-16]!
  4079b4:	mov	x29, sp
  4079b8:	bl	401a40 <abort@plt>
  4079bc:	mov	x0, #0x0                   	// #0
  4079c0:	ret
  4079c4:	stp	x29, x30, [sp, #-32]!
  4079c8:	mov	x29, sp
  4079cc:	stp	x19, x20, [sp, #16]
  4079d0:	mov	x20, x0
  4079d4:	mov	x19, x1
  4079d8:	bl	4074c4 <ferror@plt+0x5864>
  4079dc:	mov	x3, x0
  4079e0:	mov	x2, x0
  4079e4:	b	4079f8 <ferror@plt+0x5d98>
  4079e8:	ldr	x0, [x1]
  4079ec:	b	407a2c <ferror@plt+0x5dcc>
  4079f0:	ldr	x2, [x2, #8]
  4079f4:	cbz	x2, 407a0c <ferror@plt+0x5dac>
  4079f8:	ldr	x4, [x2]
  4079fc:	cmp	x4, x19
  407a00:	b.ne	4079f0 <ferror@plt+0x5d90>  // b.any
  407a04:	ldr	x1, [x2, #8]
  407a08:	cbnz	x1, 4079e8 <ferror@plt+0x5d88>
  407a0c:	ldr	x1, [x20, #8]
  407a10:	add	x3, x3, #0x10
  407a14:	cmp	x1, x3
  407a18:	b.ls	407a28 <ferror@plt+0x5dc8>  // b.plast
  407a1c:	ldr	x0, [x3]
  407a20:	cbz	x0, 407a10 <ferror@plt+0x5db0>
  407a24:	b	407a2c <ferror@plt+0x5dcc>
  407a28:	mov	x0, #0x0                   	// #0
  407a2c:	ldp	x19, x20, [sp, #16]
  407a30:	ldp	x29, x30, [sp], #32
  407a34:	ret
  407a38:	mov	x6, x0
  407a3c:	ldr	x5, [x0]
  407a40:	ldr	x0, [x0, #8]
  407a44:	cmp	x5, x0
  407a48:	b.cs	407a9c <ferror@plt+0x5e3c>  // b.hs, b.nlast
  407a4c:	mov	x0, #0x0                   	// #0
  407a50:	sub	x4, x1, #0x8
  407a54:	b	407a68 <ferror@plt+0x5e08>
  407a58:	add	x5, x5, #0x10
  407a5c:	ldr	x1, [x6, #8]
  407a60:	cmp	x1, x5
  407a64:	b.ls	407a98 <ferror@plt+0x5e38>  // b.plast
  407a68:	ldr	x1, [x5]
  407a6c:	cbz	x1, 407a58 <ferror@plt+0x5df8>
  407a70:	cmp	x2, x0
  407a74:	b.ls	407a98 <ferror@plt+0x5e38>  // b.plast
  407a78:	mov	x1, x5
  407a7c:	add	x0, x0, #0x1
  407a80:	ldr	x3, [x1]
  407a84:	str	x3, [x4, x0, lsl #3]
  407a88:	ldr	x1, [x1, #8]
  407a8c:	cbz	x1, 407a58 <ferror@plt+0x5df8>
  407a90:	cmp	x2, x0
  407a94:	b.ne	407a7c <ferror@plt+0x5e1c>  // b.any
  407a98:	ret
  407a9c:	mov	x0, #0x0                   	// #0
  407aa0:	b	407a98 <ferror@plt+0x5e38>
  407aa4:	stp	x29, x30, [sp, #-64]!
  407aa8:	mov	x29, sp
  407aac:	stp	x19, x20, [sp, #16]
  407ab0:	stp	x23, x24, [sp, #48]
  407ab4:	mov	x24, x0
  407ab8:	ldr	x23, [x0]
  407abc:	ldr	x0, [x0, #8]
  407ac0:	cmp	x23, x0
  407ac4:	b.cs	407b24 <ferror@plt+0x5ec4>  // b.hs, b.nlast
  407ac8:	stp	x21, x22, [sp, #32]
  407acc:	mov	x21, x1
  407ad0:	mov	x22, x2
  407ad4:	mov	x20, #0x0                   	// #0
  407ad8:	b	407aec <ferror@plt+0x5e8c>
  407adc:	add	x23, x23, #0x10
  407ae0:	ldr	x0, [x24, #8]
  407ae4:	cmp	x0, x23
  407ae8:	b.ls	407b1c <ferror@plt+0x5ebc>  // b.plast
  407aec:	ldr	x0, [x23]
  407af0:	cbz	x0, 407adc <ferror@plt+0x5e7c>
  407af4:	mov	x19, x23
  407af8:	mov	x1, x22
  407afc:	ldr	x0, [x19]
  407b00:	blr	x21
  407b04:	and	w0, w0, #0xff
  407b08:	cbz	w0, 407b2c <ferror@plt+0x5ecc>
  407b0c:	add	x20, x20, #0x1
  407b10:	ldr	x19, [x19, #8]
  407b14:	cbnz	x19, 407af8 <ferror@plt+0x5e98>
  407b18:	b	407adc <ferror@plt+0x5e7c>
  407b1c:	ldp	x21, x22, [sp, #32]
  407b20:	b	407b30 <ferror@plt+0x5ed0>
  407b24:	mov	x20, #0x0                   	// #0
  407b28:	b	407b30 <ferror@plt+0x5ed0>
  407b2c:	ldp	x21, x22, [sp, #32]
  407b30:	mov	x0, x20
  407b34:	ldp	x19, x20, [sp, #16]
  407b38:	ldp	x23, x24, [sp, #48]
  407b3c:	ldp	x29, x30, [sp], #64
  407b40:	ret
  407b44:	mov	x4, x0
  407b48:	ldrb	w2, [x0]
  407b4c:	cbz	w2, 407b74 <ferror@plt+0x5f14>
  407b50:	mov	x0, #0x0                   	// #0
  407b54:	lsl	x3, x0, #5
  407b58:	sub	x0, x3, x0
  407b5c:	add	x2, x0, w2, uxtb
  407b60:	udiv	x0, x2, x1
  407b64:	msub	x0, x0, x1, x2
  407b68:	ldrb	w2, [x4, #1]!
  407b6c:	cbnz	w2, 407b54 <ferror@plt+0x5ef4>
  407b70:	ret
  407b74:	mov	x0, #0x0                   	// #0
  407b78:	b	407b70 <ferror@plt+0x5f10>
  407b7c:	adrp	x1, 409000 <ferror@plt+0x73a0>
  407b80:	add	x1, x1, #0x808
  407b84:	ldp	x2, x3, [x1]
  407b88:	stp	x2, x3, [x0]
  407b8c:	ldr	w1, [x1, #16]
  407b90:	str	w1, [x0, #16]
  407b94:	ret
  407b98:	stp	x29, x30, [sp, #-64]!
  407b9c:	mov	x29, sp
  407ba0:	stp	x19, x20, [sp, #16]
  407ba4:	stp	x21, x22, [sp, #32]
  407ba8:	stp	x23, x24, [sp, #48]
  407bac:	mov	x24, x0
  407bb0:	mov	x20, x1
  407bb4:	mov	x23, x4
  407bb8:	adrp	x1, 407000 <ferror@plt+0x53a0>
  407bbc:	add	x1, x1, #0x30c
  407bc0:	cmp	x2, #0x0
  407bc4:	csel	x22, x1, x2, eq  // eq = none
  407bc8:	adrp	x1, 407000 <ferror@plt+0x53a0>
  407bcc:	add	x1, x1, #0x31c
  407bd0:	cmp	x3, #0x0
  407bd4:	csel	x21, x1, x3, eq  // eq = none
  407bd8:	mov	x0, #0x50                  	// #80
  407bdc:	bl	401940 <malloc@plt>
  407be0:	mov	x19, x0
  407be4:	cbz	x0, 407c54 <ferror@plt+0x5ff4>
  407be8:	adrp	x0, 409000 <ferror@plt+0x73a0>
  407bec:	add	x0, x0, #0x808
  407bf0:	cmp	x20, #0x0
  407bf4:	csel	x20, x0, x20, eq  // eq = none
  407bf8:	str	x20, [x19, #40]
  407bfc:	mov	x0, x19
  407c00:	bl	407328 <ferror@plt+0x56c8>
  407c04:	and	w0, w0, #0xff
  407c08:	cbz	w0, 407c6c <ferror@plt+0x600c>
  407c0c:	mov	x1, x20
  407c10:	mov	x0, x24
  407c14:	bl	4073e4 <ferror@plt+0x5784>
  407c18:	mov	x20, x0
  407c1c:	str	x0, [x19, #16]
  407c20:	cbz	x0, 407c6c <ferror@plt+0x600c>
  407c24:	mov	x1, #0x10                  	// #16
  407c28:	bl	4019f0 <calloc@plt>
  407c2c:	str	x0, [x19]
  407c30:	cbz	x0, 407c6c <ferror@plt+0x600c>
  407c34:	add	x20, x0, x20, lsl #4
  407c38:	str	x20, [x19, #8]
  407c3c:	str	xzr, [x19, #24]
  407c40:	str	xzr, [x19, #32]
  407c44:	str	x22, [x19, #48]
  407c48:	str	x21, [x19, #56]
  407c4c:	str	x23, [x19, #64]
  407c50:	str	xzr, [x19, #72]
  407c54:	mov	x0, x19
  407c58:	ldp	x19, x20, [sp, #16]
  407c5c:	ldp	x21, x22, [sp, #32]
  407c60:	ldp	x23, x24, [sp, #48]
  407c64:	ldp	x29, x30, [sp], #64
  407c68:	ret
  407c6c:	mov	x0, x19
  407c70:	bl	401b00 <free@plt>
  407c74:	mov	x19, #0x0                   	// #0
  407c78:	b	407c54 <ferror@plt+0x5ff4>
  407c7c:	stp	x29, x30, [sp, #-48]!
  407c80:	mov	x29, sp
  407c84:	stp	x19, x20, [sp, #16]
  407c88:	str	x21, [sp, #32]
  407c8c:	mov	x20, x0
  407c90:	ldr	x21, [x0]
  407c94:	ldr	x0, [x0, #8]
  407c98:	cmp	x21, x0
  407c9c:	b.cc	407d10 <ferror@plt+0x60b0>  // b.lo, b.ul, b.last
  407ca0:	str	xzr, [x20, #24]
  407ca4:	str	xzr, [x20, #32]
  407ca8:	ldp	x19, x20, [sp, #16]
  407cac:	ldr	x21, [sp, #32]
  407cb0:	ldp	x29, x30, [sp], #48
  407cb4:	ret
  407cb8:	str	xzr, [x19]
  407cbc:	ldr	x0, [x19, #8]
  407cc0:	ldr	x1, [x20, #72]
  407cc4:	str	x1, [x19, #8]
  407cc8:	str	x19, [x20, #72]
  407ccc:	cbz	x0, 407ce8 <ferror@plt+0x6088>
  407cd0:	mov	x19, x0
  407cd4:	ldr	x1, [x20, #64]
  407cd8:	cbz	x1, 407cb8 <ferror@plt+0x6058>
  407cdc:	ldr	x0, [x19]
  407ce0:	blr	x1
  407ce4:	b	407cb8 <ferror@plt+0x6058>
  407ce8:	ldr	x1, [x20, #64]
  407cec:	cbz	x1, 407cf8 <ferror@plt+0x6098>
  407cf0:	ldr	x0, [x21]
  407cf4:	blr	x1
  407cf8:	str	xzr, [x21]
  407cfc:	str	xzr, [x21, #8]
  407d00:	add	x21, x21, #0x10
  407d04:	ldr	x0, [x20, #8]
  407d08:	cmp	x0, x21
  407d0c:	b.ls	407ca0 <ferror@plt+0x6040>  // b.plast
  407d10:	ldr	x0, [x21]
  407d14:	cbz	x0, 407d00 <ferror@plt+0x60a0>
  407d18:	ldr	x19, [x21, #8]
  407d1c:	cbnz	x19, 407cd4 <ferror@plt+0x6074>
  407d20:	b	407ce8 <ferror@plt+0x6088>
  407d24:	stp	x29, x30, [sp, #-48]!
  407d28:	mov	x29, sp
  407d2c:	stp	x19, x20, [sp, #16]
  407d30:	str	x21, [sp, #32]
  407d34:	mov	x21, x0
  407d38:	ldr	x0, [x0, #64]
  407d3c:	cbz	x0, 407d90 <ferror@plt+0x6130>
  407d40:	ldr	x0, [x21, #32]
  407d44:	cbz	x0, 407d90 <ferror@plt+0x6130>
  407d48:	ldr	x20, [x21]
  407d4c:	ldr	x0, [x21, #8]
  407d50:	cmp	x20, x0
  407d54:	b.cc	407d6c <ferror@plt+0x610c>  // b.lo, b.ul, b.last
  407d58:	b	407da0 <ferror@plt+0x6140>
  407d5c:	add	x20, x20, #0x10
  407d60:	ldr	x0, [x21, #8]
  407d64:	cmp	x0, x20
  407d68:	b.ls	407d90 <ferror@plt+0x6130>  // b.plast
  407d6c:	ldr	x0, [x20]
  407d70:	cbz	x0, 407d5c <ferror@plt+0x60fc>
  407d74:	mov	x19, x20
  407d78:	ldr	x1, [x21, #64]
  407d7c:	ldr	x0, [x19]
  407d80:	blr	x1
  407d84:	ldr	x19, [x19, #8]
  407d88:	cbnz	x19, 407d78 <ferror@plt+0x6118>
  407d8c:	b	407d5c <ferror@plt+0x60fc>
  407d90:	ldr	x20, [x21]
  407d94:	ldr	x0, [x21, #8]
  407d98:	cmp	x20, x0
  407d9c:	b.cc	407de8 <ferror@plt+0x6188>  // b.lo, b.ul, b.last
  407da0:	ldr	x19, [x21, #72]
  407da4:	cbz	x19, 407db8 <ferror@plt+0x6158>
  407da8:	mov	x0, x19
  407dac:	ldr	x19, [x19, #8]
  407db0:	bl	401b00 <free@plt>
  407db4:	cbnz	x19, 407da8 <ferror@plt+0x6148>
  407db8:	ldr	x0, [x21]
  407dbc:	bl	401b00 <free@plt>
  407dc0:	mov	x0, x21
  407dc4:	bl	401b00 <free@plt>
  407dc8:	ldp	x19, x20, [sp, #16]
  407dcc:	ldr	x21, [sp, #32]
  407dd0:	ldp	x29, x30, [sp], #48
  407dd4:	ret
  407dd8:	add	x20, x20, #0x10
  407ddc:	ldr	x0, [x21, #8]
  407de0:	cmp	x0, x20
  407de4:	b.ls	407da0 <ferror@plt+0x6140>  // b.plast
  407de8:	ldr	x19, [x20, #8]
  407dec:	cbz	x19, 407dd8 <ferror@plt+0x6178>
  407df0:	mov	x0, x19
  407df4:	ldr	x19, [x19, #8]
  407df8:	bl	401b00 <free@plt>
  407dfc:	cbnz	x19, 407df0 <ferror@plt+0x6190>
  407e00:	b	407dd8 <ferror@plt+0x6178>
  407e04:	stp	x29, x30, [sp, #-128]!
  407e08:	mov	x29, sp
  407e0c:	stp	x19, x20, [sp, #16]
  407e10:	str	x21, [sp, #32]
  407e14:	mov	x19, x0
  407e18:	mov	x0, x1
  407e1c:	ldr	x21, [x19, #40]
  407e20:	mov	x1, x21
  407e24:	bl	4073e4 <ferror@plt+0x5784>
  407e28:	cbz	x0, 407f1c <ferror@plt+0x62bc>
  407e2c:	mov	x20, x0
  407e30:	ldr	x0, [x19, #16]
  407e34:	cmp	x0, x20
  407e38:	b.eq	407f34 <ferror@plt+0x62d4>  // b.none
  407e3c:	mov	x1, #0x10                  	// #16
  407e40:	mov	x0, x20
  407e44:	bl	4019f0 <calloc@plt>
  407e48:	str	x0, [sp, #48]
  407e4c:	cbz	x0, 407f3c <ferror@plt+0x62dc>
  407e50:	str	x20, [sp, #64]
  407e54:	add	x20, x0, x20, lsl #4
  407e58:	str	x20, [sp, #56]
  407e5c:	str	xzr, [sp, #72]
  407e60:	str	xzr, [sp, #80]
  407e64:	str	x21, [sp, #88]
  407e68:	ldr	x0, [x19, #48]
  407e6c:	str	x0, [sp, #96]
  407e70:	ldr	x0, [x19, #56]
  407e74:	str	x0, [sp, #104]
  407e78:	ldr	x0, [x19, #64]
  407e7c:	str	x0, [sp, #112]
  407e80:	ldr	x0, [x19, #72]
  407e84:	str	x0, [sp, #120]
  407e88:	mov	w2, #0x0                   	// #0
  407e8c:	mov	x1, x19
  407e90:	add	x0, sp, #0x30
  407e94:	bl	407508 <ferror@plt+0x58a8>
  407e98:	ands	w20, w0, #0xff
  407e9c:	b.ne	407ee4 <ferror@plt+0x6284>  // b.any
  407ea0:	ldr	x0, [sp, #120]
  407ea4:	str	x0, [x19, #72]
  407ea8:	mov	w2, #0x1                   	// #1
  407eac:	add	x1, sp, #0x30
  407eb0:	mov	x0, x19
  407eb4:	bl	407508 <ferror@plt+0x58a8>
  407eb8:	and	w0, w0, #0xff
  407ebc:	cbz	w0, 407f18 <ferror@plt+0x62b8>
  407ec0:	mov	w2, #0x0                   	// #0
  407ec4:	add	x1, sp, #0x30
  407ec8:	mov	x0, x19
  407ecc:	bl	407508 <ferror@plt+0x58a8>
  407ed0:	and	w0, w0, #0xff
  407ed4:	cbz	w0, 407f18 <ferror@plt+0x62b8>
  407ed8:	ldr	x0, [sp, #48]
  407edc:	bl	401b00 <free@plt>
  407ee0:	b	407f20 <ferror@plt+0x62c0>
  407ee4:	ldr	x0, [x19]
  407ee8:	bl	401b00 <free@plt>
  407eec:	ldr	x0, [sp, #48]
  407ef0:	str	x0, [x19]
  407ef4:	ldr	x0, [sp, #56]
  407ef8:	str	x0, [x19, #8]
  407efc:	ldr	x0, [sp, #64]
  407f00:	str	x0, [x19, #16]
  407f04:	ldr	x0, [sp, #72]
  407f08:	str	x0, [x19, #24]
  407f0c:	ldr	x0, [sp, #120]
  407f10:	str	x0, [x19, #72]
  407f14:	b	407f20 <ferror@plt+0x62c0>
  407f18:	bl	401a40 <abort@plt>
  407f1c:	mov	w20, #0x0                   	// #0
  407f20:	mov	w0, w20
  407f24:	ldp	x19, x20, [sp, #16]
  407f28:	ldr	x21, [sp, #32]
  407f2c:	ldp	x29, x30, [sp], #128
  407f30:	ret
  407f34:	mov	w20, #0x1                   	// #1
  407f38:	b	407f20 <ferror@plt+0x62c0>
  407f3c:	mov	w20, #0x0                   	// #0
  407f40:	b	407f20 <ferror@plt+0x62c0>
  407f44:	stp	x29, x30, [sp, #-64]!
  407f48:	mov	x29, sp
  407f4c:	stp	x19, x20, [sp, #16]
  407f50:	str	x21, [sp, #32]
  407f54:	cbz	x1, 407f94 <ferror@plt+0x6334>
  407f58:	mov	x19, x0
  407f5c:	mov	x20, x1
  407f60:	mov	x21, x2
  407f64:	mov	w3, #0x0                   	// #0
  407f68:	add	x2, sp, #0x38
  407f6c:	bl	407664 <ferror@plt+0x5a04>
  407f70:	mov	x1, x0
  407f74:	cbz	x0, 407f98 <ferror@plt+0x6338>
  407f78:	mov	w0, #0x0                   	// #0
  407f7c:	cbz	x21, 407f84 <ferror@plt+0x6324>
  407f80:	str	x1, [x21]
  407f84:	ldp	x19, x20, [sp, #16]
  407f88:	ldr	x21, [sp, #32]
  407f8c:	ldp	x29, x30, [sp], #64
  407f90:	ret
  407f94:	bl	401a40 <abort@plt>
  407f98:	ldr	x0, [x19, #24]
  407f9c:	ucvtf	s1, x0
  407fa0:	ldr	x1, [x19, #40]
  407fa4:	ldr	x0, [x19, #16]
  407fa8:	ucvtf	s0, x0
  407fac:	ldr	s2, [x1, #8]
  407fb0:	fmul	s0, s0, s2
  407fb4:	fcmpe	s1, s0
  407fb8:	b.gt	408000 <ferror@plt+0x63a0>
  407fbc:	ldr	x0, [sp, #56]
  407fc0:	ldr	x1, [x0]
  407fc4:	cbz	x1, 4080ac <ferror@plt+0x644c>
  407fc8:	ldr	x1, [x19, #72]
  407fcc:	cbz	x1, 408094 <ferror@plt+0x6434>
  407fd0:	ldr	x0, [x1, #8]
  407fd4:	str	x0, [x19, #72]
  407fd8:	str	x20, [x1]
  407fdc:	ldr	x0, [sp, #56]
  407fe0:	ldr	x2, [x0, #8]
  407fe4:	str	x2, [x1, #8]
  407fe8:	str	x1, [x0, #8]
  407fec:	ldr	x0, [x19, #32]
  407ff0:	add	x0, x0, #0x1
  407ff4:	str	x0, [x19, #32]
  407ff8:	mov	w0, #0x1                   	// #1
  407ffc:	b	407f84 <ferror@plt+0x6324>
  408000:	mov	x0, x19
  408004:	bl	407328 <ferror@plt+0x56c8>
  408008:	ldr	x1, [x19, #40]
  40800c:	ldr	s2, [x1, #8]
  408010:	ldr	x0, [x19, #16]
  408014:	ucvtf	s0, x0
  408018:	ldr	x0, [x19, #24]
  40801c:	ucvtf	s1, x0
  408020:	fmul	s3, s2, s0
  408024:	fcmpe	s1, s3
  408028:	b.le	407fbc <ferror@plt+0x635c>
  40802c:	ldrb	w0, [x1, #16]
  408030:	cbz	w0, 408084 <ferror@plt+0x6424>
  408034:	ldr	s1, [x1, #12]
  408038:	fmul	s0, s0, s1
  40803c:	mov	w0, #0x5f800000            	// #1602224128
  408040:	fmov	s1, w0
  408044:	mov	w0, #0xffffffff            	// #-1
  408048:	fcmpe	s0, s1
  40804c:	b.ge	407f84 <ferror@plt+0x6324>  // b.tcont
  408050:	fcvtzu	x1, s0
  408054:	mov	x0, x19
  408058:	bl	407e04 <ferror@plt+0x61a4>
  40805c:	and	w1, w0, #0xff
  408060:	mov	w0, #0xffffffff            	// #-1
  408064:	cbz	w1, 407f84 <ferror@plt+0x6324>
  408068:	mov	w3, #0x0                   	// #0
  40806c:	add	x2, sp, #0x38
  408070:	mov	x1, x20
  408074:	mov	x0, x19
  408078:	bl	407664 <ferror@plt+0x5a04>
  40807c:	cbz	x0, 407fbc <ferror@plt+0x635c>
  408080:	bl	401a40 <abort@plt>
  408084:	ldr	s1, [x1, #12]
  408088:	fmul	s0, s0, s1
  40808c:	fmul	s0, s0, s2
  408090:	b	40803c <ferror@plt+0x63dc>
  408094:	mov	x0, #0x10                  	// #16
  408098:	bl	401940 <malloc@plt>
  40809c:	mov	x1, x0
  4080a0:	mov	w0, #0xffffffff            	// #-1
  4080a4:	cbz	x1, 407f84 <ferror@plt+0x6324>
  4080a8:	b	407fd8 <ferror@plt+0x6378>
  4080ac:	str	x20, [x0]
  4080b0:	ldr	x0, [x19, #32]
  4080b4:	add	x0, x0, #0x1
  4080b8:	str	x0, [x19, #32]
  4080bc:	ldr	x0, [x19, #24]
  4080c0:	add	x0, x0, #0x1
  4080c4:	str	x0, [x19, #24]
  4080c8:	mov	w0, #0x1                   	// #1
  4080cc:	b	407f84 <ferror@plt+0x6324>
  4080d0:	stp	x29, x30, [sp, #-48]!
  4080d4:	mov	x29, sp
  4080d8:	str	x19, [sp, #16]
  4080dc:	mov	x19, x1
  4080e0:	add	x2, sp, #0x28
  4080e4:	bl	407f44 <ferror@plt+0x62e4>
  4080e8:	cmn	w0, #0x1
  4080ec:	b.eq	408108 <ferror@plt+0x64a8>  // b.none
  4080f0:	cmp	w0, #0x0
  4080f4:	ldr	x0, [sp, #40]
  4080f8:	csel	x0, x0, x19, eq  // eq = none
  4080fc:	ldr	x19, [sp, #16]
  408100:	ldp	x29, x30, [sp], #48
  408104:	ret
  408108:	mov	x0, #0x0                   	// #0
  40810c:	b	4080fc <ferror@plt+0x649c>
  408110:	stp	x29, x30, [sp, #-64]!
  408114:	mov	x29, sp
  408118:	stp	x19, x20, [sp, #16]
  40811c:	mov	x19, x0
  408120:	mov	w3, #0x1                   	// #1
  408124:	add	x2, sp, #0x38
  408128:	bl	407664 <ferror@plt+0x5a04>
  40812c:	mov	x20, x0
  408130:	cbz	x0, 40814c <ferror@plt+0x64ec>
  408134:	ldr	x0, [x19, #32]
  408138:	sub	x0, x0, #0x1
  40813c:	str	x0, [x19, #32]
  408140:	ldr	x0, [sp, #56]
  408144:	ldr	x0, [x0]
  408148:	cbz	x0, 40815c <ferror@plt+0x64fc>
  40814c:	mov	x0, x20
  408150:	ldp	x19, x20, [sp, #16]
  408154:	ldp	x29, x30, [sp], #64
  408158:	ret
  40815c:	ldr	x0, [x19, #24]
  408160:	sub	x0, x0, #0x1
  408164:	str	x0, [x19, #24]
  408168:	ucvtf	s0, x0
  40816c:	ldr	x1, [x19, #40]
  408170:	ldr	x0, [x19, #16]
  408174:	ucvtf	s1, x0
  408178:	ldr	s2, [x1]
  40817c:	fmul	s1, s1, s2
  408180:	fcmpe	s0, s1
  408184:	b.pl	40814c <ferror@plt+0x64ec>  // b.nfrst
  408188:	mov	x0, x19
  40818c:	bl	407328 <ferror@plt+0x56c8>
  408190:	ldr	x1, [x19, #40]
  408194:	ldr	x0, [x19, #16]
  408198:	ucvtf	s0, x0
  40819c:	ldr	x0, [x19, #24]
  4081a0:	ucvtf	s2, x0
  4081a4:	ldr	s1, [x1]
  4081a8:	fmul	s1, s0, s1
  4081ac:	fcmpe	s2, s1
  4081b0:	b.pl	40814c <ferror@plt+0x64ec>  // b.nfrst
  4081b4:	ldrb	w0, [x1, #16]
  4081b8:	cbz	w0, 408200 <ferror@plt+0x65a0>
  4081bc:	ldr	s1, [x1, #4]
  4081c0:	fmul	s0, s0, s1
  4081c4:	fcvtzu	x1, s0
  4081c8:	mov	x0, x19
  4081cc:	bl	407e04 <ferror@plt+0x61a4>
  4081d0:	and	w0, w0, #0xff
  4081d4:	cbnz	w0, 40814c <ferror@plt+0x64ec>
  4081d8:	str	x21, [sp, #32]
  4081dc:	ldr	x21, [x19, #72]
  4081e0:	cbz	x21, 4081f4 <ferror@plt+0x6594>
  4081e4:	mov	x0, x21
  4081e8:	ldr	x21, [x21, #8]
  4081ec:	bl	401b00 <free@plt>
  4081f0:	cbnz	x21, 4081e4 <ferror@plt+0x6584>
  4081f4:	str	xzr, [x19, #72]
  4081f8:	ldr	x21, [sp, #32]
  4081fc:	b	40814c <ferror@plt+0x64ec>
  408200:	ldr	s1, [x1, #4]
  408204:	fmul	s0, s0, s1
  408208:	ldr	s1, [x1, #8]
  40820c:	fmul	s0, s0, s1
  408210:	fcvtzu	x1, s0
  408214:	b	4081c8 <ferror@plt+0x6568>
  408218:	stp	x29, x30, [sp, #-16]!
  40821c:	mov	x29, sp
  408220:	mov	w0, #0xe                   	// #14
  408224:	bl	401920 <nl_langinfo@plt>
  408228:	cbz	x0, 408248 <ferror@plt+0x65e8>
  40822c:	ldrb	w2, [x0]
  408230:	adrp	x1, 409000 <ferror@plt+0x73a0>
  408234:	add	x1, x1, #0x820
  408238:	cmp	w2, #0x0
  40823c:	csel	x0, x1, x0, eq  // eq = none
  408240:	ldp	x29, x30, [sp], #16
  408244:	ret
  408248:	adrp	x0, 409000 <ferror@plt+0x73a0>
  40824c:	add	x0, x0, #0x820
  408250:	b	408240 <ferror@plt+0x65e0>
  408254:	stp	x29, x30, [sp, #-16]!
  408258:	mov	x29, sp
  40825c:	mov	w2, #0x3                   	// #3
  408260:	mov	w1, #0x0                   	// #0
  408264:	bl	408270 <ferror@plt+0x6610>
  408268:	ldp	x29, x30, [sp], #16
  40826c:	ret
  408270:	stp	x29, x30, [sp, #-112]!
  408274:	mov	x29, sp
  408278:	stp	x19, x20, [sp, #16]
  40827c:	mov	w19, w0
  408280:	str	x2, [sp, #80]
  408284:	str	x3, [sp, #88]
  408288:	str	x4, [sp, #96]
  40828c:	str	x5, [sp, #104]
  408290:	add	x0, sp, #0x70
  408294:	str	x0, [sp, #48]
  408298:	str	x0, [sp, #56]
  40829c:	add	x0, sp, #0x50
  4082a0:	str	x0, [sp, #64]
  4082a4:	mov	w0, #0xffffffe0            	// #-32
  4082a8:	str	w0, [sp, #72]
  4082ac:	str	wzr, [sp, #76]
  4082b0:	cbz	w1, 4082f4 <ferror@plt+0x6694>
  4082b4:	cmp	w1, #0x406
  4082b8:	b.eq	40835c <ferror@plt+0x66fc>  // b.none
  4082bc:	cmp	w1, #0xb
  4082c0:	b.gt	4084bc <ferror@plt+0x685c>
  4082c4:	tbz	w1, #31, 408498 <ferror@plt+0x6838>
  4082c8:	ldr	w2, [sp, #72]
  4082cc:	ldr	x0, [sp, #48]
  4082d0:	tbnz	w2, #31, 408550 <ferror@plt+0x68f0>
  4082d4:	add	x2, x0, #0xf
  4082d8:	and	x2, x2, #0xfffffffffffffff8
  4082dc:	str	x2, [sp, #48]
  4082e0:	ldr	x2, [x0]
  4082e4:	mov	w0, w19
  4082e8:	bl	401b70 <fcntl@plt>
  4082ec:	mov	w20, w0
  4082f0:	b	408320 <ferror@plt+0x66c0>
  4082f4:	ldr	w1, [sp, #72]
  4082f8:	ldr	x0, [sp, #48]
  4082fc:	tbnz	w1, #31, 408330 <ferror@plt+0x66d0>
  408300:	add	x1, x0, #0xb
  408304:	and	x1, x1, #0xfffffffffffffff8
  408308:	str	x1, [sp, #48]
  40830c:	ldr	w2, [x0]
  408310:	mov	w1, #0x0                   	// #0
  408314:	mov	w0, w19
  408318:	bl	401b70 <fcntl@plt>
  40831c:	mov	w20, w0
  408320:	mov	w0, w20
  408324:	ldp	x19, x20, [sp, #16]
  408328:	ldp	x29, x30, [sp], #112
  40832c:	ret
  408330:	add	w2, w1, #0x8
  408334:	str	w2, [sp, #72]
  408338:	cmp	w2, #0x0
  40833c:	b.le	408350 <ferror@plt+0x66f0>
  408340:	add	x1, x0, #0xb
  408344:	and	x1, x1, #0xfffffffffffffff8
  408348:	str	x1, [sp, #48]
  40834c:	b	40830c <ferror@plt+0x66ac>
  408350:	ldr	x0, [sp, #56]
  408354:	add	x0, x0, w1, sxtw
  408358:	b	40830c <ferror@plt+0x66ac>
  40835c:	str	x21, [sp, #32]
  408360:	ldr	w1, [sp, #72]
  408364:	ldr	x0, [sp, #48]
  408368:	tbnz	w1, #31, 4083b4 <ferror@plt+0x6754>
  40836c:	add	x1, x0, #0xb
  408370:	and	x1, x1, #0xfffffffffffffff8
  408374:	str	x1, [sp, #48]
  408378:	ldr	w21, [x0]
  40837c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  408380:	ldr	w0, [x0, #1080]
  408384:	tbnz	w0, #31, 408444 <ferror@plt+0x67e4>
  408388:	mov	w2, w21
  40838c:	mov	w1, #0x406                 	// #1030
  408390:	mov	w0, w19
  408394:	bl	401b70 <fcntl@plt>
  408398:	mov	w20, w0
  40839c:	tbnz	w0, #31, 4083e0 <ferror@plt+0x6780>
  4083a0:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  4083a4:	mov	w1, #0x1                   	// #1
  4083a8:	str	w1, [x0, #1080]
  4083ac:	ldr	x21, [sp, #32]
  4083b0:	b	408320 <ferror@plt+0x66c0>
  4083b4:	add	w2, w1, #0x8
  4083b8:	str	w2, [sp, #72]
  4083bc:	cmp	w2, #0x0
  4083c0:	b.le	4083d4 <ferror@plt+0x6774>
  4083c4:	add	x1, x0, #0xb
  4083c8:	and	x1, x1, #0xfffffffffffffff8
  4083cc:	str	x1, [sp, #48]
  4083d0:	b	408378 <ferror@plt+0x6718>
  4083d4:	ldr	x0, [sp, #56]
  4083d8:	add	x0, x0, w1, sxtw
  4083dc:	b	408378 <ferror@plt+0x6718>
  4083e0:	bl	401c30 <__errno_location@plt>
  4083e4:	ldr	w0, [x0]
  4083e8:	cmp	w0, #0x16
  4083ec:	b.ne	4083a0 <ferror@plt+0x6740>  // b.any
  4083f0:	mov	w2, w21
  4083f4:	mov	w1, #0x0                   	// #0
  4083f8:	mov	w0, w19
  4083fc:	bl	401b70 <fcntl@plt>
  408400:	mov	w20, w0
  408404:	tbnz	w0, #31, 40857c <ferror@plt+0x691c>
  408408:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  40840c:	mov	w1, #0xffffffff            	// #-1
  408410:	str	w1, [x0, #1080]
  408414:	mov	w1, #0x1                   	// #1
  408418:	mov	w0, w20
  40841c:	bl	401b70 <fcntl@plt>
  408420:	tbnz	w0, #31, 408474 <ferror@plt+0x6814>
  408424:	orr	w2, w0, #0x1
  408428:	mov	w1, #0x2                   	// #2
  40842c:	mov	w0, w20
  408430:	bl	401b70 <fcntl@plt>
  408434:	cmn	w0, #0x1
  408438:	b.eq	408474 <ferror@plt+0x6814>  // b.none
  40843c:	ldr	x21, [sp, #32]
  408440:	b	408320 <ferror@plt+0x66c0>
  408444:	mov	w2, w21
  408448:	mov	w1, #0x0                   	// #0
  40844c:	mov	w0, w19
  408450:	bl	401b70 <fcntl@plt>
  408454:	mov	w20, w0
  408458:	tbnz	w0, #31, 408584 <ferror@plt+0x6924>
  40845c:	adrp	x0, 41c000 <ferror@plt+0x1a3a0>
  408460:	ldr	w0, [x0, #1080]
  408464:	cmn	w0, #0x1
  408468:	b.eq	408414 <ferror@plt+0x67b4>  // b.none
  40846c:	ldr	x21, [sp, #32]
  408470:	b	408320 <ferror@plt+0x66c0>
  408474:	bl	401c30 <__errno_location@plt>
  408478:	mov	x19, x0
  40847c:	ldr	w21, [x0]
  408480:	mov	w0, w20
  408484:	bl	401a10 <close@plt>
  408488:	str	w21, [x19]
  40848c:	mov	w20, #0xffffffff            	// #-1
  408490:	ldr	x21, [sp, #32]
  408494:	b	408320 <ferror@plt+0x66c0>
  408498:	mov	x2, #0x1                   	// #1
  40849c:	lsl	x2, x2, x1
  4084a0:	mov	x0, #0x515                 	// #1301
  4084a4:	tst	x2, x0
  4084a8:	b.ne	4084f8 <ferror@plt+0x6898>  // b.any
  4084ac:	mov	x0, #0xa0a                 	// #2570
  4084b0:	tst	x2, x0
  4084b4:	b.ne	4084e8 <ferror@plt+0x6888>  // b.any
  4084b8:	b	4082c8 <ferror@plt+0x6668>
  4084bc:	sub	w0, w1, #0x400
  4084c0:	cmp	w0, #0xa
  4084c4:	b.hi	4082c8 <ferror@plt+0x6668>  // b.pmore
  4084c8:	mov	x2, #0x1                   	// #1
  4084cc:	lsl	x2, x2, x0
  4084d0:	mov	x0, #0x2c5                 	// #709
  4084d4:	tst	x2, x0
  4084d8:	b.ne	4084f8 <ferror@plt+0x6898>  // b.any
  4084dc:	mov	x0, #0x502                 	// #1282
  4084e0:	tst	x2, x0
  4084e4:	b.eq	4082c8 <ferror@plt+0x6668>  // b.none
  4084e8:	mov	w0, w19
  4084ec:	bl	401b70 <fcntl@plt>
  4084f0:	mov	w20, w0
  4084f4:	b	408320 <ferror@plt+0x66c0>
  4084f8:	ldr	w2, [sp, #72]
  4084fc:	ldr	x0, [sp, #48]
  408500:	tbnz	w2, #31, 408524 <ferror@plt+0x68c4>
  408504:	add	x2, x0, #0xb
  408508:	and	x2, x2, #0xfffffffffffffff8
  40850c:	str	x2, [sp, #48]
  408510:	ldr	w2, [x0]
  408514:	mov	w0, w19
  408518:	bl	401b70 <fcntl@plt>
  40851c:	mov	w20, w0
  408520:	b	408320 <ferror@plt+0x66c0>
  408524:	add	w3, w2, #0x8
  408528:	str	w3, [sp, #72]
  40852c:	cmp	w3, #0x0
  408530:	b.le	408544 <ferror@plt+0x68e4>
  408534:	add	x2, x0, #0xb
  408538:	and	x2, x2, #0xfffffffffffffff8
  40853c:	str	x2, [sp, #48]
  408540:	b	408510 <ferror@plt+0x68b0>
  408544:	ldr	x0, [sp, #56]
  408548:	add	x0, x0, w2, sxtw
  40854c:	b	408510 <ferror@plt+0x68b0>
  408550:	add	w3, w2, #0x8
  408554:	str	w3, [sp, #72]
  408558:	cmp	w3, #0x0
  40855c:	b.le	408570 <ferror@plt+0x6910>
  408560:	add	x2, x0, #0xf
  408564:	and	x2, x2, #0xfffffffffffffff8
  408568:	str	x2, [sp, #48]
  40856c:	b	4082e0 <ferror@plt+0x6680>
  408570:	ldr	x0, [sp, #56]
  408574:	add	x0, x0, w2, sxtw
  408578:	b	4082e0 <ferror@plt+0x6680>
  40857c:	ldr	x21, [sp, #32]
  408580:	b	408320 <ferror@plt+0x66c0>
  408584:	ldr	x21, [sp, #32]
  408588:	b	408320 <ferror@plt+0x66c0>
  40858c:	nop
  408590:	stp	x29, x30, [sp, #-64]!
  408594:	mov	x29, sp
  408598:	stp	x19, x20, [sp, #16]
  40859c:	adrp	x20, 41b000 <ferror@plt+0x193a0>
  4085a0:	add	x20, x20, #0xdf0
  4085a4:	stp	x21, x22, [sp, #32]
  4085a8:	adrp	x21, 41b000 <ferror@plt+0x193a0>
  4085ac:	add	x21, x21, #0xde8
  4085b0:	sub	x20, x20, x21
  4085b4:	mov	w22, w0
  4085b8:	stp	x23, x24, [sp, #48]
  4085bc:	mov	x23, x1
  4085c0:	mov	x24, x2
  4085c4:	bl	4017d8 <mbrtowc@plt-0x38>
  4085c8:	cmp	xzr, x20, asr #3
  4085cc:	b.eq	4085f8 <ferror@plt+0x6998>  // b.none
  4085d0:	asr	x20, x20, #3
  4085d4:	mov	x19, #0x0                   	// #0
  4085d8:	ldr	x3, [x21, x19, lsl #3]
  4085dc:	mov	x2, x24
  4085e0:	add	x19, x19, #0x1
  4085e4:	mov	x1, x23
  4085e8:	mov	w0, w22
  4085ec:	blr	x3
  4085f0:	cmp	x20, x19
  4085f4:	b.ne	4085d8 <ferror@plt+0x6978>  // b.any
  4085f8:	ldp	x19, x20, [sp, #16]
  4085fc:	ldp	x21, x22, [sp, #32]
  408600:	ldp	x23, x24, [sp, #48]
  408604:	ldp	x29, x30, [sp], #64
  408608:	ret
  40860c:	nop
  408610:	ret
  408614:	nop
  408618:	adrp	x2, 41c000 <ferror@plt+0x1a3a0>
  40861c:	mov	x1, #0x0                   	// #0
  408620:	ldr	x2, [x2, #568]
  408624:	b	4018a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408628 <.fini>:
  408628:	stp	x29, x30, [sp, #-16]!
  40862c:	mov	x29, sp
  408630:	ldp	x29, x30, [sp], #16
  408634:	ret
