// Seed: 2481797221
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  initial begin
    id_2 <= 1;
    if (1)
      if (id_2) begin
        id_1 <= 1;
        #1 begin
          id_2 <= id_2;
        end
      end
  end
  logic id_3;
  logic id_5 = 1'h0;
endmodule
