# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do control_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {control_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Apr 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." control_7_1200mv_100c_slow.vo 
# -- Compiling module control
# -- Compiling module hard_block
# 
# Top level modules:
# 	control
# End time: 20:25:37 on Apr 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Load canceled
