{
    "and/and_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "and/and_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "and_indexed_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 58.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "and/and_indexed_port/k6_N10_40nm": {
        "test_name": "and/and_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "and_indexed_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 12.2,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "and/and_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "and/and_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "and_indexed_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 54.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "and/and_indexed_port/no_arch": {
        "test_name": "and/and_indexed_port/no_arch",
        "architecture": "n/a",
        "blif": "and_indexed_port.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 3.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "and/and_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "and/and_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "and_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 58.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "and/and_wire/k6_N10_40nm": {
        "test_name": "and/and_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "and_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "and/and_wire/k6_N10_mem32K_40nm": {
        "test_name": "and/and_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "and_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 71.9,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "and/and_wire/no_arch": {
        "test_name": "and/and_wire/no_arch",
        "architecture": "n/a",
        "blif": "and_wire.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    }
}
