arch                    	circuit	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	mm3.v  	13ad12d     	success   	     	545                	422                  	289                 	227                   	21          	21           	0      	193   	32         	-1          	-1      	4808                 	2.985         	-796.832            	-2.985              	4357             	12                               	809148                	68766.3              	979092.           	2220.16              	2.985              	-808.072 	-2.985   	-21.7856	-0.0851 	1.41     	0.52      	0.67                	63144      	6124        	32040      
