\hypertarget{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields}{}\section{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+:\+:\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields Struct Reference}
\label{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields}\index{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a4f2c44d155fc3a50d12843183e92e6b3}{V\+L\+L\+SM}\+: 3
\item 
uint8\+\_\+t \hyperlink{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_ac4d847389703eed9c098ada44151ab7f}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a590605056b9114495b4bb1736bfb1c24}{P\+O\+R\+PO}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a79eb9a6dd3da28183e6a4a1213e41d5a}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 2
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}!P\+O\+R\+PO@{P\+O\+R\+PO}}
\index{P\+O\+R\+PO@{P\+O\+R\+PO}!\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+O\+R\+PO}{PORPO}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields\+::\+P\+O\+R\+PO}\hypertarget{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a590605056b9114495b4bb1736bfb1c24}{}\label{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a590605056b9114495b4bb1736bfb1c24}
\mbox{[}5\mbox{]} P\+OR Power Option \index{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_ac4d847389703eed9c098ada44151ab7f}{}\label{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_ac4d847389703eed9c098ada44151ab7f}
\mbox{[}4\+:3\mbox{]} \index{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a79eb9a6dd3da28183e6a4a1213e41d5a}{}\label{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a79eb9a6dd3da28183e6a4a1213e41d5a}
\mbox{[}7\+:6\mbox{]} \index{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}!V\+L\+L\+SM@{V\+L\+L\+SM}}
\index{V\+L\+L\+SM@{V\+L\+L\+SM}!\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{V\+L\+L\+SM}{VLLSM}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields\+::\+V\+L\+L\+SM}\hypertarget{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a4f2c44d155fc3a50d12843183e92e6b3}{}\label{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields_a4f2c44d155fc3a50d12843183e92e6b3}
\mbox{[}2\+:0\mbox{]} V\+L\+LS Mode Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+smc.\+h\end{DoxyCompactItemize}
