

================================================================
== Vitis HLS Report for 'durbin_Pipeline_VITIS_LOOP_26_3'
================================================================
* Date:           Tue May  6 12:10:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        durbin
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       13|       51|  65.000 ns|  0.255 us|   13|   51|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_26_3  |       11|       49|        12|          1|          1|  1 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       54|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      297|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      297|      154|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_133_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln27_fu_153_p2   |         +|   0|  0|  16|           9|           5|
    |sub_ln27_fu_139_p2   |         -|   0|  0|  13|           6|           6|
    |icmp_ln26_fu_127_p2  |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  54|          28|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |i_1_fu_56                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_1_cast_reg_228                   |   6|   0|   64|         58|
    |i_1_fu_56                          |   6|   0|    6|          0|
    |i_reg_204                          |   6|   0|    6|          0|
    |mul2_reg_238                       |  64|   0|   64|          0|
    |y_load_1_reg_218                   |  64|   0|   64|          0|
    |i_1_cast_reg_228                   |  64|  32|   64|         58|
    |i_reg_204                          |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 297|  64|  297|        116|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_139_p_din0    |  out|   64|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_139_p_din1    |  out|   64|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_139_p_opcode  |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_139_p_dout0   |   in|   64|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_139_p_ce      |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_339_p_din0    |  out|   64|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_339_p_din1    |  out|   64|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_339_p_dout0   |   in|   64|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|grp_fu_339_p_ce      |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_26_3|  return value|
|k                    |   in|    6|     ap_none|                                k|        scalar|
|y_address0           |  out|    6|   ap_memory|                                y|         array|
|y_ce0                |  out|    1|   ap_memory|                                y|         array|
|y_q0                 |   in|   64|   ap_memory|                                y|         array|
|y_address1           |  out|    6|   ap_memory|                                y|         array|
|y_ce1                |  out|    1|   ap_memory|                                y|         array|
|y_q1                 |   in|   64|   ap_memory|                                y|         array|
|alpha_2              |   in|   64|     ap_none|                          alpha_2|        scalar|
|z_address0           |  out|    6|   ap_memory|                                z|         array|
|z_ce0                |  out|    1|   ap_memory|                                z|         array|
|z_we0                |  out|    1|   ap_memory|                                z|         array|
|z_d0                 |  out|   64|   ap_memory|                                z|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

