var g_data = {"name":"../rtl/top.sv","src":"module top;\n  import fifo_pkg::*;\n  import fifo_tst_pkg::*;\n\n    \n  logic clk;\n\n  fifo_inf inf(.clk(clk));\n  \n  initial begin\n    clk = 0;\n    forever #5 clk = ~clk;\n  end\n\n\n fifo #(DEPTH,WIDTH) DUT (  //Instantiating the DUT\n   .clk(clk),\n   .clear(inf.clear),\n   .write(inf.write),\n   .read(inf.read),\n   .reset(inf.reset),\n   .data_in(inf.data_in),\n   .full(inf.full),\n   .almost_full(inf.almost_full),\n   .empty(inf.empty),\n   .almost_empty(inf.almost_empty),\n   .cnt(inf.cnt),\n   .data_out(inf.data_out)\n);\n\n\ninitial run_test(inf);\n\n\nendmodule: top\n","lang":"verilog"};
processSrcData(g_data);