<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › kernel › asm-offsets.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>asm-offsets.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Generate definitions needed by assembly language modules.</span>
<span class="cm"> * This code generates raw asm output which is post-processed</span>
<span class="cm"> * to extract and format the required data.</span>
<span class="cm"> */</span>

<span class="cp">#define ASM_OFFSETS_C 1</span>

<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pid.h&gt;</span>
<span class="cp">#include &lt;linux/clocksource.h&gt;</span>
<span class="cp">#include &lt;linux/kbuild.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/siginfo.h&gt;</span>
<span class="cp">#include &lt;asm/sigcontext.h&gt;</span>
<span class="cp">#include &lt;asm/mca.h&gt;</span>

<span class="cp">#include &lt;asm/xen/interface.h&gt;</span>
<span class="cp">#include &lt;asm/xen/hypervisor.h&gt;</span>

<span class="cp">#include &quot;../kernel/sigframe.h&quot;</span>
<span class="cp">#include &quot;../kernel/fsyscall_gtod_data.h&quot;</span>

<span class="kt">void</span> <span class="nf">foo</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_THREAD_INFO_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGINFO_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">siginfo</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CPU_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_ia64</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">SIGFRAME_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigframe</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">UNW_FRAME_INFO_SIZE</span><span class="p">,</span> <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">unw_frame_info</span><span class="p">));</span>

	<span class="n">BUILD_BUG_ON</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">upid</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_UPID_SHIFT</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_FLAGS</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">flags</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_CPU</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">cpu</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_PRE_COUNT</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">preempt_count</span><span class="p">));</span>
<span class="cp">#ifdef CONFIG_VIRT_CPU_ACCOUNTING</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_AC_STAMP</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">ac_stamp</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_AC_LEAVE</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">ac_leave</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_AC_STIME</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">ac_stime</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">TI_AC_UTIME</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="p">,</span> <span class="n">ac_utime</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_BLOCKED_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">blocked</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_CLEAR_CHILD_TID_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">clear_child_tid</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_GROUP_LEADER_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">group_leader</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_TGIDLINK_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">pids</span><span class="p">[</span><span class="n">PIDTYPE_PID</span><span class="p">].</span><span class="n">pid</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PID_LEVEL_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pid</span><span class="p">,</span> <span class="n">level</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PID_UPID_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pid</span><span class="p">,</span> <span class="n">numbers</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_PENDING_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">pending</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_PID_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">pid</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_REAL_PARENT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">real_parent</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_SIGHAND_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">sighand</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_SIGNAL_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">signal</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_TGID_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="n">tgid</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_THREAD_KSP_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="kr">thread</span><span class="p">.</span><span class="n">ksp</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TASK_THREAD_ON_USTACK_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span><span class="p">,</span> <span class="kr">thread</span><span class="p">.</span><span class="n">on_ustack</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGHAND_SIGLOCK_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sighand_struct</span><span class="p">,</span> <span class="n">siglock</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGNAL_GROUP_STOP_COUNT_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">signal_struct</span><span class="p">,</span>
							     <span class="n">group_stop_count</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGNAL_SHARED_PENDING_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">signal_struct</span><span class="p">,</span> <span class="n">shared_pending</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_B6_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">b6</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_B7_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">b7</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_CSD_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_csd</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_SSD_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_ssd</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R8_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r8</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R9_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r9</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R10_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r10</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R11_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r11</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_CR_IPSR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">cr_ipsr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_CR_IIP_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">cr_iip</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_CR_IFS_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">cr_ifs</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_UNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_unat</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_PFS_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_pfs</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_RSC_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_rsc</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_RNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_rnat</span><span class="p">));</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_BSPSTORE_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_bspstore</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_PR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">pr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_B0_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">b0</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_LOADRS_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">loadrs</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R1_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r1</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R12_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r12</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R13_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r13</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_FPSR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_fpsr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R15_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r15</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R14_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r14</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R2_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r2</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R3_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r3</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R16_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r16</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R17_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r17</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R18_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r18</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R19_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r19</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R20_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r20</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R21_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r21</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R22_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r22</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R23_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r23</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R24_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r24</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R25_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r25</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R26_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r26</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R27_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r27</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R28_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r28</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R29_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r29</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R30_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r30</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_R31_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">r31</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_AR_CCV_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">ar_ccv</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_F6_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">f6</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_F7_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">f7</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_F8_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">f8</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_F9_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">f9</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_F10_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">f10</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PT_REGS_F11_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="p">,</span> <span class="n">f11</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_CALLER_UNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">caller_unat</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_AR_FPSR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">ar_fpsr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F2_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f2</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F3_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f3</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F4_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f4</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F5_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f5</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F12_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f12</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F13_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f13</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F14_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f14</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F15_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f15</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F16_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f16</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F17_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f17</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F18_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f18</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F19_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f19</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F20_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f20</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F21_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f21</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F22_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f22</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F23_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f23</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F24_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f24</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F25_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f25</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F26_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f26</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F27_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f27</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F28_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f28</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F29_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f29</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F30_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f30</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_F31_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">f31</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_R4_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">r4</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_R5_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">r5</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_R6_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">r6</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_R7_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">r7</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_B0_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">b0</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_B1_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">b1</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_B2_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">b2</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_B3_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">b3</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_B4_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">b4</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_B5_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">b5</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_AR_PFS_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">ar_pfs</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_AR_LC_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">ar_lc</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_AR_UNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">ar_unat</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_AR_RNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">ar_rnat</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_AR_BSPSTORE_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">ar_bspstore</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SWITCH_STACK_PR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">switch_stack</span><span class="p">,</span> <span class="n">pr</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_IP_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_ip</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_AR_BSP_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_ar_bsp</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_AR_FPSR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_ar_fpsr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_AR_RNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_ar_rnat</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_AR_UNAT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_ar_unat</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_B0_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_br</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_CFM_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_cfm</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_FLAGS_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_flags</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_FR6_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_fr</span><span class="p">[</span><span class="mi">6</span><span class="p">]));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_PR_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_pr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_R12_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_gr</span><span class="p">[</span><span class="mi">12</span><span class="p">]));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_RBS_BASE_OFFSET</span><span class="p">,</span><span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_rbs_base</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGCONTEXT_LOADRS_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigcontext</span><span class="p">,</span> <span class="n">sc_loadrs</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGPENDING_SIGNAL_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigpending</span><span class="p">,</span> <span class="n">signal</span><span class="p">));</span>

	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGFRAME_ARG0_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigframe</span><span class="p">,</span> <span class="n">arg0</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGFRAME_ARG1_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigframe</span><span class="p">,</span> <span class="n">arg1</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGFRAME_ARG2_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigframe</span><span class="p">,</span> <span class="n">arg2</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGFRAME_HANDLER_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigframe</span><span class="p">,</span> <span class="n">handler</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SIGFRAME_SIGCONTEXT_OFFSET</span><span class="p">,</span> <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sigframe</span><span class="p">,</span> <span class="n">sc</span><span class="p">));</span>
	<span class="n">BLANK</span><span class="p">();</span>
    <span class="cm">/* for assembly files which can&#39;t include sched.h: */</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLONE_VFORK</span><span class="p">,</span> <span class="n">CLONE_VFORK</span><span class="p">);</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLONE_VM</span><span class="p">,</span> <span class="n">CLONE_VM</span><span class="p">);</span>

	<span class="n">BLANK</span><span class="p">();</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CPUINFO_NSEC_PER_CYC_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_ia64</span><span class="p">,</span> <span class="n">nsec_per_cyc</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CPUINFO_PTCE_BASE_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_ia64</span><span class="p">,</span> <span class="n">ptce_base</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CPUINFO_PTCE_COUNT_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_ia64</span><span class="p">,</span> <span class="n">ptce_count</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CPUINFO_PTCE_STRIDE_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_ia64</span><span class="p">,</span> <span class="n">ptce_stride</span><span class="p">));</span>
	<span class="n">BLANK</span><span class="p">();</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_TIMESPEC_TV_NSEC_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">timespec</span><span class="p">,</span> <span class="n">tv_nsec</span><span class="p">));</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">CLONE_SETTLS_BIT</span><span class="p">,</span> <span class="mi">19</span><span class="p">);</span>
<span class="cp">#if CLONE_SETTLS != (1&lt;&lt;19)</span>
<span class="cp"># error &quot;CLONE_SETTLS_BIT incorrect, please fix&quot;</span>
<span class="cp">#endif</span>

	<span class="n">BLANK</span><span class="p">();</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_MCA_CPU_MCA_STACK_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_mca_cpu</span><span class="p">,</span> <span class="n">mca_stack</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_MCA_CPU_INIT_STACK_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_mca_cpu</span><span class="p">,</span> <span class="n">init_stack</span><span class="p">));</span>
	<span class="n">BLANK</span><span class="p">();</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_OS_GP_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">os_gp</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_PROC_STATE_PARAM_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">proc_state_param</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_SAL_RA_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">sal_ra</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_SAL_GP_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">sal_gp</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_PAL_MIN_STATE_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">pal_min_state</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_OS_STATUS_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">os_status</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_CONTEXT_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">,</span> <span class="n">context</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_SAL_OS_STATE_SIZE</span><span class="p">,</span>
	       <span class="k">sizeof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ia64_sal_os_state</span><span class="p">));</span>
	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_GR_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_gr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_BANK1_GR_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_bank1_gr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_PR_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_pr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_BR0_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_br0</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_RSC_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_rsc</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_IIP_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_iip</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_IPSR_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_ipsr</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_IFS_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_ifs</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_PMSA_XIP_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pal_min_state_area_s</span><span class="p">,</span> <span class="n">pmsa_xip</span><span class="p">));</span>
	<span class="n">BLANK</span><span class="p">();</span>

	<span class="cm">/* used by fsys_gettimeofday in arch/ia64/kernel/fsys.S */</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_GTOD_SEQ_OFFSET</span><span class="p">,</span>
	       <span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">seq</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_GTOD_WALL_TIME_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">wall_time</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_GTOD_MONO_TIME_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">monotonic_time</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLKSRC_MASK_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">clk_mask</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLKSRC_MULT_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">clk_mult</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLKSRC_SHIFT_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">clk_shift</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLKSRC_MMIO_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">clk_fsys_mmio</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_CLKSRC_CYCLE_LAST_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">fsyscall_gtod_data_t</span><span class="p">,</span> <span class="n">clk_cycle_last</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_ITC_JITTER_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">itc_jitter_data_t</span><span class="p">,</span> <span class="n">itc_jitter</span><span class="p">));</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">IA64_ITC_LASTCYCLE_OFFSET</span><span class="p">,</span>
		<span class="n">offsetof</span> <span class="p">(</span><span class="k">struct</span> <span class="n">itc_jitter_data_t</span><span class="p">,</span> <span class="n">itc_lastcycle</span><span class="p">));</span>

<span class="cp">#ifdef CONFIG_XEN</span>
	<span class="n">BLANK</span><span class="p">();</span>

	<span class="n">DEFINE</span><span class="p">(</span><span class="n">XEN_NATIVE_ASM</span><span class="p">,</span> <span class="n">XEN_NATIVE</span><span class="p">);</span>
	<span class="n">DEFINE</span><span class="p">(</span><span class="n">XEN_PV_DOMAIN_ASM</span><span class="p">,</span> <span class="n">XEN_PV_DOMAIN</span><span class="p">);</span>

<span class="cp">#define DEFINE_MAPPED_REG_OFS(sym, field) \</span>
<span class="cp">	DEFINE(sym, (XMAPPEDREGS_OFS + offsetof(struct mapped_regs, field)))</span>

	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_PSR_I_ADDR_OFS</span><span class="p">,</span> <span class="n">interrupt_mask_addr</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IPSR_OFS</span><span class="p">,</span> <span class="n">ipsr</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IIP_OFS</span><span class="p">,</span> <span class="n">iip</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IFS_OFS</span><span class="p">,</span> <span class="n">ifs</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_PRECOVER_IFS_OFS</span><span class="p">,</span> <span class="n">precover_ifs</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_ISR_OFS</span><span class="p">,</span> <span class="n">isr</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IFA_OFS</span><span class="p">,</span> <span class="n">ifa</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IIPA_OFS</span><span class="p">,</span> <span class="n">iipa</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IIM_OFS</span><span class="p">,</span> <span class="n">iim</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_IHA_OFS</span><span class="p">,</span> <span class="n">iha</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_ITIR_OFS</span><span class="p">,</span> <span class="n">itir</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_PSR_IC_OFS</span><span class="p">,</span> <span class="n">interrupt_collection_enabled</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_BANKNUM_OFS</span><span class="p">,</span> <span class="n">banknum</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_BANK0_R16_OFS</span><span class="p">,</span> <span class="n">bank0_regs</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_BANK1_R16_OFS</span><span class="p">,</span> <span class="n">bank1_regs</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_B0NATS_OFS</span><span class="p">,</span> <span class="n">vbnat</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_B1NATS_OFS</span><span class="p">,</span> <span class="n">vnat</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_ITC_OFFSET_OFS</span><span class="p">,</span> <span class="n">itc_offset</span><span class="p">);</span>
	<span class="n">DEFINE_MAPPED_REG_OFS</span><span class="p">(</span><span class="n">XSI_ITC_LAST_OFS</span><span class="p">,</span> <span class="n">itc_last</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_XEN */</span><span class="cp"></span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
