+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[3]/D|
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[0]/D|
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[1]/D|
|              pll_adc_clk |              pll_adc_clk |                                                                    i_dsp/genblk4[4].iir/overflow_reg[4]/D|
|              pll_adc_clk |              pll_adc_clk |                                           i_dsp/genblk2[2].i_pid/pidfilter/genblk2[3].lpf/delta_reg[10]/D|
|              pll_adc_clk |              pll_adc_clk |                                                           i_dsp/genblk3[3].i_trigger/adc_scht_ap_reg[0]/D|
|              pll_adc_clk |              pll_adc_clk |                                            i_dsp/genblk2[2].i_pid/pidfilter/genblk2[3].lpf/delta_reg[6]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D|
|               clk_fpga_3 |               clk_fpga_3 |i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
