INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sources_1/new/indicator_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module indicator_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/.Xilinx/project_8/project_8.srcs/sources_1/imports/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paras/Documents/GitHub/knapsack/project_9/project_9.srcs/sim_1/new/test_circuit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_circuit_0
