$date
        2023-May-11 12:27:20
$end
$version
        Vivado v2019.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 2 " microblaze_top_i/system_ila_0/U0/net_slot_0_axi_ar_cnt [1:0] $end
$var reg 32 $ microblaze_top_i/system_ila_0/U0/net_slot_0_axi_araddr [31:0] $end
$var reg 4 D microblaze_top_i/system_ila_0/U0/net_slot_0_axi_arcache [3:0] $end
$var reg 8 H microblaze_top_i/system_ila_0/U0/net_slot_0_axi_arlen [7:0] $end
$var reg 3 P microblaze_top_i/system_ila_0/U0/net_slot_0_axi_arprot [2:0] $end
$var reg 3 S microblaze_top_i/system_ila_0/U0/net_slot_0_axi_arsize [2:0] $end
$var reg 2 V microblaze_top_i/system_ila_0/U0/net_slot_0_axi_aw_cnt [1:0] $end
$var reg 32 X microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awaddr [31:0] $end
$var reg 4 x microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awcache [3:0] $end
$var reg 8 | microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awlen [7:0] $end
$var reg 3 &" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awprot [2:0] $end
$var reg 3 )" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awsize [2:0] $end
$var reg 2 ," microblaze_top_i/system_ila_0/U0/net_slot_0_axi_b_cnt [1:0] $end
$var reg 2 ." microblaze_top_i/system_ila_0/U0/net_slot_0_axi_r_cnt [1:0] $end
$var reg 32 0" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_rdata [31:0] $end
$var reg 2 P" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_rresp [1:0] $end
$var reg 32 R" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_wdata [31:0] $end
$var reg 2 r" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_aw_ctrl [1:0] $end
$var reg 1 t" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awvalid $end
$var reg 1 u" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_awready $end
$var reg 3 v" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_w_ctrl [2:0] $end
$var reg 1 y" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_wvalid $end
$var reg 1 z" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_wready $end
$var reg 1 {" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_wlast $end
$var reg 2 |" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_b_ctrl [1:0] $end
$var reg 1 ~" microblaze_top_i/system_ila_0/U0/net_slot_0_axi_bvalid $end
$var reg 1 !# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_bready $end
$var reg 2 "# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_ar_ctrl [1:0] $end
$var reg 1 $# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_arvalid $end
$var reg 1 %# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_arready $end
$var reg 3 &# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_r_ctrl [2:0] $end
$var reg 1 )# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_rvalid $end
$var reg 1 *# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_rready $end
$var reg 1 +# microblaze_top_i/system_ila_0/U0/net_slot_0_axi_rlast $end
$var reg 2 ,# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_ar_cnt [1:0] $end
$var reg 32 .# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_araddr [31:0] $end
$var reg 4 N# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_arcache [3:0] $end
$var reg 8 R# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_arlen [7:0] $end
$var reg 3 Z# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_arprot [2:0] $end
$var reg 3 ]# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_arsize [2:0] $end
$var reg 2 `# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_aw_cnt [1:0] $end
$var reg 32 b# microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awaddr [31:0] $end
$var reg 4 $$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awcache [3:0] $end
$var reg 8 ($ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awlen [7:0] $end
$var reg 3 0$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awprot [2:0] $end
$var reg 3 3$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awsize [2:0] $end
$var reg 2 6$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_b_cnt [1:0] $end
$var reg 2 8$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_bresp [1:0] $end
$var reg 2 :$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_r_cnt [1:0] $end
$var reg 32 <$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_rdata [31:0] $end
$var reg 32 \$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_wdata [31:0] $end
$var reg 4 |$ microblaze_top_i/system_ila_0/U0/net_slot_1_axi_wstrb [3:0] $end
$var reg 2 "% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_aw_ctrl [1:0] $end
$var reg 1 $% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awvalid $end
$var reg 1 %% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_awready $end
$var reg 3 &% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_w_ctrl [2:0] $end
$var reg 1 )% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_wvalid $end
$var reg 1 *% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_wready $end
$var reg 1 +% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_wlast $end
$var reg 1 ,% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_bvalid $end
$var reg 2 -% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_b_ctrl [1:0] $end
$var reg 1 /% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_bready $end
$var reg 1 0% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_arvalid $end
$var reg 2 1% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_ar_ctrl [1:0] $end
$var reg 1 3% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_arready $end
$var reg 1 4% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_rvalid $end
$var reg 3 5% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_r_ctrl [2:0] $end
$var reg 1 8% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_rready $end
$var reg 1 9% microblaze_top_i/system_ila_0/U0/net_slot_1_axi_rlast $end
$var reg 32 :% microblaze_top_i/system_ila_0/U0/net_slot_2_axis_tdata [31:0] $end
$var reg 4 Z% microblaze_top_i/system_ila_0/U0/net_slot_2_axis_tkeep [3:0] $end
$var reg 1 ^% microblaze_top_i/system_ila_0/U0/net_slot_2_axis_tvalid $end
$var reg 1 _% microblaze_top_i/system_ila_0/U0/net_slot_2_axis_tready $end
$var reg 1 `% microblaze_top_i/system_ila_0/U0/net_slot_2_axis_tlast $end
$var reg 3 a% AR_Channel__i1_s0___axi_dma_0_M_AXI_MM2S_ [2:0] $end
$var reg 3 d% AR_Channel__i1_s1___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 g% AW_Channel__i1_s0___axi_dma_0_M_AXI_MM2S_ [2:0] $end
$var reg 3 j% AW_Channel__i1_s1___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 m% B_Channel__i1_s0___axi_dma_0_M_AXI_MM2S_ [2:0] $end
$var reg 3 p% B_Channel__i1_s1___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 s% Interface__i1_s0___axi_dma_0_M_AXI_MM2S_ [2:0] $end
$var reg 3 v% Interface__i1_s1___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 y% Interface__i1_s2___write_s2mm_0_M_AXIS_ [2:0] $end
$var reg 3 |% R_Channel__i1_s0___axi_dma_0_M_AXI_MM2S_ [2:0] $end
$var reg 3 !& R_Channel__i1_s1___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 $& T_Channel__i1_s2___write_s2mm_0_M_AXIS_ [2:0] $end
$var reg 3 '& W_Channel__i1_s0___axi_dma_0_M_AXI_MM2S_ [2:0] $end
$var reg 3 *& W_Channel__i1_s1___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 1 -& _TRIGGER $end
$var reg 1 .& _WINDOW $end
$var reg 1 /& _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 $
b11 D
b0 H
b0 P
b0 S
b0 V
b0 X
b11 x
b0 |
b0 &"
b10 )"
b0 ,"
b0 ."
b0 0"
b0 P"
b0 R"
b0 r"
0t"
0u"
b0 v"
0y"
0z"
0{"
b0 |"
0~"
0!#
b10 "#
0$#
1%#
b0 &#
0)#
0*#
0+#
b0 ,#
b0 .#
b11 N#
b0 R#
b0 Z#
b10 ]#
b0 `#
b0 b#
b11 $$
b0 ($
b0 0$
b0 3$
b0 6$
b0 8$
b0 :$
b0 <$
b0 \$
b0 |$
b10 "%
0$%
1%%
b10 &%
0)%
1*%
0+%
0,%
b10 -%
1/%
00%
b0 1%
03%
04%
b0 5%
08%
09%
b0 :%
b1111 Z%
0^%
0_%
0`%
b11 a%
b11 d%
b11 g%
b11 j%
b11 m%
b11 p%
b11 s%
b11 v%
b11 y%
b100 |%
b100 !&
b11 $&
b100 '&
b100 *&
0-&
1.&
0/&
$end
#512
1-&
