#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 24 14:10:28 2020
# Process ID: 10160
# Current directory: D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1
# Command line: vivado.exe -log ov_carplate_box_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov_carplate_box_0_0.tcl
# Log file: D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1/ov_carplate_box_0_0.vds
# Journal file: D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ov_carplate_box_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 464.070 ; gain = 184.004
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hdmi_driver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_box'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_lenet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_top'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ov_carplate_box_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.250 ; gain = 235.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_box_0_0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_box_0_0/synth/ov_carplate_box_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'box' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_AXILiteS_s_axi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_XLEFT_S_DATA_0 bound to: 6'b010000 
	Parameter ADDR_XLEFT_S_CTRL bound to: 6'b010100 
	Parameter ADDR_XRIGHT_S_DATA_0 bound to: 6'b011000 
	Parameter ADDR_XRIGHT_S_CTRL bound to: 6'b011100 
	Parameter ADDR_YTOP_S_DATA_0 bound to: 6'b100000 
	Parameter ADDR_YTOP_S_CTRL bound to: 6'b100100 
	Parameter ADDR_YDOWN_S_DATA_0 bound to: 6'b101000 
	Parameter ADDR_YDOWN_S_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_AXILiteS_s_axi.v:212]
INFO: [Synth 8-6155] done synthesizing module 'box_AXILiteS_s_axi' (1#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit22_pro' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Block_Mat_exit22_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Block_Mat_exit22_pro.v:149]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit22_pro' (2#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Block_Mat_exit22_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/AXIvideo2Mat.v:118]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (3#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (4#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (6#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Duplicate.v:115]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Return_Plate' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v:107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v:559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v:561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v:563]
INFO: [Synth 8-6155] done synthesizing module 'Return_Plate' (8#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Resize' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize.v:128]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linear' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:10]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:137]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearbkb' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linearbkb.v:50]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1281 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearbkb_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linearbkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1281 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linearbkb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearbkb_ram' (9#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linearbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearbkb' (10#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linearbkb.v:50]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_lineareOg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_lineareOg.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1281 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_lineareOg_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_lineareOg.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1281 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_lineareOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_lineareOg_ram' (11#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_lineareOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_lineareOg' (12#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_lineareOg.v:46]
INFO: [Synth 8-6157] synthesizing module 'box_sdiv_48ns_23shbi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 52 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_sdiv_48ns_23shbi_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:87]
	Parameter in0_WIDTH bound to: 48 - type: integer 
	Parameter in1_WIDTH bound to: 23 - type: integer 
	Parameter out_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_sdiv_48ns_23shbi_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:7]
	Parameter in0_WIDTH bound to: 48 - type: integer 
	Parameter in1_WIDTH bound to: 23 - type: integer 
	Parameter out_WIDTH bound to: 48 - type: integer 
	Parameter cal_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'box_sdiv_48ns_23shbi_div_u' (13#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_sdiv_48ns_23shbi_div' (14#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'box_sdiv_48ns_23shbi' (15#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:178]
INFO: [Synth 8-6157] synthesizing module 'box_sdiv_48ns_25sibs' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 52 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_sdiv_48ns_25sibs_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:87]
	Parameter in0_WIDTH bound to: 48 - type: integer 
	Parameter in1_WIDTH bound to: 25 - type: integer 
	Parameter out_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_sdiv_48ns_25sibs_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:7]
	Parameter in0_WIDTH bound to: 48 - type: integer 
	Parameter in1_WIDTH bound to: 25 - type: integer 
	Parameter out_WIDTH bound to: 48 - type: integer 
	Parameter cal_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'box_sdiv_48ns_25sibs_div_u' (16#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_sdiv_48ns_25sibs_div' (17#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:87]
INFO: [Synth 8-6155] done synthesizing module 'box_sdiv_48ns_25sibs' (18#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:178]
INFO: [Synth 8-6157] synthesizing module 'box_udiv_31ns_32sjbC' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 35 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_udiv_31ns_32sjbC_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:67]
	Parameter in0_WIDTH bound to: 31 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_udiv_31ns_32sjbC_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:7]
	Parameter in0_WIDTH bound to: 31 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[30].divisor_tmp_reg[31] was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:51]
INFO: [Synth 8-6155] done synthesizing module 'box_udiv_31ns_32sjbC_div_u' (19#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_udiv_31ns_32sjbC_div' (20#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:67]
INFO: [Synth 8-6155] done synthesizing module 'box_udiv_31ns_32sjbC' (21#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:127]
INFO: [Synth 8-6157] synthesizing module 'box_mul_mul_8ns_2kbM' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_8ns_2kbM.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_mul_mul_8ns_2kbM_DSP48_0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_8ns_2kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'box_mul_mul_8ns_2kbM_DSP48_0' (22#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_8ns_2kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'box_mul_mul_8ns_2kbM' (23#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_8ns_2kbM.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4202]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linear' (24#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Resize' (25#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-6157] synthesizing module 'box_mul_mul_22ns_lbW' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_22ns_lbW.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_mul_mul_22ns_lbW_DSP48_1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_22ns_lbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'box_mul_mul_22ns_lbW_DSP48_1' (26#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_22ns_lbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'box_mul_mul_22ns_lbW' (27#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_22ns_lbW.v:13]
INFO: [Synth 8-6157] synthesizing module 'box_mac_muladd_23mb6' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_23mb6.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_mac_muladd_23mb6_DSP48_2' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_23mb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_mac_muladd_23mb6_DSP48_2' (28#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_23mb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_mac_muladd_23mb6' (29#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_23mb6.v:30]
INFO: [Synth 8-6157] synthesizing module 'box_mac_muladd_20ncg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_20ncg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'box_mac_muladd_20ncg_DSP48_3' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_20ncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_mac_muladd_20ncg_DSP48_3' (30#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_20ncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'box_mac_muladd_20ncg' (31#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_20ncg.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/CvtColor.v:642]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (32#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_BRAM_LOOP_proc1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Loop_BRAM_LOOP_proc1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Loop_BRAM_LOOP_proc1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Loop_BRAM_LOOP_proc1' (33#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Loop_BRAM_LOOP_proc1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Rectangle' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:725]
INFO: [Synth 8-6155] done synthesizing module 'Add_Rectangle' (34#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Mat2AXIvideo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (35#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d4_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d4_A.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (36#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d4_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (37#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d4_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w11_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w11_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (38#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (39#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w12_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w12_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (40#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w12_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (41#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w12_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d5_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d5_A.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A_shiftReg' (42#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d5_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A' (43#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d5_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d5_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d5_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d5_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d5_A.v:8]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d5_A_shiftReg' (44#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d5_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d5_A' (45#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d5_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d5_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d5_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d5_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d5_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d5_A_shiftReg' (46#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d5_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d5_A' (47#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d5_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (48#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (49#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d2_A_shiftReg' (50#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d2_A' (51#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A_shiftReg' (52#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A' (53#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Return_ocq' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Return_ocq.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Return_ocq_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Return_ocq.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Return_ocq_shiftReg' (54#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Return_ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Return_ocq' (55#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Return_ocq.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Resize_U0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Resize_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Resize_U0_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Resize_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Resize_U0_shiftReg' (56#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Resize_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Resize_U0' (57#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Resize_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_RecpcA' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Add_RecpcA.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_RecpcA_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Add_RecpcA.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_RecpcA_shiftReg' (58#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Add_RecpcA.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_RecpcA' (59#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Add_RecpcA.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicaqcK' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_DuplicaqcK.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicaqcK_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_DuplicaqcK.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicaqcK_shiftReg' (60#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_DuplicaqcK.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicaqcK' (61#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_DuplicaqcK.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColorcU' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_CvtColorcU.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColorcU_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_CvtColorcU.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColorcU_shiftReg' (62#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_CvtColorcU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColorcU' (63#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_CvtColorcU.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_BRsc4' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Loop_BRsc4.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_BRsc4_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Loop_BRsc4.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_BRsc4_shiftReg' (64#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Loop_BRsc4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_BRsc4' (65#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Loop_BRsc4.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXItde' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Mat2AXItde.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXItde_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Mat2AXItde.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXItde_shiftReg' (66#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Mat2AXItde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXItde' (67#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Mat2AXItde.v:42]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box.v:1469]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit22_pro_U0_ap_ready_count_reg was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box.v:1477]
INFO: [Synth 8-6155] done synthesizing module 'box' (68#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_box_0_0' (69#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_box_0_0/synth/ov_carplate_box_0_0.v:58]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[31]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[30]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[29]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[28]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[27]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[26]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[25]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[24]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[23]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[22]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[21]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[20]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[19]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[18]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[17]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[16]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[15]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[14]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[13]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[12]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[11]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[10]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[9]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[8]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[7]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[6]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[5]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[4]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[3]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[2]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[1]
WARNING: [Synth 8-3331] design Loop_BRAM_LOOP_proc1 has unconnected port buffer_V_Dout_A[0]
WARNING: [Synth 8-3331] design box_udiv_31ns_32sjbC_div_u has unconnected port reset
WARNING: [Synth 8-3331] design Resize_opr_lineareOg has unconnected port reset
WARNING: [Synth 8-3331] design Resize_opr_linearbkb has unconnected port reset
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[31]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[30]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[29]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[28]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[27]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[26]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[25]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[24]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[23]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[22]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[21]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[20]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[19]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[18]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[17]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_rows_V_read[16]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[31]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[30]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[29]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[28]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[27]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[26]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[25]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[24]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[23]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[22]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[21]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[20]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[19]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[18]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[17]
WARNING: [Synth 8-3331] design Resize_opr_linear has unconnected port p_src_cols_V_read[16]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[31]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[30]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[29]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[28]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[27]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[26]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[25]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[24]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[23]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[22]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[21]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[20]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[19]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[18]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[17]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[16]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[15]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[14]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[13]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[12]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[11]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[10]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[9]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[8]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[7]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[6]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[5]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[4]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[3]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[2]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[1]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_A[0]
WARNING: [Synth 8-3331] design box has unconnected port buffer_V_Dout_B[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1143.715 ; gain = 353.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1143.715 ; gain = 353.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1143.715 ; gain = 353.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 1143.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_box_0_0/constraints/box_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_box_0_0/constraints/box_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1284.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1301.355 ; gain = 17.168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1301.355 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1301.355 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1301.355 ; gain = 511.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'box_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'box_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '31' to '16' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].dividend_tmp_reg[31]' and it is trimmed from '31' to '16' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v:50]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_1_ad_reg_3059_reg[10:0]' into 'k_buf_val_val_0_0_ad_reg_3053_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:2506]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_2_ad_reg_3065_reg[10:0]' into 'k_buf_val_val_0_0_ad_reg_3053_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:2507]
INFO: [Synth 8-4471] merging register 'sext_ln703_1_reg_2833_reg[5:0]' into 'sext_ln703_reg_2828_reg[5:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3698]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter1_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4270]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter2_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4271]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter3_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4272]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter4_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4273]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter5_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4274]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter6_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4275]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter7_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4276]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter8_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4277]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter9_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4278]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter10_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4279]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter11_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4280]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter12_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4281]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter13_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4282]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter14_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4283]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter15_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4284]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter16_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4285]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter17_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4286]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter18_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4287]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter19_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4288]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter20_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4289]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter21_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4290]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter22_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4291]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter23_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4292]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter24_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4293]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter25_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4294]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter26_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4295]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter27_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4296]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter28_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4297]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter29_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4298]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter30_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4299]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter31_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4300]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter32_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4301]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter33_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3266]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter34_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4303]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter35_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4304]
INFO: [Synth 8-4471] merging register 'zext_ln2314_reg_2892_pp0_iter36_reg_reg[15:15]' into 'zext_ln2314_reg_2892_reg[15:15]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3274]
INFO: [Synth 8-4471] merging register 'p_Val2_21_reg_3093_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4002]
INFO: [Synth 8-4471] merging register 'v1_V_reg_3099_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4308]
INFO: [Synth 8-4471] merging register 'v1_V_reg_3099_pp0_iter40_reg_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4094]
INFO: [Synth 8-4471] merging register 'p_Val2_22_reg_3104_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4098]
INFO: [Synth 8-4471] merging register 'p_Val2_23_reg_3110_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:4100]
INFO: [Synth 8-4471] merging register 'sext_ln1118_reg_3145_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3822]
INFO: [Synth 8-4471] merging register 'sext_ln1118_4_reg_3182_reg[1:0]' into 'p_Val2_20_reg_3087_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3812]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1118_4_reg_3182_reg' and it is trimmed from '46' to '18' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:2549]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1118_reg_3145_reg' and it is trimmed from '26' to '18' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:2525]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3846]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3906]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3882]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3894]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3918]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3816]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3792]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3804]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3828]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3870]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3840]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3858]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d5_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d5_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d5_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Resize_U0.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'box_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'box_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "Resize_opr_linearbkb_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1301.355 ; gain = 511.441
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     49 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 9     
	   3 Input     48 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 64    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 12    
	   2 Input     26 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 29    
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 27    
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 107   
	               31 Bit    Registers := 66    
	               30 Bit    Registers := 61    
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 24    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 90    
	               15 Bit    Registers := 39    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 79    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 61    
	                1 Bit    Registers := 366   
+---Multipliers : 
	                16x32  Multipliers := 2     
+---RAMs : 
	              10K Bit         RAMs := 6     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	  57 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 60    
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 44    
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 38    
	   4 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 336   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module box_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Block_Mat_exit22_pro 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module Duplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Return_Plate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Resize_opr_linearbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Resize_opr_lineareOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module box_sdiv_48ns_23shbi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 1     
Module box_sdiv_48ns_23shbi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
Module box_sdiv_48ns_25sibs_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 1     
Module box_sdiv_48ns_25sibs_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
Module box_udiv_31ns_32sjbC_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 31    
+---Registers : 
	               32 Bit    Registers := 31    
	               31 Bit    Registers := 32    
	               30 Bit    Registers := 30    
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 1     
Module box_udiv_31ns_32sjbC_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 2     
Module Resize_opr_linear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 3     
	   3 Input     48 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 15    
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 24    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 82    
	               15 Bit    Registers := 39    
	               11 Bit    Registers := 13    
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 195   
+---Multipliers : 
	                16x32  Multipliers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	  57 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module Resize 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Loop_BRAM_LOOP_proc1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Add_Rectangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w7_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w7_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module fifo_w7_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w9_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_w9_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Return_ocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Resize_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Add_RecpcA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_DuplicaqcK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DuplicaqcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColorcU_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColorcU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_BRsc4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_BRsc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXItde_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXItde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module box 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'box_sdiv_48ns_23shbi_div_U/box_sdiv_48ns_23shbi_div_u_0/remd_tmp_reg' and it is trimmed from '48' to '47' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'box_sdiv_48ns_25sibs_div_U/box_sdiv_48ns_25sibs_div_u_0/remd_tmp_reg' and it is trimmed from '48' to '47' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3928]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v:3932]
DSP Report: Generating DSP mul_ln703_1_fu_1160_p2, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp0_iter35_dx_reg_588_reg is absorbed into DSP mul_ln703_1_fu_1160_p2.
DSP Report: register mul_ln703_1_fu_1160_p2 is absorbed into DSP mul_ln703_1_fu_1160_p2.
DSP Report: operator mul_ln703_1_fu_1160_p2 is absorbed into DSP mul_ln703_1_fu_1160_p2.
DSP Report: operator mul_ln703_1_fu_1160_p2 is absorbed into DSP mul_ln703_1_fu_1160_p2.
DSP Report: Generating DSP mul_ln703_1_reg_2949_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register ap_phi_reg_pp0_iter35_dx_reg_588_reg is absorbed into DSP mul_ln703_1_reg_2949_reg.
DSP Report: register mul_ln703_1_reg_2949_reg is absorbed into DSP mul_ln703_1_reg_2949_reg.
DSP Report: operator mul_ln703_1_fu_1160_p2 is absorbed into DSP mul_ln703_1_reg_2949_reg.
DSP Report: operator mul_ln703_1_fu_1160_p2 is absorbed into DSP mul_ln703_1_reg_2949_reg.
DSP Report: Generating DSP mul_ln703_fu_1151_p2, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp0_iter35_dy_reg_579_reg is absorbed into DSP mul_ln703_fu_1151_p2.
DSP Report: register mul_ln703_fu_1151_p2 is absorbed into DSP mul_ln703_fu_1151_p2.
DSP Report: operator mul_ln703_fu_1151_p2 is absorbed into DSP mul_ln703_fu_1151_p2.
DSP Report: operator mul_ln703_fu_1151_p2 is absorbed into DSP mul_ln703_fu_1151_p2.
DSP Report: Generating DSP mul_ln703_reg_2944_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register ap_phi_reg_pp0_iter35_dy_reg_579_reg is absorbed into DSP mul_ln703_reg_2944_reg.
DSP Report: register mul_ln703_reg_2944_reg is absorbed into DSP mul_ln703_reg_2944_reg.
DSP Report: operator mul_ln703_fu_1151_p2 is absorbed into DSP mul_ln703_reg_2944_reg.
DSP Report: operator mul_ln703_fu_1151_p2 is absorbed into DSP mul_ln703_reg_2944_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U65/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_1_fu_1934_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_1_fu_1934_p2 is absorbed into DSP mul_ln1118_1_fu_1934_p2.
DSP Report: operator mul_ln1118_1_fu_1934_p2 is absorbed into DSP mul_ln1118_1_fu_1934_p2.
DSP Report: operator mul_ln1118_1_fu_1934_p2 is absorbed into DSP mul_ln1118_1_fu_1934_p2.
DSP Report: Generating DSP mul_ln1118_1_reg_3249_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_reg_3189_reg is absorbed into DSP mul_ln1118_1_reg_3249_reg.
DSP Report: register mul_ln1118_1_reg_3249_reg is absorbed into DSP mul_ln1118_1_reg_3249_reg.
DSP Report: operator mul_ln1118_1_fu_1934_p2 is absorbed into DSP mul_ln1118_1_reg_3249_reg.
DSP Report: operator mul_ln1118_1_fu_1934_p2 is absorbed into DSP mul_ln1118_1_reg_3249_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U66/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_7_fu_1943_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_7_fu_1943_p2 is absorbed into DSP mul_ln1118_7_fu_1943_p2.
DSP Report: operator mul_ln1118_7_fu_1943_p2 is absorbed into DSP mul_ln1118_7_fu_1943_p2.
DSP Report: operator mul_ln1118_7_fu_1943_p2 is absorbed into DSP mul_ln1118_7_fu_1943_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_3254_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_6_reg_3204_reg is absorbed into DSP mul_ln1118_7_reg_3254_reg.
DSP Report: register mul_ln1118_7_reg_3254_reg is absorbed into DSP mul_ln1118_7_reg_3254_reg.
DSP Report: operator mul_ln1118_7_fu_1943_p2 is absorbed into DSP mul_ln1118_7_reg_3254_reg.
DSP Report: operator mul_ln1118_7_fu_1943_p2 is absorbed into DSP mul_ln1118_7_reg_3254_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U59/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register box_mul_mul_8ns_2kbM_U59/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U59/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U59/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U59/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_3_fu_1862_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_3_fu_1862_p2 is absorbed into DSP mul_ln1118_3_fu_1862_p2.
DSP Report: operator mul_ln1118_3_fu_1862_p2 is absorbed into DSP mul_ln1118_3_fu_1862_p2.
DSP Report: operator mul_ln1118_3_fu_1862_p2 is absorbed into DSP mul_ln1118_3_fu_1862_p2.
DSP Report: Generating DSP mul_ln1118_3_reg_3194_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_2_reg_3152_reg is absorbed into DSP mul_ln1118_3_reg_3194_reg.
DSP Report: register mul_ln1118_3_reg_3194_reg is absorbed into DSP mul_ln1118_3_reg_3194_reg.
DSP Report: operator mul_ln1118_3_fu_1862_p2 is absorbed into DSP mul_ln1118_3_reg_3194_reg.
DSP Report: operator mul_ln1118_3_fu_1862_p2 is absorbed into DSP mul_ln1118_3_reg_3194_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U60/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_5_fu_1871_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_5_fu_1871_p2 is absorbed into DSP mul_ln1118_5_fu_1871_p2.
DSP Report: operator mul_ln1118_5_fu_1871_p2 is absorbed into DSP mul_ln1118_5_fu_1871_p2.
DSP Report: operator mul_ln1118_5_fu_1871_p2 is absorbed into DSP mul_ln1118_5_fu_1871_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_3199_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_4_reg_3157_reg is absorbed into DSP mul_ln1118_5_reg_3199_reg.
DSP Report: register mul_ln1118_5_reg_3199_reg is absorbed into DSP mul_ln1118_5_reg_3199_reg.
DSP Report: operator mul_ln1118_5_fu_1871_p2 is absorbed into DSP mul_ln1118_5_reg_3199_reg.
DSP Report: operator mul_ln1118_5_fu_1871_p2 is absorbed into DSP mul_ln1118_5_reg_3199_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U67/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_9_fu_1955_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_9_fu_1955_p2 is absorbed into DSP mul_ln1118_9_fu_1955_p2.
DSP Report: operator mul_ln1118_9_fu_1955_p2 is absorbed into DSP mul_ln1118_9_fu_1955_p2.
DSP Report: operator mul_ln1118_9_fu_1955_p2 is absorbed into DSP mul_ln1118_9_fu_1955_p2.
DSP Report: Generating DSP mul_ln1118_9_reg_3264_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_8_reg_3209_reg is absorbed into DSP mul_ln1118_9_reg_3264_reg.
DSP Report: register mul_ln1118_9_reg_3264_reg is absorbed into DSP mul_ln1118_9_reg_3264_reg.
DSP Report: operator mul_ln1118_9_fu_1955_p2 is absorbed into DSP mul_ln1118_9_reg_3264_reg.
DSP Report: operator mul_ln1118_9_fu_1955_p2 is absorbed into DSP mul_ln1118_9_reg_3264_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U68/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_15_fu_1964_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_15_fu_1964_p2 is absorbed into DSP mul_ln1118_15_fu_1964_p2.
DSP Report: operator mul_ln1118_15_fu_1964_p2 is absorbed into DSP mul_ln1118_15_fu_1964_p2.
DSP Report: operator mul_ln1118_15_fu_1964_p2 is absorbed into DSP mul_ln1118_15_fu_1964_p2.
DSP Report: Generating DSP mul_ln1118_15_reg_3269_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_14_reg_3224_reg is absorbed into DSP mul_ln1118_15_reg_3269_reg.
DSP Report: register mul_ln1118_15_reg_3269_reg is absorbed into DSP mul_ln1118_15_reg_3269_reg.
DSP Report: operator mul_ln1118_15_fu_1964_p2 is absorbed into DSP mul_ln1118_15_reg_3269_reg.
DSP Report: operator mul_ln1118_15_fu_1964_p2 is absorbed into DSP mul_ln1118_15_reg_3269_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U61/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register box_mul_mul_8ns_2kbM_U61/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U61/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U61/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U61/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_11_fu_1886_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_11_fu_1886_p2 is absorbed into DSP mul_ln1118_11_fu_1886_p2.
DSP Report: operator mul_ln1118_11_fu_1886_p2 is absorbed into DSP mul_ln1118_11_fu_1886_p2.
DSP Report: operator mul_ln1118_11_fu_1886_p2 is absorbed into DSP mul_ln1118_11_fu_1886_p2.
DSP Report: Generating DSP mul_ln1118_11_reg_3214_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_10_reg_3162_reg is absorbed into DSP mul_ln1118_11_reg_3214_reg.
DSP Report: register mul_ln1118_11_reg_3214_reg is absorbed into DSP mul_ln1118_11_reg_3214_reg.
DSP Report: operator mul_ln1118_11_fu_1886_p2 is absorbed into DSP mul_ln1118_11_reg_3214_reg.
DSP Report: operator mul_ln1118_11_fu_1886_p2 is absorbed into DSP mul_ln1118_11_reg_3214_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U62/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_13_fu_1895_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_13_fu_1895_p2 is absorbed into DSP mul_ln1118_13_fu_1895_p2.
DSP Report: operator mul_ln1118_13_fu_1895_p2 is absorbed into DSP mul_ln1118_13_fu_1895_p2.
DSP Report: operator mul_ln1118_13_fu_1895_p2 is absorbed into DSP mul_ln1118_13_fu_1895_p2.
DSP Report: Generating DSP mul_ln1118_13_reg_3219_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_12_reg_3167_reg is absorbed into DSP mul_ln1118_13_reg_3219_reg.
DSP Report: register mul_ln1118_13_reg_3219_reg is absorbed into DSP mul_ln1118_13_reg_3219_reg.
DSP Report: operator mul_ln1118_13_fu_1895_p2 is absorbed into DSP mul_ln1118_13_reg_3219_reg.
DSP Report: operator mul_ln1118_13_fu_1895_p2 is absorbed into DSP mul_ln1118_13_reg_3219_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U69/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_17_fu_1976_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_17_fu_1976_p2 is absorbed into DSP mul_ln1118_17_fu_1976_p2.
DSP Report: operator mul_ln1118_17_fu_1976_p2 is absorbed into DSP mul_ln1118_17_fu_1976_p2.
DSP Report: operator mul_ln1118_17_fu_1976_p2 is absorbed into DSP mul_ln1118_17_fu_1976_p2.
DSP Report: Generating DSP mul_ln1118_17_reg_3279_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_16_reg_3229_reg is absorbed into DSP mul_ln1118_17_reg_3279_reg.
DSP Report: register mul_ln1118_17_reg_3279_reg is absorbed into DSP mul_ln1118_17_reg_3279_reg.
DSP Report: operator mul_ln1118_17_fu_1976_p2 is absorbed into DSP mul_ln1118_17_reg_3279_reg.
DSP Report: operator mul_ln1118_17_fu_1976_p2 is absorbed into DSP mul_ln1118_17_reg_3279_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U70/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_23_fu_1985_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_23_fu_1985_p2 is absorbed into DSP mul_ln1118_23_fu_1985_p2.
DSP Report: operator mul_ln1118_23_fu_1985_p2 is absorbed into DSP mul_ln1118_23_fu_1985_p2.
DSP Report: operator mul_ln1118_23_fu_1985_p2 is absorbed into DSP mul_ln1118_23_fu_1985_p2.
DSP Report: Generating DSP mul_ln1118_23_reg_3284_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_22_reg_3244_reg is absorbed into DSP mul_ln1118_23_reg_3284_reg.
DSP Report: register mul_ln1118_23_reg_3284_reg is absorbed into DSP mul_ln1118_23_reg_3284_reg.
DSP Report: operator mul_ln1118_23_fu_1985_p2 is absorbed into DSP mul_ln1118_23_reg_3284_reg.
DSP Report: operator mul_ln1118_23_fu_1985_p2 is absorbed into DSP mul_ln1118_23_reg_3284_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U63/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register box_mul_mul_8ns_2kbM_U63/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U63/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U63/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U63/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_19_fu_1910_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_19_fu_1910_p2 is absorbed into DSP mul_ln1118_19_fu_1910_p2.
DSP Report: operator mul_ln1118_19_fu_1910_p2 is absorbed into DSP mul_ln1118_19_fu_1910_p2.
DSP Report: operator mul_ln1118_19_fu_1910_p2 is absorbed into DSP mul_ln1118_19_fu_1910_p2.
DSP Report: Generating DSP mul_ln1118_19_reg_3234_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_18_reg_3172_reg is absorbed into DSP mul_ln1118_19_reg_3234_reg.
DSP Report: register mul_ln1118_19_reg_3234_reg is absorbed into DSP mul_ln1118_19_reg_3234_reg.
DSP Report: operator mul_ln1118_19_fu_1910_p2 is absorbed into DSP mul_ln1118_19_reg_3234_reg.
DSP Report: operator mul_ln1118_19_fu_1910_p2 is absorbed into DSP mul_ln1118_19_reg_3234_reg.
DSP Report: Generating DSP box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p, operation Mode is: A*B''.
DSP Report: register box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: register box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: operator box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p is absorbed into DSP box_mul_mul_8ns_2kbM_U64/box_mul_mul_8ns_2kbM_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1118_21_fu_1919_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_21_fu_1919_p2 is absorbed into DSP mul_ln1118_21_fu_1919_p2.
DSP Report: operator mul_ln1118_21_fu_1919_p2 is absorbed into DSP mul_ln1118_21_fu_1919_p2.
DSP Report: operator mul_ln1118_21_fu_1919_p2 is absorbed into DSP mul_ln1118_21_fu_1919_p2.
DSP Report: Generating DSP mul_ln1118_21_reg_3239_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_20_reg_3177_reg is absorbed into DSP mul_ln1118_21_reg_3239_reg.
DSP Report: register mul_ln1118_21_reg_3239_reg is absorbed into DSP mul_ln1118_21_reg_3239_reg.
DSP Report: operator mul_ln1118_21_fu_1919_p2 is absorbed into DSP mul_ln1118_21_reg_3239_reg.
DSP Report: operator mul_ln1118_21_fu_1919_p2 is absorbed into DSP mul_ln1118_21_reg_3239_reg.
DSP Report: Generating DSP mul_ln703_reg_392_reg, operation Mode is: ((A:0x1322d0)*B2)'.
DSP Report: register tmp_44_reg_377_reg is absorbed into DSP mul_ln703_reg_392_reg.
DSP Report: register mul_ln703_reg_392_reg is absorbed into DSP mul_ln703_reg_392_reg.
DSP Report: operator box_mul_mul_22ns_lbW_U99/box_mul_mul_22ns_lbW_DSP48_1_U/p is absorbed into DSP mul_ln703_reg_392_reg.
DSP Report: Generating DSP box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.
DSP Report: register box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p is absorbed into DSP box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p.
DSP Report: register box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p is absorbed into DSP box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p.
DSP Report: operator box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p is absorbed into DSP box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p.
DSP Report: operator box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/m is absorbed into DSP box_mac_muladd_20ncg_U101/box_mac_muladd_20ncg_DSP48_3_U/p.
DSP Report: Generating DSP box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p is absorbed into DSP box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p.
DSP Report: register box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p is absorbed into DSP box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p.
DSP Report: operator box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p is absorbed into DSP box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p.
DSP Report: operator box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/m is absorbed into DSP box_mac_muladd_23mb6_U100/box_mac_muladd_23mb6_DSP48_2_U/p.
INFO: [Synth 8-3971] The signal "inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_0_U/Resize_opr_linearbkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_1_U/Resize_opr_linearbkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln728_reg_2870_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[9]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[10]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[11]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[12]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[13]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[14]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/dividend0_reg[15]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[9]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[10]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[11]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[12]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[13]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[14]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[9]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[10]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[11]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[12]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[13]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_reg[14]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/dividend0_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0 /\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\ap_phi_reg_pp0_iter2_dx_reg_588_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[9]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[10]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[11]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[12]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[13]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[14]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter3_dx_reg_588_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[9]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[10]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[11]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[12]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[13]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[14]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter4_dx_reg_588_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[9]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[10]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[11]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[12]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[13]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[14]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter5_dx_reg_588_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[0]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[1]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[2]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[3]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[4]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[5]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[6]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[7]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[8]' (FDE) to 'inst/Resize_U0/grp_Resize_opr_linear_fu_220/ap_phi_reg_pp0_iter6_dx_reg_588_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_23shbi_U55/\box_sdiv_48ns_23shbi_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/box_sdiv_48ns_25sibs_U56/\box_sdiv_48ns_25sibs_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\zext_ln2314_reg_2892_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\p_Val2_20_reg_3087_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\p_Val2_20_reg_3087_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\sext_ln703_reg_2828_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Resize_U0/grp_Resize_opr_linear_fu_220/\sext_ln703_reg_2828_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module box_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module box_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2949_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2944_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_1_reg_3249_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_7_reg_3254_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_7_reg_3254_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_7_reg_3254_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_7_reg_3254_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_7_reg_3254_reg[43]) is unused and will be removed from module Resize_opr_linear.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 1301.355 ; gain = 511.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_0_0_U/Resize_opr_linearbkb_ram_U/ram_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_0_1_U/Resize_opr_linearbkb_ram_U/ram_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/ram_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_1_0_U/Resize_opr_lineareOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_1_1_U/Resize_opr_lineareOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_1_2_U/Resize_opr_lineareOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Resize_opr_linear | A2*B2                | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A2*B      | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A2*B2                | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A2*B      | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B2                 | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B2                 | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B2                 | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''                | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2                 | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2      | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|CvtColor          | ((A:0x1322d0)*B2)'   | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|CvtColor          | PCIN+(A:0x74bc6)*B'' | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|CvtColor          | C+(A:0x259168)*B''   | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 1314.879 ; gain = 524.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 1352.184 ; gain = 562.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_0_0_U/Resize_opr_linearbkb_ram_U/ram_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_0_1_U/Resize_opr_linearbkb_ram_U/ram_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/ram_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_1_0_U/Resize_opr_lineareOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_1_1_U/Resize_opr_lineareOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/Resize_U0/grp_Resize_opr_linear_fu_220 | k_buf_val_val_1_2_U/Resize_opr_lineareOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_0_U/Resize_opr_linearbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_1_U/Resize_opr_linearbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_0_2_U/Resize_opr_linearbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_1_0_U/Resize_opr_lineareOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_1_1_U/Resize_opr_lineareOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_220/k_buf_val_val_1_2_U/Resize_opr_lineareOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 1415.008 ; gain = 625.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_23_reg_3110_reg [17] is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_21_reg_3093_reg [17] is driving 66 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \Resize_U0/grp_Resize_opr_linear_fu_220/p_Val2_20_reg_3087_reg_n_1_[19]  is driving 99 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:53 ; elapsed = 00:02:59 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:02:59 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:54 ; elapsed = 00:03:00 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[0].dividend_tmp_reg[1][30]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[1].dividend_tmp_reg[2][30]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[10].dividend_tmp_reg[11][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[11].dividend_tmp_reg[12][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[12].dividend_tmp_reg[13][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[13].dividend_tmp_reg[14][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[2].dividend_tmp_reg[3][30]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[3].dividend_tmp_reg[4][30]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[4].dividend_tmp_reg[5][30]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[5].dividend_tmp_reg[6][30]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[6].dividend_tmp_reg[7][30]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[7].dividend_tmp_reg[8][30]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[8].dividend_tmp_reg[9][30]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[9].dividend_tmp_reg[10][30]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[10].dividend_tmp_reg[11][30] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[11].dividend_tmp_reg[12][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[12].dividend_tmp_reg[13][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/box_udiv_31ns_32sjbC_div_u_0/loop[13].dividend_tmp_reg[14][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/icmp_ln2314_reg_2898_pp0_iter33_reg_reg[0]                                                                         | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/icmp_ln2350_reg_2912_pp0_iter36_reg_reg[0]                                                                         | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[15]                                                   | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[14]                                                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[13]                                                   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[12]                                                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[11]                                                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[10]                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[9]                                                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[8]                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[7]                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[6]                                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[5]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[4]                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[3]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[2]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U58/box_udiv_31ns_32sjbC_div_U/quot_reg[1]                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_pp0_iter33_reg_reg[14]                                                                        | 32     | 15    | NO           | NO                 | YES               | 0      | 15      | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[15]                                                   | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[14]                                                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[13]                                                   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[12]                                                   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[11]                                                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[10]                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[9]                                                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[8]                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[7]                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[6]                                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[5]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[4]                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[3]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[2]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/box_udiv_31ns_32sjbC_U57/box_udiv_31ns_32sjbC_div_U/quot_reg[1]                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/col_wr_1_reg_2924_pp0_iter36_reg_reg[0]                                                                            | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|box         | Resize_U0/grp_Resize_opr_linear_fu_220/zext_ln2314_reg_2892_pp0_iter36_reg_reg[14]                                                                        | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[4] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[4] | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[4] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1018|
|2     |DSP48E1    |     9|
|3     |DSP48E1_1  |     9|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_2  |     6|
|6     |DSP48E1_3  |     3|
|7     |DSP48E1_4  |     4|
|8     |DSP48E1_6  |     1|
|9     |DSP48E1_7  |     5|
|10    |DSP48E1_8  |     3|
|11    |DSP48E1_9  |     1|
|12    |LUT1       |   601|
|13    |LUT2       |  2896|
|14    |LUT3       |  2461|
|15    |LUT4       |   697|
|16    |LUT5       |   262|
|17    |LUT6       |   710|
|18    |MUXF7      |     2|
|19    |RAMB18E1   |     3|
|20    |RAMB18E1_1 |     3|
|21    |SRL16E     |   367|
|22    |SRLC32E    |    20|
|23    |FDRE       |  7987|
|24    |FDSE       |   138|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------+------+
|      |Instance                                      |Module                           |Cells |
+------+----------------------------------------------+---------------------------------+------+
|1     |top                                           |                                 | 17208|
|2     |  inst                                        |box                              | 17208|
|3     |    Block_Mat_exit22_pro_U0                   |Block_Mat_exit22_pro             |     4|
|4     |    AXIvideo2Mat_U0                           |AXIvideo2Mat                     |   564|
|5     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both_90                 |   198|
|6     |        ibuf_inst                             |ibuf_97                          |    51|
|7     |        obuf_inst                             |obuf_98                          |   147|
|8     |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1_91 |    27|
|9     |        ibuf_inst                             |ibuf__parameterized1_95          |    20|
|10    |        obuf_inst                             |obuf__parameterized1_96          |     7|
|11    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized1_92 |     9|
|12    |        ibuf_inst                             |ibuf__parameterized1_93          |     4|
|13    |        obuf_inst                             |obuf__parameterized1_94          |     5|
|14    |    Add_Rectangle_U0                          |Add_Rectangle                    |   768|
|15    |    CvtColor_U0                               |CvtColor                         |   132|
|16    |      box_mac_muladd_20ncg_U101               |box_mac_muladd_20ncg             |     1|
|17    |        box_mac_muladd_20ncg_DSP48_3_U        |box_mac_muladd_20ncg_DSP48_3     |     1|
|18    |      box_mac_muladd_23mb6_U100               |box_mac_muladd_23mb6             |     5|
|19    |        box_mac_muladd_23mb6_DSP48_2_U        |box_mac_muladd_23mb6_DSP48_2     |     5|
|20    |    Duplicate_U0                              |Duplicate                        |   171|
|21    |    Loop_BRAM_LOOP_proc1_U0                   |Loop_BRAM_LOOP_proc1             |    97|
|22    |    Mat2AXIvideo_U0                           |Mat2AXIvideo                     |   184|
|23    |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both                    |    82|
|24    |        ibuf_inst                             |ibuf                             |    47|
|25    |        obuf_inst                             |obuf                             |    28|
|26    |      regslice_both_AXI_video_strm_V_keep_V_U |regslice_both__parameterized0    |     8|
|27    |        ibuf_inst                             |ibuf__parameterized0             |     4|
|28    |        obuf_inst                             |obuf__parameterized0             |     4|
|29    |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1    |     9|
|30    |        ibuf_inst                             |ibuf__parameterized1_88          |     4|
|31    |        obuf_inst                             |obuf__parameterized1_89          |     5|
|32    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized1_87 |     9|
|33    |        ibuf_inst                             |ibuf__parameterized1             |     4|
|34    |        obuf_inst                             |obuf__parameterized1             |     5|
|35    |    Resize_U0                                 |Resize                           | 12821|
|36    |      grp_Resize_opr_linear_fu_220            |Resize_opr_linear                | 12772|
|37    |        box_mul_mul_8ns_2kbM_U59              |box_mul_mul_8ns_2kbM             |     1|
|38    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_86  |     1|
|39    |        box_mul_mul_8ns_2kbM_U60              |box_mul_mul_8ns_2kbM_54          |     2|
|40    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_85  |     2|
|41    |        box_mul_mul_8ns_2kbM_U61              |box_mul_mul_8ns_2kbM_55          |     1|
|42    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_84  |     1|
|43    |        box_mul_mul_8ns_2kbM_U62              |box_mul_mul_8ns_2kbM_56          |     1|
|44    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_83  |     1|
|45    |        box_mul_mul_8ns_2kbM_U63              |box_mul_mul_8ns_2kbM_57          |    24|
|46    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_82  |    24|
|47    |        box_mul_mul_8ns_2kbM_U64              |box_mul_mul_8ns_2kbM_58          |    27|
|48    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_81  |    27|
|49    |        box_mul_mul_8ns_2kbM_U65              |box_mul_mul_8ns_2kbM_59          |     1|
|50    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_80  |     1|
|51    |        box_mul_mul_8ns_2kbM_U66              |box_mul_mul_8ns_2kbM_60          |     2|
|52    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_79  |     2|
|53    |        box_mul_mul_8ns_2kbM_U67              |box_mul_mul_8ns_2kbM_61          |     1|
|54    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_78  |     1|
|55    |        box_mul_mul_8ns_2kbM_U68              |box_mul_mul_8ns_2kbM_62          |     1|
|56    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_77  |     1|
|57    |        box_mul_mul_8ns_2kbM_U69              |box_mul_mul_8ns_2kbM_63          |     2|
|58    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0_76  |     2|
|59    |        box_mul_mul_8ns_2kbM_U70              |box_mul_mul_8ns_2kbM_64          |     2|
|60    |          box_mul_mul_8ns_2kbM_DSP48_0_U      |box_mul_mul_8ns_2kbM_DSP48_0     |     2|
|61    |        box_sdiv_48ns_23shbi_U55              |box_sdiv_48ns_23shbi             |   498|
|62    |          box_sdiv_48ns_23shbi_div_U          |box_sdiv_48ns_23shbi_div         |   498|
|63    |            box_sdiv_48ns_23shbi_div_u_0      |box_sdiv_48ns_23shbi_div_u       |   409|
|64    |        box_sdiv_48ns_25sibs_U56              |box_sdiv_48ns_25sibs             |   359|
|65    |          box_sdiv_48ns_25sibs_div_U          |box_sdiv_48ns_25sibs_div         |   359|
|66    |            box_sdiv_48ns_25sibs_div_u_0      |box_sdiv_48ns_25sibs_div_u       |   272|
|67    |        box_udiv_31ns_32sjbC_U57              |box_udiv_31ns_32sjbC             |  4128|
|68    |          box_udiv_31ns_32sjbC_div_U          |box_udiv_31ns_32sjbC_div_74      |  4128|
|69    |            box_udiv_31ns_32sjbC_div_u_0      |box_udiv_31ns_32sjbC_div_u_75    |  4063|
|70    |        box_udiv_31ns_32sjbC_U58              |box_udiv_31ns_32sjbC_65          |  4141|
|71    |          box_udiv_31ns_32sjbC_div_U          |box_udiv_31ns_32sjbC_div         |  4141|
|72    |            box_udiv_31ns_32sjbC_div_u_0      |box_udiv_31ns_32sjbC_div_u       |  4062|
|73    |        k_buf_val_val_0_0_U                   |Resize_opr_linearbkb             |    10|
|74    |          Resize_opr_linearbkb_ram_U          |Resize_opr_linearbkb_ram_73      |    10|
|75    |        k_buf_val_val_0_1_U                   |Resize_opr_linearbkb_66          |     9|
|76    |          Resize_opr_linearbkb_ram_U          |Resize_opr_linearbkb_ram_72      |     9|
|77    |        k_buf_val_val_0_2_U                   |Resize_opr_linearbkb_67          |   105|
|78    |          Resize_opr_linearbkb_ram_U          |Resize_opr_linearbkb_ram         |   105|
|79    |        k_buf_val_val_1_0_U                   |Resize_opr_lineareOg             |     1|
|80    |          Resize_opr_lineareOg_ram_U          |Resize_opr_lineareOg_ram_71      |     1|
|81    |        k_buf_val_val_1_1_U                   |Resize_opr_lineareOg_68          |     1|
|82    |          Resize_opr_lineareOg_ram_U          |Resize_opr_lineareOg_ram_70      |     1|
|83    |        k_buf_val_val_1_2_U                   |Resize_opr_lineareOg_69          |    17|
|84    |          Resize_opr_lineareOg_ram_U          |Resize_opr_lineareOg_ram         |    17|
|85    |    Return_Plate_U0                           |Return_Plate                     |   422|
|86    |    box_AXILiteS_s_axi_U                      |box_AXILiteS_s_axi               |   450|
|87    |    copy1_data_stream_0_U                     |fifo_w8_d2_A                     |    37|
|88    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_53         |    25|
|89    |    copy1_data_stream_1_U                     |fifo_w8_d2_A_0                   |    35|
|90    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_52         |    25|
|91    |    copy1_data_stream_2_U                     |fifo_w8_d2_A_1                   |    35|
|92    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_51         |    25|
|93    |    copy2_data_stream_0_U                     |fifo_w8_d2_A_2                   |    35|
|94    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_50         |    25|
|95    |    copy2_data_stream_1_U                     |fifo_w8_d2_A_3                   |    35|
|96    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_49         |    25|
|97    |    copy2_data_stream_2_U                     |fifo_w8_d2_A_4                   |    36|
|98    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_48         |    25|
|99    |    gray_plate_data_stre_U                    |fifo_w8_d2_A_5                   |    31|
|100   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_47         |    24|
|101   |    output_img_data_stre_1_U                  |fifo_w8_d2_A_6                   |    41|
|102   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_46         |    32|
|103   |    output_img_data_stre_2_U                  |fifo_w8_d2_A_7                   |    41|
|104   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_45         |    32|
|105   |    output_img_data_stre_U                    |fifo_w8_d2_A_8                   |    41|
|106   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_44         |    32|
|107   |    plate_cols_V_c_U                          |fifo_w32_d5_A                    |    37|
|108   |      U_fifo_w32_d5_A_ram                     |fifo_w32_d5_A_shiftReg_43        |    20|
|109   |    plate_data_stream_0_U                     |fifo_w8_d2_A_9                   |    48|
|110   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_42         |    40|
|111   |    plate_data_stream_1_U                     |fifo_w8_d2_A_10                  |    48|
|112   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_41         |    40|
|113   |    plate_data_stream_2_U                     |fifo_w8_d2_A_11                  |    48|
|114   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_40         |    40|
|115   |    plate_rows_V_c_U                          |fifo_w32_d5_A_12                 |    36|
|116   |      U_fifo_w32_d5_A_ram                     |fifo_w32_d5_A_shiftReg           |    20|
|117   |    rgb_img_cols_V_c40_U                      |fifo_w12_d2_A                    |    10|
|118   |    rgb_img_cols_V_c_U                        |fifo_w12_d2_A_13                 |    11|
|119   |    rgb_img_data_stream_1_U                   |fifo_w8_d2_A_14                  |    34|
|120   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_39         |    25|
|121   |    rgb_img_data_stream_2_U                   |fifo_w8_d2_A_15                  |    34|
|122   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_38         |    25|
|123   |    rgb_img_data_stream_s_U                   |fifo_w8_d2_A_16                  |    35|
|124   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_37         |    25|
|125   |    rgb_img_rows_V_c39_U                      |fifo_w11_d2_A                    |    10|
|126   |    rgb_img_rows_V_c_U                        |fifo_w11_d2_A_17                 |    10|
|127   |    standard_plate_cols_1_U                   |fifo_w9_d5_A                     |    25|
|128   |      U_fifo_w9_d5_A_ram                      |fifo_w9_d5_A_shiftReg            |     8|
|129   |    standard_plate_cols_s_U                   |fifo_w9_d2_A                     |    23|
|130   |      U_fifo_w9_d2_A_ram                      |fifo_w9_d2_A_shiftReg            |    13|
|131   |    standard_plate_data_1_U                   |fifo_w8_d2_A_18                  |    32|
|132   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_36         |    24|
|133   |    standard_plate_data_2_U                   |fifo_w8_d2_A_19                  |    32|
|134   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_35         |    24|
|135   |    standard_plate_data_s_U                   |fifo_w8_d2_A_20                  |    32|
|136   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg            |    24|
|137   |    standard_plate_rows_1_U                   |fifo_w7_d5_A                     |    24|
|138   |      U_fifo_w7_d5_A_ram                      |fifo_w7_d5_A_shiftReg            |     8|
|139   |    standard_plate_rows_s_U                   |fifo_w7_d2_A                     |    23|
|140   |      U_fifo_w7_d2_A_ram                      |fifo_w7_d2_A_shiftReg            |    13|
|141   |    start_for_Add_RecpcA_U                    |start_for_Add_RecpcA             |    15|
|142   |    start_for_CvtColorcU_U                    |start_for_CvtColorcU             |    11|
|143   |    start_for_DuplicaqcK_U                    |start_for_DuplicaqcK             |    11|
|144   |    start_for_Loop_BRsc4_U                    |start_for_Loop_BRsc4             |     9|
|145   |    start_for_Mat2AXItde_U                    |start_for_Mat2AXItde             |    10|
|146   |    start_for_Resize_U0_U                     |start_for_Resize_U0              |    16|
|147   |    start_for_Return_ocq_U                    |start_for_Return_ocq             |    14|
|148   |    xleft_c35_U                               |fifo_w32_d4_A                    |    96|
|149   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_34        |    83|
|150   |    xleft_c_U                                 |fifo_w32_d4_A_21                 |    47|
|151   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_33        |    35|
|152   |    xright_c36_U                              |fifo_w32_d4_A_22                 |    96|
|153   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_32        |    83|
|154   |    xright_c_U                                |fifo_w32_d4_A_23                 |    47|
|155   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_31        |    35|
|156   |    ydown_c38_U                               |fifo_w32_d4_A_24                 |    96|
|157   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_30        |    83|
|158   |    ydown_c_U                                 |fifo_w32_d4_A_25                 |    63|
|159   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_29        |    38|
|160   |    ytop_c37_U                                |fifo_w32_d4_A_26                 |    96|
|161   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg_28        |    83|
|162   |    ytop_c_U                                  |fifo_w32_d4_A_27                 |    47|
|163   |      U_fifo_w32_d4_A_ram                     |fifo_w32_d4_A_shiftReg           |    35|
+------+----------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:54 ; elapsed = 00:03:00 . Memory (MB): peak = 1418.254 ; gain = 628.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 602 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:50 . Memory (MB): peak = 1418.254 ; gain = 470.699
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:01 . Memory (MB): peak = 1418.254 ; gain = 628.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1431.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1432.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
477 Infos, 286 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:20 . Memory (MB): peak = 1432.328 ; gain = 935.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1432.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1/ov_carplate_box_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ov_carplate_box_0_0, cache-ID = 24a6da0390be0108
INFO: [Coretcl 2-1174] Renamed 162 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1432.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_box_0_0_synth_1/ov_carplate_box_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov_carplate_box_0_0_utilization_synth.rpt -pb ov_carplate_box_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 14:14:33 2020...
