

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu Sep 21 12:39:08 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.716|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  32283119|  46832879|  32283119|  46832879|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+----------+----------+----------+----------+---------+
        |                       |            |       Latency       |       Interval      | Pipeline|
        |        Instance       |   Module   |    min   |    max   |    min   |    max   |   Type  |
        +-----------------------+------------+----------+----------+----------+----------+---------+
        |grp_dense_fu_162       |dense       |    192454|    192454|    192454|    192454|   none  |
        |grp_conv_2_fu_172      |conv_2      |  29202889|  42584521|  29202889|  42584521|   none  |
        |grp_conv_1_fu_182      |conv_1      |   2727037|   3895165|   2727037|   3895165|   none  |
        |grp_max_pool_1_fu_192  |max_pool_1  |    119873|    119873|    119873|    119873|   none  |
        |grp_max_pool_2_fu_198  |max_pool_2  |     35969|     35969|     35969|     35969|   none  |
        |grp_flat_fu_204        |flat        |      3261|      3261|      3261|      3261|   none  |
        +-----------------------+------------+----------+----------+----------+----------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1624|  1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1  |    56|    56|         2|          -|          -|    28|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    106|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       99|     24|    4311|   8508|    0|
|Memory           |      106|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    326|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      205|     24|    4412|   8940|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       73|     10|       4|     16|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+------+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+--------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U   |cnn_CRTL_BUS_s_axi  |        0|      0|    36|    40|    0|
    |grp_conv_1_fu_182      |conv_1              |        2|      5|   772|  1560|    0|
    |grp_conv_2_fu_172      |conv_2              |       65|      5|   787|  1647|    0|
    |grp_dense_fu_162       |dense               |       32|     14|  2031|  3574|    0|
    |grp_flat_fu_204        |flat                |        0|      0|    98|   236|    0|
    |grp_max_pool_1_fu_192  |max_pool_1          |        0|      0|   301|   740|    0|
    |grp_max_pool_2_fu_198  |max_pool_2          |        0|      0|   286|   711|    0|
    +-----------------------+--------------------+---------+-------+------+------+-----+
    |Total                  |                    |       99|     24|  4311|  8508|    0|
    +-----------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U  |cnn_conv_1_input_0  |        2|  0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_U      |cnn_conv_1_out      |       64|  0|   0|    0|  21632|   32|     1|       692224|
    |conv_2_out_U      |cnn_conv_2_out      |       16|  0|   0|    0|   7744|   32|     1|       247808|
    |flat_array_U      |cnn_flat_array      |        4|  0|   0|    0|   1600|   32|     1|        51200|
    |max_pool_1_out_U  |cnn_max_pool_1_out  |       16|  0|   0|    0|   5408|   32|     1|       173056|
    |max_pool_2_out_U  |cnn_max_pool_2_out  |        4|  0|   0|    0|   1600|   32|     1|        51200|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                    |      106|  0|   0|    0|  38768|  192|     6|      1240576|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_281_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln25_fu_271_p2   |     +    |      0|  0|  14|          10|           1|
    |i_fu_217_p2          |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_223_p2      |     +    |      0|  0|  14|          10|           5|
    |j_fu_265_p2          |     +    |      0|  0|  15|           5|           1|
    |sub_ln24_fu_253_p2   |     -    |      0|  0|  13|          11|          11|
    |icmp_ln18_fu_211_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_fu_259_p2  |   icmp   |      0|  0|  11|           5|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 106|          62|          38|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         16|    1|         16|
    |conv_1_input_0_address0  |  15|          3|   10|         30|
    |conv_1_input_0_ce0       |  15|          3|    1|          3|
    |conv_1_out_address0      |  15|          3|   15|         45|
    |conv_1_out_ce0           |  15|          3|    1|          3|
    |conv_1_out_we0           |   9|          2|    1|          2|
    |conv_2_out_address0      |  15|          3|   13|         39|
    |conv_2_out_ce0           |  15|          3|    1|          3|
    |conv_2_out_we0           |   9|          2|    1|          2|
    |flat_array_address0      |  15|          3|   11|         33|
    |flat_array_ce0           |  15|          3|    1|          3|
    |flat_array_we0           |   9|          2|    1|          2|
    |i_0_reg_118              |   9|          2|    5|         10|
    |ix_in_0_reg_129          |   9|          2|   10|         20|
    |ix_in_1_reg_141          |   9|          2|   10|         20|
    |j_0_reg_151              |   9|          2|    5|         10|
    |max_pool_1_out_address0  |  15|          3|   13|         39|
    |max_pool_1_out_ce0       |  15|          3|    1|          3|
    |max_pool_1_out_we0       |   9|          2|    1|          2|
    |max_pool_2_out_address0  |  15|          3|   11|         33|
    |max_pool_2_out_ce0       |  15|          3|    1|          3|
    |max_pool_2_out_we0       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 326|         70|  115|        323|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_326                    |  11|   0|   11|          0|
    |add_ln25_reg_321                    |  10|   0|   10|          0|
    |ap_CS_fsm                           |  15|   0|   15|          0|
    |grp_conv_1_fu_182_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_172_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_fu_162_ap_start_reg       |   1|   0|    1|          0|
    |grp_flat_fu_204_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_192_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_118                         |   5|   0|    5|          0|
    |i_reg_298                           |   5|   0|    5|          0|
    |ix_in_0_reg_129                     |  10|   0|   10|          0|
    |ix_in_1_reg_141                     |  10|   0|   10|          0|
    |ix_in_reg_303                       |  10|   0|   10|          0|
    |j_0_reg_151                         |   5|   0|    5|          0|
    |j_reg_316                           |   5|   0|    5|          0|
    |sub_ln24_reg_308                    |   9|   0|   11|          2|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 101|   0|  103|          2|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

