Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\frkanaan\Documents\TP_ESN11\main\Kanaan_Lab1\Lab1_led_sys.qsys --block-symbol-file --output-directory=C:\Users\frkanaan\Documents\TP_ESN11\main\Kanaan_Lab1\Lab1_led_sys --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Kanaan_Lab1/Lab1_led_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab1_led_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Lab1_led_sys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Lab1_led_sys.pio_1: Interrupt sender pio_1.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\frkanaan\Documents\TP_ESN11\main\Kanaan_Lab1\Lab1_led_sys.qsys --synthesis=VHDL --output-directory=C:\Users\frkanaan\Documents\TP_ESN11\main\Kanaan_Lab1\Lab1_led_sys\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Kanaan_Lab1/Lab1_led_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab1_led_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Lab1_led_sys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Lab1_led_sys.pio_1: Interrupt sender pio_1.irq is not connected to an interrupt receiver
Info: Lab1_led_sys: Generating Lab1_led_sys "Lab1_led_sys" for QUARTUS_SYNTH
Error: Generation stopped, 8 or more modules remaining
Info: Lab1_led_sys: Done "Lab1_led_sys" with 9 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
