Source Block: hdl/library/util_dacfifo/util_dacfifo.v@84:94@HdlIdDef

  // internal registers

  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;
  reg                                           dma_xfer_req_ff = 1'b0;
  reg                                           dma_ready = 1'b0;

  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;

Diff Content:
- 89   reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@85:95
  // internal registers

  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;
  reg                                           dma_xfer_req_ff = 1'b0;
  reg                                           dma_ready = 1'b0;

  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;
  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;

Clone Blocks 2:
hdl/library/util_dacfifo/util_dacfifo.v@82:92
  input                                         dac_valid;
  output  [(DATA_WIDTH-1):0]                    dac_data;

  // internal registers

  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;
  reg                                           dma_xfer_req_ff = 1'b0;
  reg                                           dma_ready = 1'b0;

Clone Blocks 3:
hdl/library/util_dacfifo/util_dacfifo.v@86:96

  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;
  reg                                           dma_xfer_req_ff = 1'b0;
  reg                                           dma_ready = 1'b0;

  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;
  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;


Clone Blocks 4:
hdl/library/util_dacfifo/util_dacfifo.v@83:93
  output  [(DATA_WIDTH-1):0]                    dac_data;

  // internal registers

  reg     [(ADDR_WIDTH-1):0]                    dma_waddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;
  reg                                           dma_xfer_req_ff = 1'b0;
  reg                                           dma_ready = 1'b0;


Clone Blocks 5:
hdl/library/util_dacfifo/util_dacfifo.v@89:99
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_d = 'b0;
  reg     [(ADDR_WIDTH-1):0]                    dma_lastaddr_2d = 'b0;
  reg                                           dma_xfer_req_ff = 1'b0;
  reg                                           dma_ready = 1'b0;

  reg     [(ADDR_WIDTH-1):0]                    dac_raddr = 'b0;
  reg     [(DATA_WIDTH-1):0]                    dac_data = 'b0;

  // internal wires
  wire                                          dma_wren;
  wire    [(DATA_WIDTH-1):0]                    dac_data_s;

