Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Dec 29 21:11:54 2023
| Host         : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    44 |
| Minimum Number of register sites lost to control set restrictions |   129 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           43 |
| No           | No                    | Yes                    |              78 |           24 |
| No           | Yes                   | No                     |             109 |           31 |
| Yes          | No                    | No                     |             145 |           58 |
| Yes          | No                    | Yes                    |              25 |            8 |
| Yes          | Yes                   | No                     |             140 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                  Enable Signal                                  |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  music/recoder/uclk_wiz/inst/clk_out3 |                                                                                 |                                                                |                1 |              1 |
|  music/recoder/uclk_wiz/inst/clk_out1 |                                                                                 |                                                                |                1 |              1 |
|  music/recoder/uclk_wiz/inst/clk_out1 | music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/O2               |                                                                |                1 |              3 |
|  divfreq_1Hz/clk_1hz                  |                                                                                 |                                                                |                1 |              3 |
|  clk_BUFG                             | Clocking/n_0_One[3]_i_2__0                                                      | Clocking/n_0_One[3]_i_1                                        |                3 |              4 |
|  clk_BUFG                             | Clocking/n_0_Hundred[3]_i_1__0                                                  | Clocking/n_0_state[0]_i_1__0                                   |                2 |              4 |
|  music/recoder/uclk_wiz/inst/clk_out1 | music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/O1               |                                                                |                1 |              4 |
|  clk_BUFG                             | set_time/n_0_One[3]_i_1__0                                                      | set_time/n_0_Ten[3]_i_1                                        |                1 |              4 |
|  clk_BUFG                             | set_time/n_0_Hundred[3]_i_1                                                     | set_time/n_0_Thousand[3]_i_2                                   |                3 |              4 |
|  clk_BUFG                             | UART_crl/u_uart_rx/n_0_rx_cnt[3]_i_1                                            | rst_IBUF                                                       |                2 |              4 |
|  clk_BUFG                             | UART_crl/u_uart_tx/n_0_tx_cnt[3]_i_1                                            | rst_IBUF                                                       |                1 |              4 |
|  clk_BUFG                             | Clocking/n_0_Hour[4]_i_1__0                                                     | Clocking/n_0_state[1]_i_1__0                                   |                2 |              5 |
|  music/recoder/uclk_wiz/inst/clk_out1 | music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1 | music/recoder/i2c_top_inst/i2c_config_inst/i2c_start           |                2 |              5 |
|  clk_BUFG                             | set_time/n_0_valuehour[4]_i_1                                                   |                                                                |                2 |              5 |
|  display/n_0_led_reg[4]_i_2           |                                                                                 |                                                                |                3 |              5 |
|  clk_BUFG                             | Clocking/n_0_valuehour[4]_i_1__0                                                |                                                                |                2 |              5 |
|  clk_BUFG                             | set_time/n_0_Hour[4]_i_2                                                        | set_time/n_0_Hour[4]_i_1                                       |                2 |              5 |
|  music/recoder/uclk_wiz/inst/clk_out3 | music/recoder/i2c_top_inst/freq_div_inst/E[0]                                   |                                                                |                2 |              6 |
|  music/recoder/uclk_wiz/inst/clk_out1 | music/recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[1]  |                                                                |                2 |              6 |
|  music/recoder/uclk_wiz/inst/clk_out1 | music/recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[1]  | music/recoder/i2c_top_inst/i2c_config_inst/n_0_i2c_data[7]_i_1 |                2 |              6 |
|  clk_BUFG                             | set_time/n_0_valueten[1]_i_1                                                    |                                                                |                2 |              7 |
|  clk_BUFG                             | set_time/n_0_valuehun[3]_i_1                                                    |                                                                |                4 |              7 |
|  clk_BUFG                             | Clocking/n_0_valueten[2]_i_1__0                                                 |                                                                |                4 |              7 |
|  clk_BUFG                             | Clocking/n_0_valuethou[2]_i_1                                                   |                                                                |                2 |              7 |
|  clk_BUFG                             | set_time/n_0_Thousand[3]_i_1                                                    |                                                                |                3 |              8 |
|  clk_BUFG                             | UART_crl/u_uart_rx/rx_flag0                                                     | rst_IBUF                                                       |                3 |              8 |
|  display/n_0_sel_reg[3]_i_2           |                                                                                 |                                                                |                3 |              8 |
|  clk_BUFG                             | UART_crl/u_uart_tx/n_0_tx_data_t[7]_i_1                                         | rst_IBUF                                                       |                2 |              9 |
|  music/recoder/uclk_wiz/inst/clk_out1 | music/recoder/i2c_top_inst/i2c_config_inst/i2c_start                            |                                                                |                5 |             12 |
|  music/recoder/uclk_wiz/inst/clk_out1 |                                                                                 | music/recoder/i2c_top_inst/i2c_config_inst/i2c_start           |                4 |             12 |
|  clk_BUFG                             | Clocking/n_0_clkHour[0]_i_1                                                     |                                                                |                4 |             15 |
|  music/recoder/uclk_wiz/inst/clk_out2 | music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1              |                                                                |                8 |             16 |
|  music/recoder/uclk_wiz/inst/clk_out2 | music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1               |                                                                |                7 |             16 |
|  clk_BUFG                             | set_time/n_0_data[20]_i_1                                                       |                                                                |                9 |             21 |
|  clk_BUFG                             |                                                                                 | dClocking/n_0_sw_valid_reg                                     |                6 |             22 |
|  clk_BUFG                             |                                                                                 | dtran/n_0_sw_valid_reg                                         |                6 |             22 |
|  clk_BUFG                             |                                                                                 | dset/sw_valid                                                  |                6 |             22 |
|  music/recoder/uclk_wiz/inst/clk_out2 |                                                                                 |                                                                |                9 |             26 |
|  clk_BUFG                             | set_time/n_0_count_1hz[0]_i_2                                                   | set_time/n_0_count_1hz[0]_i_1                                  |                8 |             31 |
|  music/recoder/uclk_wiz/inst/clk_out3 |                                                                                 | music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0 |                9 |             31 |
|  clk_BUFG                             | Clocking/O8                                                                     | Clocking/O5                                                    |                8 |             31 |
|  clk_BUFG                             | Clocking/n_0_count_3s[0]_i_2                                                    | Clocking/n_0_count_3s[0]_i_1                                   |               11 |             41 |
|  clk_BUFG                             |                                                                                 |                                                                |               25 |             58 |
|  clk_BUFG                             |                                                                                 | rst_IBUF                                                       |               24 |             78 |
+---------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


