=====
SETUP
9.885
14.445
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/led_4_s4
10.759
11.385
uart_inst/n303_s9
13.346
14.445
uart_inst/current_tx_bit_s1
14.445
=====
SETUP
10.194
14.135
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/led_4_s4
10.759
11.385
uart_inst/n302_s13
13.036
14.135
uart_inst/tx_state_0_s2
14.135
=====
SETUP
10.358
14.329
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/led_4_s4
10.759
11.385
uart_inst/n256_s1
13.367
13.992
uart_inst/tx_state_1_s1
14.329
=====
SETUP
10.747
13.583
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_6_s0
4.730
5.188
uart_inst/n96_s4
5.611
6.710
uart_inst/n90_s3
8.339
9.400
uart_inst/n81_s3
9.823
10.922
uart_inst/n81_s2
12.551
13.583
uart_inst/delay_counter_23_s0
13.583
=====
SETUP
11.308
13.022
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n85_s2
11.923
13.022
uart_inst/delay_counter_19_s0
13.022
=====
SETUP
11.497
13.190
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/char_index_3_s4
12.044
12.846
uart_inst/char_index_0_s0
13.190
=====
SETUP
11.497
13.190
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/char_index_3_s4
12.044
12.846
uart_inst/char_index_1_s0
13.190
=====
SETUP
11.497
13.190
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/char_index_3_s4
12.044
12.846
uart_inst/char_index_2_s0
13.190
=====
SETUP
11.497
13.190
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/char_index_3_s4
12.044
12.846
uart_inst/char_index_3_s0
13.190
=====
SETUP
11.622
12.708
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/n13_s0
10.428
11.250
uart_inst/n136_s3
12.082
12.708
uart_inst/char_index_2_s0
12.708
=====
SETUP
11.638
12.692
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_6_s0
4.730
5.188
uart_inst/n96_s4
5.611
6.710
uart_inst/n90_s3
8.339
9.400
uart_inst/n81_s3
9.823
10.922
uart_inst/n79_s4
12.066
12.692
uart_inst/delay_counter_25_s0
12.692
=====
SETUP
11.667
12.663
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n93_s2
11.564
12.663
uart_inst/delay_counter_11_s0
12.663
=====
SETUP
11.667
12.663
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n91_s2
11.564
12.663
uart_inst/delay_counter_13_s0
12.663
=====
SETUP
11.716
12.614
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n89_s2
11.582
12.614
uart_inst/delay_counter_15_s0
12.614
=====
SETUP
11.716
12.614
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n88_s2
11.582
12.614
uart_inst/delay_counter_16_s0
12.614
=====
SETUP
11.716
12.614
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n84_s2
11.582
12.614
uart_inst/delay_counter_20_s0
12.614
=====
SETUP
11.730
12.600
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n90_s2
11.568
12.600
uart_inst/delay_counter_14_s0
12.600
=====
SETUP
11.772
12.558
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_6_s0
4.730
5.188
uart_inst/n96_s4
5.611
6.710
uart_inst/n90_s3
8.339
9.400
uart_inst/n81_s3
9.823
10.922
uart_inst/n80_s2
11.736
12.558
uart_inst/delay_counter_24_s0
12.558
=====
SETUP
11.781
12.549
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n87_s2
11.923
12.549
uart_inst/delay_counter_17_s0
12.549
=====
SETUP
11.855
12.475
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/n13_s0
10.428
11.230
uart_inst/n135_s1
11.653
12.475
uart_inst/char_index_3_s0
12.475
=====
SETUP
12.106
12.223
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/n13_s0
10.428
11.250
uart_inst/tx_busy_s0
12.223
=====
SETUP
12.139
12.547
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/led_4_s4
10.759
11.384
uart_inst/led_4_s0
12.547
=====
SETUP
12.156
12.174
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n97_s2
11.075
12.174
uart_inst/delay_counter_7_s0
12.174
=====
SETUP
12.298
12.032
24.330
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n86_s3
5.541
6.640
uart_inst/char_index_3_s7
7.625
8.657
uart_inst/char_index_3_s5
9.147
10.246
uart_inst/n98_s2
11.406
12.032
uart_inst/delay_counter_6_s0
12.032
=====
SETUP
12.580
12.106
24.687
bank1_3v3_xtal_in_ibuf
0.000
2.088
uart_inst/delay_counter_16_s0
4.730
5.188
uart_inst/n13_s8
5.541
6.640
uart_inst/n13_s2
7.445
8.477
uart_inst/led_4_s4
10.759
11.384
uart_inst/tx_data_reg_0_s0
12.106
=====
HOLD
0.708
3.861
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_bit_index_3_s1
3.154
3.487
uart_inst/n308_s12
3.489
3.861
uart_inst/tx_bit_index_3_s1
3.861
=====
HOLD
0.708
3.861
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/led_4_s0
3.154
3.487
uart_inst/n155_s2
3.489
3.861
uart_inst/led_4_s0
3.861
=====
HOLD
0.708
3.861
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_13_s0
3.154
3.487
uart_inst/n91_s2
3.489
3.861
uart_inst/delay_counter_13_s0
3.861
=====
HOLD
0.708
3.861
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_15_s0
3.154
3.487
uart_inst/n89_s2
3.489
3.861
uart_inst/delay_counter_15_s0
3.861
=====
HOLD
0.708
3.861
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_clk_counter_2_s0
3.154
3.487
uart_inst/n298_s5
3.489
3.861
uart_inst/tx_clk_counter_2_s0
3.861
=====
HOLD
0.708
3.861
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_clk_counter_6_s0
3.154
3.487
uart_inst/n294_s5
3.489
3.861
uart_inst/tx_clk_counter_6_s0
3.861
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_bit_index_2_s1
3.154
3.487
uart_inst/n309_s11
3.490
3.862
uart_inst/tx_bit_index_2_s1
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_state_1_s1
3.154
3.487
uart_inst/n301_s6
3.490
3.862
uart_inst/tx_state_1_s1
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_0_s0
3.154
3.487
uart_inst/n104_s4
3.490
3.862
uart_inst/delay_counter_0_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_3_s0
3.154
3.487
uart_inst/n101_s4
3.490
3.862
uart_inst/delay_counter_3_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_8_s0
3.154
3.487
uart_inst/n96_s5
3.490
3.862
uart_inst/delay_counter_8_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_20_s0
3.154
3.487
uart_inst/n84_s2
3.490
3.862
uart_inst/delay_counter_20_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_23_s0
3.154
3.487
uart_inst/n81_s2
3.490
3.862
uart_inst/delay_counter_23_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_24_s0
3.154
3.487
uart_inst/n80_s2
3.490
3.862
uart_inst/delay_counter_24_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/char_index_0_s0
3.154
3.487
uart_inst/n138_s2
3.490
3.862
uart_inst/char_index_0_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_clk_counter_3_s0
3.154
3.487
uart_inst/n297_s5
3.490
3.862
uart_inst/tx_clk_counter_3_s0
3.862
=====
HOLD
0.709
3.862
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_clk_counter_4_s0
3.154
3.487
uart_inst/n296_s8
3.490
3.862
uart_inst/tx_clk_counter_4_s0
3.862
=====
HOLD
0.710
3.864
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_state_0_s2
3.154
3.487
uart_inst/n302_s13
3.492
3.864
uart_inst/tx_state_0_s2
3.864
=====
HOLD
0.710
3.864
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_bit_index_0_s1
3.154
3.487
uart_inst/n311_s8
3.492
3.864
uart_inst/tx_bit_index_0_s1
3.864
=====
HOLD
0.710
3.864
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_bit_index_1_s1
3.154
3.487
uart_inst/n310_s11
3.492
3.864
uart_inst/tx_bit_index_1_s1
3.864
=====
HOLD
0.710
3.864
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_7_s0
3.154
3.487
uart_inst/n97_s2
3.492
3.864
uart_inst/delay_counter_7_s0
3.864
=====
HOLD
0.710
3.864
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_11_s0
3.154
3.487
uart_inst/n93_s2
3.492
3.864
uart_inst/delay_counter_11_s0
3.864
=====
HOLD
0.710
3.864
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/tx_clk_counter_1_s0
3.154
3.487
uart_inst/n299_s5
3.492
3.864
uart_inst/tx_clk_counter_1_s0
3.864
=====
HOLD
0.893
4.046
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_2_s0
3.154
3.487
uart_inst/n102_s2
3.490
4.046
uart_inst/delay_counter_2_s0
4.046
=====
HOLD
0.893
4.046
3.154
bank1_3v3_xtal_in_ibuf
0.000
1.392
uart_inst/delay_counter_16_s0
3.154
3.487
uart_inst/n88_s2
3.490
4.046
uart_inst/delay_counter_16_s0
4.046
