ARM ISA2+isb+addr+dsb.st
"ISBdWW Rfe DpAddrdW Rfe DSB.STdRR Fre"
Cycle=Rfe DSB.STdRR Fre ISBdWW Rfe DpAddrdW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=ISBdWW Rfe DpAddrdW Rfe DSB.STdRR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1              | P2           ;
 MOV R0,#1    | LDR R0,[%y1]    | LDR R0,[%z2] ;
 STR R0,[%x0] | EOR R1,R0,R0    | DSB ST       ;
 ISB          | MOV R2,#1       | LDR R1,[%x2] ;
 MOV R1,#1    | STR R2,[R1,%z1] |              ;
 STR R1,[%y0] |                 |              ;
exists
(1:R0=1 /\ 2:R0=1 /\ 2:R1=0)
