[11/17 09:39:32      0s] 
[11/17 09:39:32      0s] Cadence Innovus(TM) Implementation System.
[11/17 09:39:32      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/17 09:39:32      0s] 
[11/17 09:39:32      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[11/17 09:39:32      0s] Options:	
[11/17 09:39:32      0s] Date:		Fri Nov 17 09:39:32 2023
[11/17 09:39:32      0s] Host:		racs11 (x86_64 w/Linux 4.18.0-348.7.1.el8_5.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E3-1240 V2 @ 3.40GHz 8192KB)
[11/17 09:39:32      0s] OS:		CentOS Linux release 8.5.2111
[11/17 09:39:32      0s] 
[11/17 09:39:32      0s] License:
[11/17 09:39:32      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/17 09:39:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/17 09:39:43     10s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/17 09:39:43     10s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[11/17 09:39:43     10s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/17 09:39:43     10s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[11/17 09:39:43     10s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[11/17 09:39:43     10s] @(#)CDS: CPE v20.11-s013
[11/17 09:39:43     10s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/17 09:39:43     10s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[11/17 09:39:43     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/17 09:39:43     10s] @(#)CDS: RCDB 11.15.0
[11/17 09:39:43     10s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[11/17 09:39:43     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3014419_racs11_parvin_O0c9Wo.

[11/17 09:39:43     10s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/17 09:39:44     11s] 
[11/17 09:39:44     11s] **INFO:  MMMC transition support version v31-84 
[11/17 09:39:44     11s] 
[11/17 09:39:44     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/17 09:39:44     11s] <CMD> suppressMessage ENCEXT-2799
[11/17 09:39:44     11s] <CMD> win
[11/17 09:40:14     14s] <CMD> set init_verilog encounter/top.v.v
[11/17 09:40:14     15s] <CMD> set init_design_netlisttype Verilog
[11/17 09:40:14     15s] <CMD> set init_design_settop 1
[11/17 09:40:14     15s] <CMD> set init_top_cell top
[11/17 09:40:14     15s] <CMD> set init_mmmc_file encounter/top.v.mmode.tcl
[11/17 09:40:14     15s] <CMD> set init_lef_file {/local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.tech.lef /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.macro.mod.lef}
[11/17 09:40:14     15s] <CMD> set fp_core_cntl aspect
[11/17 09:40:14     15s] <CMD> set fp_aspect_ratio 1.0000
[11/17 09:40:14     15s] <CMD> set extract_shrink_factor 1.0
[11/17 09:40:14     15s] <CMD> set init_assign_buffer 0
[11/17 09:40:14     15s] <CMD> set init_cpf_file {}
[11/17 09:40:17     15s] <CMD> set init_gnd_net VSS
[11/17 09:40:17     15s] <CMD> set init_pwr_net VDD
[11/17 09:40:17     15s] <CMD> init_design
[11/17 09:40:17     15s] #% Begin Load MMMC data ... (date=11/17 09:40:17, mem=814.3M)
[11/17 09:40:17     15s] #% End Load MMMC data ... (date=11/17 09:40:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.6M, current mem=814.6M)
[11/17 09:40:17     15s] 
[11/17 09:40:17     15s] Loading LEF file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.tech.lef ...
[11/17 09:40:17     15s] 
[11/17 09:40:17     15s] Loading LEF file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.macro.mod.lef ...
[11/17 09:40:17     15s] Set DBUPerIGU to M2 pitch 380.
[11/17 09:40:17     15s] 
[11/17 09:40:17     15s] viaInitial starts at Fri Nov 17 09:40:17 2023
viaInitial ends at Fri Nov 17 09:40:17 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/17 09:40:17     15s] Loading view definition file from encounter/top.v.mmode.tcl
[11/17 09:40:17     15s] Reading default_library_set timing library '/local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary_typical.lib' ...
[11/17 09:40:17     15s] Read 135 cells in library 'NangateOpenCellLibrary' 
[11/17 09:40:17     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=882.1M, current mem=831.7M)
[11/17 09:40:17     15s] *** End library_loading (cpu=0.01min, real=0.00min, mem=21.0M, fe_cpu=0.26min, fe_real=0.75min, fe_mem=915.8M) ***
[11/17 09:40:17     15s] #% Begin Load netlist data ... (date=11/17 09:40:17, mem=831.7M)
[11/17 09:40:17     15s] *** Begin netlist parsing (mem=915.8M) ***
[11/17 09:40:17     15s] Created 135 new cells from 1 timing libraries.
[11/17 09:40:17     15s] Reading netlist ...
[11/17 09:40:17     15s] Backslashed names will retain backslash and a trailing blank character.
[11/17 09:40:17     15s] Reading verilog netlist 'encounter/top.v.v'
[11/17 09:40:17     15s] 
[11/17 09:40:17     15s] *** Memory Usage v#2 (Current mem = 918.809M, initial mem = 278.039M) ***
[11/17 09:40:17     15s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=918.8M) ***
[11/17 09:40:17     15s] #% End Load netlist data ... (date=11/17 09:40:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=841.9M, current mem=841.9M)
[11/17 09:40:17     15s] Set top cell to top.
[11/17 09:40:18     15s] Hooked 135 DB cells to tlib cells.
[11/17 09:40:18     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=844.5M, current mem=844.5M)
[11/17 09:40:18     15s] Starting recursive module instantiation check.
[11/17 09:40:18     15s] No recursion found.
[11/17 09:40:18     15s] Building hierarchical netlist for Cell top ...
[11/17 09:40:18     15s] *** Netlist is unique.
[11/17 09:40:18     15s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[11/17 09:40:18     15s] ** info: there are 136 modules.
[11/17 09:40:18     15s] ** info: there are 13611 stdCell insts.
[11/17 09:40:18     15s] 
[11/17 09:40:18     15s] *** Memory Usage v#2 (Current mem = 963.723M, initial mem = 278.039M) ***
[11/17 09:40:18     16s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/17 09:40:18     16s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/17 09:40:18     16s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/17 09:40:18     16s] Set Default Net Delay as 1000 ps.
[11/17 09:40:18     16s] Set Default Net Load as 0.5 pF. 
[11/17 09:40:18     16s] Set Default Input Pin Transition as 0.1 ps.
[11/17 09:40:18     16s] Extraction setup Started 
[11/17 09:40:18     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 09:40:18     16s] Type 'man IMPEXT-2773' for more detail.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 09:40:18     16s] Summary of Active RC-Corners : 
[11/17 09:40:18     16s]  
[11/17 09:40:18     16s]  Analysis View: _default_view_
[11/17 09:40:18     16s]     RC-Corner Name        : _default_rc_corner_
[11/17 09:40:18     16s]     RC-Corner Index       : 0
[11/17 09:40:18     16s]     RC-Corner Temperature : 25 Celsius
[11/17 09:40:18     16s]     RC-Corner Cap Table   : ''
[11/17 09:40:18     16s]     RC-Corner PreRoute Res Factor         : 1
[11/17 09:40:18     16s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 09:40:18     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 09:40:18     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 09:40:18     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 09:40:18     16s]     RC-Corner PreRoute Clock Res Factor   : 1
[11/17 09:40:18     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/17 09:40:18     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 09:40:18     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 09:40:18     16s] LayerId::1 widthSet size::1
[11/17 09:40:18     16s] LayerId::2 widthSet size::1
[11/17 09:40:18     16s] LayerId::3 widthSet size::1
[11/17 09:40:18     16s] LayerId::4 widthSet size::1
[11/17 09:40:18     16s] LayerId::5 widthSet size::1
[11/17 09:40:18     16s] LayerId::6 widthSet size::1
[11/17 09:40:18     16s] LayerId::7 widthSet size::1
[11/17 09:40:18     16s] LayerId::8 widthSet size::1
[11/17 09:40:18     16s] LayerId::9 widthSet size::1
[11/17 09:40:18     16s] LayerId::10 widthSet size::1
[11/17 09:40:18     16s] Updating RC grid for preRoute extraction ...
[11/17 09:40:18     16s] Initializing multi-corner resistance tables ...
[11/17 09:40:18     16s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:40:18     16s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:40:18     16s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/17 09:40:18     16s] *Info: initialize multi-corner CTS.
[11/17 09:40:18     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.3M, current mem=869.1M)
[11/17 09:40:18     16s] Reading timing constraints file 'encounter/top.v._default_constraint_mode_.sdc' ...
[11/17 09:40:18     16s] Current (total cpu=0:00:16.3, real=0:00:46.0, peak res=1072.3M, current mem=1072.3M)
[11/17 09:40:18     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File encounter/top.v._default_constraint_mode_.sdc, Line 9).
[11/17 09:40:18     16s] 
[11/17 09:40:18     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File encounter/top.v._default_constraint_mode_.sdc, Line 10).
[11/17 09:40:18     16s] 
[11/17 09:40:18     16s] INFO (CTE): Reading of timing constraints file encounter/top.v._default_constraint_mode_.sdc completed, with 2 WARNING
[11/17 09:40:18     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.8M, current mem=1079.8M)
[11/17 09:40:18     16s] Current (total cpu=0:00:16.3, real=0:00:46.0, peak res=1079.8M, current mem=1079.8M)
[11/17 09:40:18     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/17 09:40:18     16s] Creating Cell Server ...(0, 1, 1, 1)
[11/17 09:40:18     16s] Summary for sequential cells identification: 
[11/17 09:40:18     16s]   Identified SBFF number: 16
[11/17 09:40:18     16s]   Identified MBFF number: 0
[11/17 09:40:18     16s]   Identified SB Latch number: 0
[11/17 09:40:18     16s]   Identified MB Latch number: 0
[11/17 09:40:18     16s]   Not identified SBFF number: 0
[11/17 09:40:18     16s]   Not identified MBFF number: 0
[11/17 09:40:18     16s]   Not identified SB Latch number: 0
[11/17 09:40:18     16s]   Not identified MB Latch number: 0
[11/17 09:40:18     16s]   Number of sequential cells which are not FFs: 13
[11/17 09:40:18     16s] Total number of combinational cells: 100
[11/17 09:40:18     16s] Total number of sequential cells: 29
[11/17 09:40:18     16s] Total number of tristate cells: 6
[11/17 09:40:18     16s] Total number of level shifter cells: 0
[11/17 09:40:18     16s] Total number of power gating cells: 0
[11/17 09:40:18     16s] Total number of isolation cells: 0
[11/17 09:40:18     16s] Total number of power switch cells: 0
[11/17 09:40:18     16s] Total number of pulse generator cells: 0
[11/17 09:40:18     16s] Total number of always on buffers: 0
[11/17 09:40:18     16s] Total number of retention cells: 0
[11/17 09:40:18     16s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[11/17 09:40:18     16s] Total number of usable buffers: 9
[11/17 09:40:18     16s] List of unusable buffers:
[11/17 09:40:18     16s] Total number of unusable buffers: 0
[11/17 09:40:18     16s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/17 09:40:18     16s] Total number of usable inverters: 6
[11/17 09:40:18     16s] List of unusable inverters:
[11/17 09:40:18     16s] Total number of unusable inverters: 0
[11/17 09:40:18     16s] List of identified usable delay cells:
[11/17 09:40:18     16s] Total number of identified usable delay cells: 0
[11/17 09:40:18     16s] List of identified unusable delay cells:
[11/17 09:40:18     16s] Total number of identified unusable delay cells: 0
[11/17 09:40:18     16s] Creating Cell Server, finished. 
[11/17 09:40:18     16s] 
[11/17 09:40:18     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/17 09:40:18     16s] Deleting Cell Server ...
[11/17 09:40:18     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.4M, current mem=1109.4M)
[11/17 09:40:18     16s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 09:40:18     16s] Summary for sequential cells identification: 
[11/17 09:40:18     16s]   Identified SBFF number: 16
[11/17 09:40:18     16s]   Identified MBFF number: 0
[11/17 09:40:18     16s]   Identified SB Latch number: 0
[11/17 09:40:18     16s]   Identified MB Latch number: 0
[11/17 09:40:18     16s]   Not identified SBFF number: 0
[11/17 09:40:18     16s]   Not identified MBFF number: 0
[11/17 09:40:18     16s]   Not identified SB Latch number: 0
[11/17 09:40:18     16s]   Not identified MB Latch number: 0
[11/17 09:40:18     16s]   Number of sequential cells which are not FFs: 13
[11/17 09:40:18     16s]  Visiting view : _default_view_
[11/17 09:40:18     16s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/17 09:40:18     16s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/17 09:40:18     16s]  Visiting view : _default_view_
[11/17 09:40:18     16s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/17 09:40:18     16s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/17 09:40:18     16s]  Setting StdDelay to 10.10
[11/17 09:40:18     16s] Creating Cell Server, finished. 
[11/17 09:40:18     16s] 
[11/17 09:40:18     16s] #% Begin Load MMMC data ... (date=11/17 09:40:18, mem=1109.8M)
[11/17 09:40:18     16s] #% End Load MMMC data ... (date=11/17 09:40:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.8M, current mem=1109.8M)
[11/17 09:40:18     16s] 
[11/17 09:40:18     16s] *** Summary of all messages that are not suppressed in this session:
[11/17 09:40:18     16s] Severity  ID               Count  Summary                                  
[11/17 09:40:18     16s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[11/17 09:40:18     16s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[11/17 09:40:18     16s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/17 09:40:18     16s] *** Message Summary: 22 warning(s), 0 error(s)
[11/17 09:40:18     16s] 
[11/17 09:40:23     16s] <CMD> getIoFlowFlag
[11/17 09:40:33     18s] <CMD> setIoFlowFlag 0
[11/17 09:40:33     18s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -d 146 146 5 5 5 5
[11/17 09:40:33     18s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 09:40:33     18s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 09:40:33     18s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 09:40:33     18s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 09:40:33     18s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/17 09:40:33     18s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/17 09:40:33     18s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/17 09:40:33     18s] <CMD> uiSetTool select
[11/17 09:40:33     18s] <CMD> getIoFlowFlag
[11/17 09:40:33     18s] <CMD> fit
[11/17 09:40:35     18s] <CMD> setIoFlowFlag 0
[11/17 09:40:35     18s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -d 145.92 146.02 4.94 5.04 4.94 5.04
[11/17 09:40:35     18s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/17 09:40:35     18s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/17 09:40:35     18s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/17 09:40:35     18s] <CMD> uiSetTool select
[11/17 09:40:35     18s] <CMD> getIoFlowFlag
[11/17 09:40:35     18s] <CMD> fit
[11/17 09:40:49     19s] <CMD> addRing -nets {VDD VSS} -follow io -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 1 -spacing 1 -offset 0.5 -threshold auto
[11/17 09:40:49     19s] #% Begin addRing (date=11/17 09:40:49, mem=1130.5M)
[11/17 09:40:49     19s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[11/17 09:40:49     19s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[11/17 09:40:49     19s] 
[11/17 09:40:49     19s] The power planner will calculate offsets from I/O rows.
[11/17 09:40:49     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1227.3M)
[11/17 09:40:49     19s] Ring generation is complete.
[11/17 09:40:49     19s] vias are now being generated.
[11/17 09:40:49     19s] addRing created 8 wires.
[11/17 09:40:49     19s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 09:40:49     19s] +--------+----------------+----------------+
[11/17 09:40:49     19s] |  Layer |     Created    |     Deleted    |
[11/17 09:40:49     19s] +--------+----------------+----------------+
[11/17 09:40:49     19s] | metal1 |        4       |       NA       |
[11/17 09:40:49     19s] |  via1  |        8       |        0       |
[11/17 09:40:49     19s] | metal2 |        4       |       NA       |
[11/17 09:40:49     19s] +--------+----------------+----------------+
[11/17 09:40:49     20s] #% End addRing (date=11/17 09:40:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1132.9M, current mem=1132.9M)
[11/17 09:40:49     20s] <CMD> sroute -nets {VDD VSS} -connect {blockPin padPin padRing corePin floatingStripe} -allowJogging true -allowLayerChange true -blockPin useLef -targetViaLayerRange {M1 M8}
[11/17 09:40:49     20s] #% Begin sroute (date=11/17 09:40:49, mem=1133.5M)
[11/17 09:40:49     20s] *** Begin SPECIAL ROUTE on Fri Nov 17 09:40:49 2023 ***
[11/17 09:40:49     20s] SPECIAL ROUTE ran on directory: /local/home/agra/parvin/Paul/EPFL_Bench/sqrt/Par
[11/17 09:40:49     20s] SPECIAL ROUTE ran on machine: racs11 (Linux 4.18.0-348.7.1.el8_5.x86_64 Xeon 3.80Ghz)
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] Begin option processing ...
[11/17 09:40:49     20s] srouteConnectPowerBump set to false
[11/17 09:40:49     20s] routeSelectNet set to "VDD VSS"
[11/17 09:40:49     20s] routeSpecial set to true
[11/17 09:40:49     20s] srouteBlockPin set to "useLef"
[11/17 09:40:49     20s] srouteBottomTargetLayerLimit set to 1
[11/17 09:40:49     20s] srouteConnectConverterPin set to false
[11/17 09:40:49     20s] srouteFollowCorePinEnd set to 3
[11/17 09:40:49     20s] srouteJogControl set to "preferWithChanges differentLayer"
[11/17 09:40:49     20s] sroutePadPinAllPorts set to true
[11/17 09:40:49     20s] sroutePreserveExistingRoutes set to true
[11/17 09:40:49     20s] srouteRoutePowerBarPortOnBothDir set to true
[11/17 09:40:49     20s] srouteTopTargetLayerLimit set to 8
[11/17 09:40:49     20s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2370.00 megs.
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] Reading DB technology information...
[11/17 09:40:49     20s] Finished reading DB technology information.
[11/17 09:40:49     20s] Reading floorplan and netlist information...
[11/17 09:40:49     20s] Finished reading floorplan and netlist information.
[11/17 09:40:49     20s] Read in 20 layers, 10 routing layers, 1 overlap layer
[11/17 09:40:49     20s] Read in 135 macros, 34 used
[11/17 09:40:49     20s] Read in 33 components
[11/17 09:40:49     20s]   33 core components: 33 unplaced, 0 placed, 0 fixed
[11/17 09:40:49     20s] Read in 192 logical pins
[11/17 09:40:49     20s] Read in 192 nets
[11/17 09:40:49     20s] Read in 2 special nets, 2 routed
[11/17 09:40:49     20s] 2 nets selected.
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] Begin power routing ...
[11/17 09:40:49     20s] #create default rule from bind_ndr_rule rule=0x7fb1f8c0f3a0 0x7fb1fb324018
[11/17 09:40:49     20s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/17 09:40:49     20s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[11/17 09:40:49     20s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/17 09:40:49     20s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/17 09:40:49     20s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/17 09:40:49     20s] Type 'man IMPSR-1256' for more detail.
[11/17 09:40:49     20s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 09:40:49     20s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[11/17 09:40:49     20s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/17 09:40:49     20s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/17 09:40:49     20s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/17 09:40:49     20s] Type 'man IMPSR-1256' for more detail.
[11/17 09:40:49     20s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] CPU time for FollowPin 0 seconds
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 09:40:49     20s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 09:40:49     20s] CPU time for FollowPin 0 seconds
[11/17 09:40:49     20s]   Number of IO ports routed: 0
[11/17 09:40:49     20s]   Number of Block ports routed: 0
[11/17 09:40:49     20s]   Number of Stripe ports routed: 0
[11/17 09:40:49     20s]   Number of Core ports routed: 196
[11/17 09:40:49     20s]   Number of Pad ports routed: 0
[11/17 09:40:49     20s]   Number of Power Bump ports routed: 0
[11/17 09:40:49     20s]   Number of Followpin connections: 98
[11/17 09:40:49     20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2395.00 megs.
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s]  Begin updating DB with routing results ...
[11/17 09:40:49     20s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/17 09:40:49     20s] Pin and blockage extraction finished
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] sroute created 294 wires.
[11/17 09:40:49     20s] ViaGen created 196 vias, deleted 0 via to avoid violation.
[11/17 09:40:49     20s] +--------+----------------+----------------+
[11/17 09:40:49     20s] |  Layer |     Created    |     Deleted    |
[11/17 09:40:49     20s] +--------+----------------+----------------+
[11/17 09:40:49     20s] | metal1 |       294      |       NA       |
[11/17 09:40:49     20s] |  via1  |       196      |        0       |
[11/17 09:40:49     20s] +--------+----------------+----------------+
[11/17 09:40:49     20s] #% End sroute (date=11/17 09:40:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=1160.3M, current mem=1153.3M)
[11/17 09:40:49     20s] <CMD> addWellTap -cell TAPCELL_X1 -cellInterval 5
[11/17 09:40:49     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1252.6M
[11/17 09:40:49     20s] z: 2, totalTracks: 1
[11/17 09:40:49     20s] z: 4, totalTracks: 1
[11/17 09:40:49     20s] z: 6, totalTracks: 1
[11/17 09:40:49     20s] z: 8, totalTracks: 1
[11/17 09:40:49     20s] #spOpts: VtWidth 
[11/17 09:40:49     20s] # Building top llgBox search-tree.
[11/17 09:40:49     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1252.6M
[11/17 09:40:49     20s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1252.6M
[11/17 09:40:49     20s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:40:49     20s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1252.6M
[11/17 09:40:49     20s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.002, MEM:1284.6M
[11/17 09:40:49     20s] Use non-trimmed site array because memory saving is not enough.
[11/17 09:40:49     20s] SiteArray: non-trimmed site array dimensions = 97 x 716
[11/17 09:40:49     20s] SiteArray: use 299,008 bytes
[11/17 09:40:49     20s] SiteArray: current memory after site array memory allocation 1284.9M
[11/17 09:40:49     20s] SiteArray: FP blocked sites are writable
[11/17 09:40:49     20s] Estimated cell power/ground rail width = 0.197 um
[11/17 09:40:49     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:40:49     20s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1284.9M
[11/17 09:40:49     20s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1284.9M
[11/17 09:40:49     20s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.008, MEM:1284.9M
[11/17 09:40:49     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.010, MEM:1284.9M
[11/17 09:40:49     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.9MB).
[11/17 09:40:49     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.025, MEM:1284.9M
[11/17 09:40:49     20s] **WARN: (IMPSP-5134):	Setting cellInterval to 4.940 (microns) as a multiple of cell TAPCELL_X1's techSite 'FreePDK45_38x28_10R_NP_162NW_34O' width of 0.190 microns
[11/17 09:40:49     20s] Type 'man IMPSP-5134' for more detail.
[11/17 09:40:49     20s] For 2813 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/17 09:40:49     20s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1285.0M
[11/17 09:40:49     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1285.0M
[11/17 09:40:49     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1285.0M
[11/17 09:40:49     20s] All LLGs are deleted
[11/17 09:40:49     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1285.0M
[11/17 09:40:49     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1285.0M
[11/17 09:40:49     20s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1285.0M
[11/17 09:40:49     20s] Inserted 2813 well-taps <TAPCELL_X1> cells (prefix WELLTAP).
[11/17 09:40:49     20s] <CMD> setPlaceMode -fp false
[11/17 09:40:49     20s] <CMD> setPlaceMode -placeIoPins true
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[11/17 09:40:49     20s] <CMD> report_message -start_cmd
[11/17 09:40:49     20s] <CMD> getRouteMode -maxRouteLayer -quiet
[11/17 09:40:49     20s] <CMD> getRouteMode -user -maxRouteLayer
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/17 09:40:49     20s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -adaptive -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 09:40:49     20s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -ignoreScan
[11/17 09:40:49     20s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -repairPlace
[11/17 09:40:49     20s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 09:40:49     20s] <CMD> getDesignMode -quiet -siPrevention
[11/17 09:40:49     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:40:49     20s] <CMD> um::push_snapshot_stack
[11/17 09:40:49     20s] <CMD> getDesignMode -quiet -flowEffort
[11/17 09:40:49     20s] <CMD> getDesignMode -highSpeedCore -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -adaptive
[11/17 09:40:49     20s] <CMD> set spgFlowInInitialPlace 1
[11/17 09:40:49     20s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -softGuide -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 09:40:49     20s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/17 09:40:49     20s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_check_library -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -trimView -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[11/17 09:40:49     20s] <CMD> getPlaceMode -congEffort -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 09:40:49     20s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -ignoreScan
[11/17 09:40:49     20s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -repairPlace
[11/17 09:40:49     20s] <CMD> getPlaceMode -congEffort -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -fp -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -timingDriven
[11/17 09:40:49     20s] <CMD> getPlaceMode -fastFp -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -clusterMode -quiet
[11/17 09:40:49     20s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[11/17 09:40:49     20s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 09:40:49     20s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -forceTiming -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -fp -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -fastfp -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -fp -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -fastfp -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -powerDriven -quiet
[11/17 09:40:49     20s] <CMD> getExtractRCMode -quiet -engine
[11/17 09:40:49     20s] <CMD> getAnalysisMode -quiet -clkSrcPath
[11/17 09:40:49     20s] <CMD> getAnalysisMode -quiet -clockPropagation
[11/17 09:40:49     20s] <CMD> getAnalysisMode -quiet -cppr
[11/17 09:40:49     20s] <CMD> setExtractRCMode -engine preRoute
[11/17 09:40:49     20s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[11/17 09:40:49     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:40:49     20s] <CMD_INTERNAL> isAnalysisModeSetup
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[11/17 09:40:49     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -clusterMode
[11/17 09:40:49     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[11/17 09:40:49     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[11/17 09:40:49     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[11/17 09:40:49     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -user -resetCombineRFLevel
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[11/17 09:40:49     20s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[11/17 09:40:49     20s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[11/17 09:40:49     20s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -macroPlaceMode -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -expNewFastMode
[11/17 09:40:49     20s] <CMD> setPlaceMode -expHiddenFastMode 1
[11/17 09:40:49     20s] <CMD> setPlaceMode -reset -ignoreScan
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[11/17 09:40:49     20s] <CMD_INTERNAL> colorizeGeometry
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] pdi colorize_geometry "" ""
[11/17 09:40:49     20s] 
[11/17 09:40:49     20s] ### Time Record (colorize_geometry) is installed.
[11/17 09:40:49     20s] #Start colorize_geometry on Fri Nov 17 09:40:49 2023
[11/17 09:40:49     20s] #
[11/17 09:40:49     20s] ### Time Record (Pre Callback) is installed.
[11/17 09:40:49     20s] ### Time Record (Pre Callback) is uninstalled.
[11/17 09:40:49     20s] ### Time Record (DB Import) is installed.
[11/17 09:40:49     20s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=740390233 placement=962571163 pin_access=1 halo=0
[11/17 09:40:49     20s] ### Time Record (DB Import) is uninstalled.
[11/17 09:40:49     20s] ### Time Record (DB Export) is installed.
[11/17 09:40:49     20s] Extracting standard cell pins and blockage ...... 
[11/17 09:40:49     20s] Pin and blockage extraction finished
[11/17 09:40:49     20s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=740390233 placement=962571163 pin_access=1 halo=0
[11/17 09:40:49     20s] ### Time Record (DB Export) is uninstalled.
[11/17 09:40:49     20s] ### Time Record (Post Callback) is installed.
[11/17 09:40:49     20s] ### Time Record (Post Callback) is uninstalled.
[11/17 09:40:49     20s] #
[11/17 09:40:49     20s] #colorize_geometry statistics:
[11/17 09:40:49     20s] #Cpu time = 00:00:00
[11/17 09:40:49     20s] #Elapsed time = 00:00:00
[11/17 09:40:49     20s] #Increased memory = 0.41 (MB)
[11/17 09:40:49     20s] #Total memory = 1166.40 (MB)
[11/17 09:40:49     20s] #Peak memory = 1167.19 (MB)
[11/17 09:40:49     20s] #Number of warnings = 0
[11/17 09:40:49     20s] #Total number of warnings = 0
[11/17 09:40:49     20s] #Number of fails = 0
[11/17 09:40:49     20s] #Total number of fails = 0
[11/17 09:40:49     20s] #Complete colorize_geometry on Fri Nov 17 09:40:49 2023
[11/17 09:40:49     20s] #
[11/17 09:40:49     20s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/17 09:40:49     20s] ### Time Record (colorize_geometry) is uninstalled.
[11/17 09:40:49     20s] ### 
[11/17 09:40:49     20s] ###   Scalability Statistics
[11/17 09:40:49     20s] ### 
[11/17 09:40:49     20s] ### ------------------------+----------------+----------------+----------------+
[11/17 09:40:49     20s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/17 09:40:49     20s] ### ------------------------+----------------+----------------+----------------+
[11/17 09:40:49     20s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/17 09:40:49     20s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/17 09:40:49     20s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/17 09:40:49     20s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/17 09:40:49     20s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/17 09:40:49     20s] ### ------------------------+----------------+----------------+----------------+
[11/17 09:40:49     20s] ### 
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[11/17 09:40:49     20s] *** Starting placeDesign default flow ***
[11/17 09:40:49     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 09:40:49     20s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[11/17 09:40:49     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 09:40:49     20s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 09:40:49     20s] Set Using Default Delay Limit as 101.
[11/17 09:40:49     20s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 09:40:49     20s] <CMD> set delaycal_use_default_delay_limit 101
[11/17 09:40:49     20s] Set Default Net Delay as 0 ps.
[11/17 09:40:49     20s] <CMD> set delaycal_default_net_delay 0
[11/17 09:40:49     20s] Set Default Net Load as 0 pF. 
[11/17 09:40:49     20s] <CMD> set delaycal_default_net_load 0
[11/17 09:40:49     20s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/17 09:40:49     20s] <CMD> getAnalysisMode -clkSrcPath -quiet
[11/17 09:40:49     20s] <CMD> getAnalysisMode -clockPropagation -quiet
[11/17 09:40:49     20s] <CMD> getAnalysisMode -checkType -quiet
[11/17 09:40:49     20s] <CMD> buildTimingGraph
[11/17 09:40:49     20s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/17 09:40:49     20s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/17 09:40:49     20s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[11/17 09:40:49     20s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 09:40:49     20s] <CMD> get_global timing_enable_path_group_priority
[11/17 09:40:49     20s] <CMD> get_global timing_constraint_enable_group_path_resetting
[11/17 09:40:49     20s] <CMD> set_global timing_enable_path_group_priority false
[11/17 09:40:49     20s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[11/17 09:40:49     20s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 09:40:49     20s] <CMD> setDelayCalMode -ignoreNetLoad false
[11/17 09:40:49     20s] Set Using Default Delay Limit as 1000.
[11/17 09:40:49     20s] <CMD> set delaycal_use_default_delay_limit 1000
[11/17 09:40:49     20s] Set Default Net Delay as 1000 ps.
[11/17 09:40:49     20s] <CMD> set delaycal_default_net_delay 1000ps
[11/17 09:40:49     20s] Set Default Net Load as 0.5 pF. 
[11/17 09:40:49     20s] <CMD> set delaycal_default_net_load 0.5pf
[11/17 09:40:49     20s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/17 09:40:49     20s] <CMD> all_setup_analysis_views
[11/17 09:40:49     20s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[11/17 09:40:49     20s] <CMD> getPlaceMode -quiet -expSkipGP
[11/17 09:40:49     20s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1285.9M
[11/17 09:40:49     20s] Deleted 0 physical inst  (cell - / prefix -).
[11/17 09:40:49     20s] Did not delete 2813 physical insts as they were marked preplaced.
[11/17 09:40:49     20s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:1285.9M
[11/17 09:40:49     20s] INFO: #ExclusiveGroups=0
[11/17 09:40:49     20s] INFO: There are no Exclusive Groups.
[11/17 09:40:49     20s] *** Starting "NanoPlace(TM) placement v#15 (mem=1285.9M)" ...
[11/17 09:40:49     20s] <CMD> setDelayCalMode -engine feDc
[11/17 09:40:49     20s] Wait...
[11/17 09:40:49     20s] *** Build Buffered Sizing Timing Model
[11/17 09:40:49     20s] (cpu=0:00:00.3 mem=1290.9M) ***
[11/17 09:40:50     20s] *** Build Virtual Sizing Timing Model
[11/17 09:40:50     20s] (cpu=0:00:00.4 mem=1295.9M) ***
[11/17 09:40:50     20s] No user-set net weight.
[11/17 09:40:50     20s] Net fanout histogram:
[11/17 09:40:50     20s] 2		: 4232 (30.8%) nets
[11/17 09:40:50     20s] 3		: 7884 (57.3%) nets
[11/17 09:40:50     20s] 4     -	14	: 1518 (11.0%) nets
[11/17 09:40:50     20s] 15    -	39	: 15 (0.1%) nets
[11/17 09:40:50     20s] 40    -	79	: 89 (0.6%) nets
[11/17 09:40:50     20s] 80    -	159	: 22 (0.2%) nets
[11/17 09:40:50     20s] 160   -	319	: 0 (0.0%) nets
[11/17 09:40:50     20s] 320   -	639	: 0 (0.0%) nets
[11/17 09:40:50     20s] 640   -	1279	: 0 (0.0%) nets
[11/17 09:40:50     20s] 1280  -	2559	: 0 (0.0%) nets
[11/17 09:40:50     20s] 2560  -	5119	: 0 (0.0%) nets
[11/17 09:40:50     20s] 5120+		: 0 (0.0%) nets
[11/17 09:40:50     20s] no activity file in design. spp won't run.
[11/17 09:40:50     20s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/17 09:40:50     20s] Scan chains were not defined.
[11/17 09:40:50     20s] z: 2, totalTracks: 1
[11/17 09:40:50     20s] z: 4, totalTracks: 1
[11/17 09:40:50     20s] z: 6, totalTracks: 1
[11/17 09:40:50     20s] z: 8, totalTracks: 1
[11/17 09:40:50     20s] #std cell=16424 (2813 fixed + 13611 movable) #buf cell=0 #inv cell=647 #block=0 (0 floating + 0 preplaced)
[11/17 09:40:50     20s] #ioInst=0 #net=13760 #term=46076 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=192
[11/17 09:40:50     20s] stdCell: 16424 single + 0 double + 0 multi
[11/17 09:40:50     20s] Total standard cell length = 9.7590 (mm), area = 0.0137 (mm^2)
[11/17 09:40:50     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1300.9M
[11/17 09:40:50     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1300.9M
[11/17 09:40:50     20s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:40:50     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1300.9M
[11/17 09:40:50     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.002, MEM:1316.9M
[11/17 09:40:50     20s] SiteArray: non-trimmed site array dimensions = 97 x 716
[11/17 09:40:50     20s] SiteArray: use 299,008 bytes
[11/17 09:40:50     20s] SiteArray: current memory after site array memory allocation 1316.9M
[11/17 09:40:50     20s] SiteArray: FP blocked sites are writable
[11/17 09:40:50     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:40:50     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1316.9M
[11/17 09:40:50     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1316.9M
[11/17 09:40:50     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1316.9M
[11/17 09:40:50     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:1316.9M
[11/17 09:40:50     20s] OPERPROF: Starting pre-place ADS at level 1, MEM:1316.9M
[11/17 09:40:50     20s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1317.9M
[11/17 09:40:50     20s] ADSU 0.729 -> 0.730. GS 11.200
[11/17 09:40:50     20s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.013, REAL:0.013, MEM:1317.9M
[11/17 09:40:50     20s] Average module density = 0.730.
[11/17 09:40:50     20s] Density for the design = 0.730.
[11/17 09:40:50     20s]        = stdcell_area 48550 sites (12914 um^2) / alloc_area 66547 sites (17702 um^2).
[11/17 09:40:50     20s] Pin Density = 0.6634.
[11/17 09:40:50     20s]             = total # of pins 46076 / total area 69452.
[11/17 09:40:50     20s] OPERPROF: Starting spMPad at level 1, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:   Starting spContextMPad at level 2, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:1317.9M
[11/17 09:40:50     20s] Initial padding reaches pin density 1.000 for top
[11/17 09:40:50     20s] InitPadU 0.730 -> 0.840 for top
[11/17 09:40:50     20s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1317.9M
[11/17 09:40:50     20s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1317.9M
[11/17 09:40:50     20s] === lastAutoLevel = 8 
[11/17 09:40:50     20s] OPERPROF: Starting spInitNetWt at level 1, MEM:1317.9M
[11/17 09:40:50     20s] 0 delay mode for cte enabled initNetWt.
[11/17 09:40:50     20s] no activity file in design. spp won't run.
[11/17 09:40:50     20s] [spp] 0
[11/17 09:40:50     20s] [adp] 0:1:1:3
[11/17 09:40:50     21s] 0 delay mode for cte disabled initNetWt.
[11/17 09:40:50     21s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.565, REAL:0.566, MEM:1335.5M
[11/17 09:40:50     21s] Clock gating cells determined by native netlist tracing.
[11/17 09:40:50     21s] no activity file in design. spp won't run.
[11/17 09:40:50     21s] no activity file in design. spp won't run.
[11/17 09:40:50     21s] <CMD> createBasicPathGroups -quiet
[11/17 09:40:50     21s] OPERPROF: Starting npMain at level 1, MEM:1335.5M
[11/17 09:40:51     21s] OPERPROF:   Starting npPlace at level 2, MEM:1335.5M
[11/17 09:40:51     21s] Iteration  1: Total net bbox = 1.125e-09 (6.05e-10 5.20e-10)
[11/17 09:40:51     21s]               Est.  stn bbox = 1.158e-09 (6.19e-10 5.39e-10)
[11/17 09:40:51     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
[11/17 09:40:51     21s] Iteration  2: Total net bbox = 1.125e-09 (6.05e-10 5.20e-10)
[11/17 09:40:51     21s]               Est.  stn bbox = 1.158e-09 (6.19e-10 5.39e-10)
[11/17 09:40:51     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
[11/17 09:40:51     21s] exp_mt_sequential is set from setPlaceMode option to 1
[11/17 09:40:51     21s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/17 09:40:51     21s] place_exp_mt_interval set to default 32
[11/17 09:40:51     21s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/17 09:40:52     21s] Iteration  3: Total net bbox = 4.049e+02 (2.38e+02 1.67e+02)
[11/17 09:40:52     21s]               Est.  stn bbox = 5.349e+02 (3.16e+02 2.19e+02)
[11/17 09:40:52     21s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1282.8M
[11/17 09:40:52     21s] Total number of setup views is 1.
[11/17 09:40:52     21s] Total number of active setup views is 1.
[11/17 09:40:52     21s] Active setup views:
[11/17 09:40:52     21s]     _default_view_
[11/17 09:40:54     24s] Iteration  4: Total net bbox = 4.642e+04 (2.28e+04 2.36e+04)
[11/17 09:40:54     24s]               Est.  stn bbox = 6.876e+04 (3.40e+04 3.48e+04)
[11/17 09:40:54     24s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 1282.8M
[11/17 09:40:58     27s] Iteration  5: Total net bbox = 4.585e+04 (2.00e+04 2.58e+04)
[11/17 09:40:58     27s]               Est.  stn bbox = 7.027e+04 (3.19e+04 3.84e+04)
[11/17 09:40:58     27s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1282.8M
[11/17 09:40:58     27s] OPERPROF:   Finished npPlace at level 2, CPU:6.416, REAL:6.411, MEM:1282.8M
[11/17 09:40:58     27s] OPERPROF: Finished npMain at level 1, CPU:6.460, REAL:7.455, MEM:1282.8M
[11/17 09:40:58     27s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1282.8M
[11/17 09:40:58     27s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:40:58     27s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:1282.8M
[11/17 09:40:58     27s] OPERPROF: Starting npMain at level 1, MEM:1282.8M
[11/17 09:40:58     27s] OPERPROF:   Starting npPlace at level 2, MEM:1282.8M
[11/17 09:41:00     30s] Iteration  6: Total net bbox = 4.804e+04 (2.25e+04 2.55e+04)
[11/17 09:41:00     30s]               Est.  stn bbox = 7.302e+04 (3.49e+04 3.81e+04)
[11/17 09:41:00     30s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1283.8M
[11/17 09:41:00     30s] OPERPROF:   Finished npPlace at level 2, CPU:2.184, REAL:2.183, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF: Finished npMain at level 1, CPU:2.242, REAL:2.240, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1283.8M
[11/17 09:41:00     30s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:00     30s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1283.8M
[11/17 09:41:00     30s] Starting Early Global Route rough congestion estimation: mem = 1283.8M
[11/17 09:41:00     30s] <CMD> psp::embedded_egr_init_
[11/17 09:41:00     30s] (I)       Started Import and model ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Create place DB ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Import place data ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read instances and placement ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read nets ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Create route DB ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       == Non-default Options ==
[11/17 09:41:00     30s] (I)       Print mode                                         : 2
[11/17 09:41:00     30s] (I)       Stop if highly congested                           : false
[11/17 09:41:00     30s] (I)       Maximum routing layer                              : 10
[11/17 09:41:00     30s] (I)       Assign partition pins                              : false
[11/17 09:41:00     30s] (I)       Support large GCell                                : true
[11/17 09:41:00     30s] (I)       Number of threads                                  : 1
[11/17 09:41:00     30s] (I)       Number of rows per GCell                           : 7
[11/17 09:41:00     30s] (I)       Max num rows per GCell                             : 32
[11/17 09:41:00     30s] (I)       Method to set GCell size                           : row
[11/17 09:41:00     30s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:00     30s] (I)       Started Import route data ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Use row-based GCell size
[11/17 09:41:00     30s] (I)       Use row-based GCell align
[11/17 09:41:00     30s] (I)       GCell unit size   : 2800
[11/17 09:41:00     30s] (I)       GCell multiplier  : 7
[11/17 09:41:00     30s] (I)       GCell row height  : 2800
[11/17 09:41:00     30s] (I)       Actual row height : 2800
[11/17 09:41:00     30s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:00     30s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:00     30s] [NR-eGR] metal1 has no routable track
[11/17 09:41:00     30s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:00     30s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:00     30s] (I)       ===========================================================================
[11/17 09:41:00     30s] (I)       == Report All Rule Vias ==
[11/17 09:41:00     30s] (I)       ===========================================================================
[11/17 09:41:00     30s] (I)        Via Rule : (Default)
[11/17 09:41:00     30s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:00     30s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:00     30s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/17 09:41:00     30s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/17 09:41:00     30s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:00     30s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:00     30s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:00     30s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:00     30s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:00     30s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:00     30s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:00     30s] (I)       ===========================================================================
[11/17 09:41:00     30s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read routing blockages ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read instance blockages ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read PG blockages ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:00     30s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read boundary cut boxes ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:00     30s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:00     30s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:00     30s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:00     30s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:00     30s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read blackboxes ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:00     30s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read prerouted ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:00     30s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read unlegalized nets ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read nets ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] [NR-eGR] Read numTotalNets=13757  numIgnoredNets=0
[11/17 09:41:00     30s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Set up via pillars ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:00     30s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Model blockages into capacity
[11/17 09:41:00     30s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:00     30s] (I)       Started Initialize 3D capacity ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:00     30s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       -- layer congestion ratio --
[11/17 09:41:00     30s] (I)       Layer 1 : 0.100000
[11/17 09:41:00     30s] (I)       Layer 2 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 3 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 4 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 5 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 6 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 7 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 8 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 9 : 0.700000
[11/17 09:41:00     30s] (I)       Layer 10 : 0.700000
[11/17 09:41:00     30s] (I)       ----------------------------
[11/17 09:41:00     30s] (I)       Number of ignored nets                =      0
[11/17 09:41:00     30s] (I)       Number of connected nets              =      0
[11/17 09:41:00     30s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:00     30s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:00     30s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:00     30s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Read aux data ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Others data preparation ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Create route kernel ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Ndr track 0 does not exist
[11/17 09:41:00     30s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:00     30s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:00     30s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:00     30s] (I)       Site width          :   380  (dbu)
[11/17 09:41:00     30s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:00     30s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:00     30s] (I)       GCell width         : 19600  (dbu)
[11/17 09:41:00     30s] (I)       GCell height        : 19600  (dbu)
[11/17 09:41:00     30s] (I)       Grid                :    15    15    10
[11/17 09:41:00     30s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:00     30s] (I)       Vertical capacity   :     0 19600     0 19600     0 19600     0 19600     0 19600
[11/17 09:41:00     30s] (I)       Horizontal capacity :     0     0 19600     0 19600     0 19600     0 19600     0
[11/17 09:41:00     30s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:00     30s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:00     30s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:00     30s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:00     30s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:00     30s] (I)       Num tracks per GCell: 72.59 51.58 70.00 35.00 35.00 35.00 11.67 11.67  6.12  5.83
[11/17 09:41:00     30s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:00     30s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:00     30s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:00     30s] (I)       --------------------------------------------------------
[11/17 09:41:00     30s] 
[11/17 09:41:00     30s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:00     30s] [NR-eGR] Rule id: 0  Nets: 13757 
[11/17 09:41:00     30s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:00     30s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:00     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:00     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:00     30s] [NR-eGR] ========================================
[11/17 09:41:00     30s] [NR-eGR] 
[11/17 09:41:00     30s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer2 : = 480 / 11520 (4.17%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer3 : = 0 / 15645 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer4 : = 0 / 7800 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer5 : = 0 / 7815 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer6 : = 0 / 7800 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer7 : = 0 / 2595 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer8 : = 0 / 2595 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer9 : = 0 / 1350 (0.00%)
[11/17 09:41:00     30s] (I)       blocked tracks on layer10 : = 0 / 1290 (0.00%)
[11/17 09:41:00     30s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Reset routing kernel
[11/17 09:41:00     30s] (I)       Started Initialization ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       numLocalWires=53066  numGlobalNetBranches=7940  numLocalNetBranches=18700
[11/17 09:41:00     30s] (I)       totalPins=45881  totalGlobalPin=8445 (18.41%)
[11/17 09:41:00     30s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Generate topology ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       total 2D Cap : 57934 = (27405 H, 30529 V)
[11/17 09:41:00     30s] (I)       
[11/17 09:41:00     30s] (I)       ============  Phase 1a Route ============
[11/17 09:41:00     30s] (I)       Started Phase 1a ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Pattern routing ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 09:41:00     30s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Usage: 6347 = (2929 H, 3418 V) = (10.69% H, 11.20% V) = (2.870e+04um H, 3.350e+04um V)
[11/17 09:41:00     30s] (I)       Started Add via demand to 2D ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       
[11/17 09:41:00     30s] (I)       ============  Phase 1b Route ============
[11/17 09:41:00     30s] (I)       Started Phase 1b ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Usage: 6347 = (2929 H, 3418 V) = (10.69% H, 11.20% V) = (2.870e+04um H, 3.350e+04um V)
[11/17 09:41:00     30s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/17 09:41:00     30s] 
[11/17 09:41:00     30s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] (I)       Started Export 2D cong map ( Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:00     30s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1283.79 MB )
[11/17 09:41:00     30s] <CMD> psp::embedded_egr_term_
[11/17 09:41:00     30s] Finished Early Global Route rough congestion estimation: mem = 1283.8M
[11/17 09:41:00     30s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.061, REAL:0.061, MEM:1283.8M
[11/17 09:41:00     30s] earlyGlobalRoute rough estimation gcell size 7 row height
[11/17 09:41:00     30s] OPERPROF: Starting CDPad at level 1, MEM:1283.8M
[11/17 09:41:00     30s] CDPadU 0.877 -> 0.885. R=0.762, N=13611, GS=9.800
[11/17 09:41:00     30s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.028, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF: Starting npMain at level 1, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF:   Starting npPlace at level 2, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.021, REAL:0.021, MEM:1283.8M
[11/17 09:41:00     30s] OPERPROF: Finished npMain at level 1, CPU:0.078, REAL:0.079, MEM:1283.8M
[11/17 09:41:00     30s] Global placement CDP skipped at cutLevel 7.
[11/17 09:41:00     30s] Iteration  7: Total net bbox = 5.247e+04 (2.42e+04 2.83e+04)
[11/17 09:41:00     30s]               Est.  stn bbox = 7.836e+04 (3.71e+04 4.13e+04)
[11/17 09:41:00     30s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1283.8M
[11/17 09:41:02     32s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:04     33s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:04     33s] Iteration  8: Total net bbox = 5.247e+04 (2.42e+04 2.83e+04)
[11/17 09:41:04     33s]               Est.  stn bbox = 7.836e+04 (3.71e+04 4.13e+04)
[11/17 09:41:04     33s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1301.3M
[11/17 09:41:04     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1301.3M
[11/17 09:41:04     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:04     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1301.3M
[11/17 09:41:04     33s] OPERPROF: Starting npMain at level 1, MEM:1301.3M
[11/17 09:41:04     33s] OPERPROF:   Starting npPlace at level 2, MEM:1313.1M
[11/17 09:41:05     34s] OPERPROF:   Finished npPlace at level 2, CPU:1.018, REAL:1.017, MEM:1328.8M
[11/17 09:41:05     34s] OPERPROF: Finished npMain at level 1, CPU:1.080, REAL:1.079, MEM:1328.8M
[11/17 09:41:05     34s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1328.8M
[11/17 09:41:05     34s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:05     34s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1328.8M
[11/17 09:41:05     34s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1328.8M
[11/17 09:41:05     34s] Starting Early Global Route rough congestion estimation: mem = 1328.8M
[11/17 09:41:05     34s] <CMD> psp::embedded_egr_init_
[11/17 09:41:05     34s] (I)       Started Import and model ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Create place DB ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Import place data ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read instances and placement ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read nets ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Create route DB ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       == Non-default Options ==
[11/17 09:41:05     34s] (I)       Print mode                                         : 2
[11/17 09:41:05     34s] (I)       Stop if highly congested                           : false
[11/17 09:41:05     34s] (I)       Maximum routing layer                              : 10
[11/17 09:41:05     34s] (I)       Assign partition pins                              : false
[11/17 09:41:05     34s] (I)       Support large GCell                                : true
[11/17 09:41:05     34s] (I)       Number of threads                                  : 1
[11/17 09:41:05     34s] (I)       Number of rows per GCell                           : 4
[11/17 09:41:05     34s] (I)       Max num rows per GCell                             : 32
[11/17 09:41:05     34s] (I)       Method to set GCell size                           : row
[11/17 09:41:05     34s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:05     34s] (I)       Started Import route data ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Use row-based GCell size
[11/17 09:41:05     34s] (I)       Use row-based GCell align
[11/17 09:41:05     34s] (I)       GCell unit size   : 2800
[11/17 09:41:05     34s] (I)       GCell multiplier  : 4
[11/17 09:41:05     34s] (I)       GCell row height  : 2800
[11/17 09:41:05     34s] (I)       Actual row height : 2800
[11/17 09:41:05     34s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:05     34s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:05     34s] [NR-eGR] metal1 has no routable track
[11/17 09:41:05     34s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:05     34s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:05     34s] (I)       ===========================================================================
[11/17 09:41:05     34s] (I)       == Report All Rule Vias ==
[11/17 09:41:05     34s] (I)       ===========================================================================
[11/17 09:41:05     34s] (I)        Via Rule : (Default)
[11/17 09:41:05     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:05     34s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:05     34s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/17 09:41:05     34s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/17 09:41:05     34s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:05     34s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:05     34s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:05     34s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:05     34s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:05     34s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:05     34s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:05     34s] (I)       ===========================================================================
[11/17 09:41:05     34s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read routing blockages ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read instance blockages ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read PG blockages ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:05     34s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read boundary cut boxes ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:05     34s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:05     34s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:05     34s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:05     34s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:05     34s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read blackboxes ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:05     34s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read prerouted ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:05     34s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read unlegalized nets ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read nets ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] [NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[11/17 09:41:05     34s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Set up via pillars ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:05     34s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Model blockages into capacity
[11/17 09:41:05     34s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:05     34s] (I)       Started Initialize 3D capacity ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:05     34s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       -- layer congestion ratio --
[11/17 09:41:05     34s] (I)       Layer 1 : 0.100000
[11/17 09:41:05     34s] (I)       Layer 2 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 3 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 4 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 5 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 6 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 7 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 8 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 9 : 0.700000
[11/17 09:41:05     34s] (I)       Layer 10 : 0.700000
[11/17 09:41:05     34s] (I)       ----------------------------
[11/17 09:41:05     34s] (I)       Number of ignored nets                =      0
[11/17 09:41:05     34s] (I)       Number of connected nets              =      0
[11/17 09:41:05     34s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:05     34s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:05     34s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:05     34s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Read aux data ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Others data preparation ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Create route kernel ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Ndr track 0 does not exist
[11/17 09:41:05     34s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:05     34s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:05     34s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:05     34s] (I)       Site width          :   380  (dbu)
[11/17 09:41:05     34s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:05     34s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:05     34s] (I)       GCell width         : 11200  (dbu)
[11/17 09:41:05     34s] (I)       GCell height        : 11200  (dbu)
[11/17 09:41:05     34s] (I)       Grid                :    26    26    10
[11/17 09:41:05     34s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:05     34s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[11/17 09:41:05     34s] (I)       Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[11/17 09:41:05     34s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:05     34s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:05     34s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:05     34s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:05     34s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:05     34s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[11/17 09:41:05     34s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:05     34s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:05     34s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:05     34s] (I)       --------------------------------------------------------
[11/17 09:41:05     34s] 
[11/17 09:41:05     34s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:05     34s] [NR-eGR] Rule id: 0  Nets: 13760 
[11/17 09:41:05     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:05     34s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:05     34s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:05     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:05     34s] [NR-eGR] ========================================
[11/17 09:41:05     34s] [NR-eGR] 
[11/17 09:41:05     34s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer2 : = 832 / 19968 (4.17%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer3 : = 0 / 27118 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer4 : = 0 / 13520 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer5 : = 0 / 13546 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer6 : = 0 / 13520 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer7 : = 0 / 4498 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer8 : = 0 / 4498 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer9 : = 0 / 2340 (0.00%)
[11/17 09:41:05     34s] (I)       blocked tracks on layer10 : = 0 / 2236 (0.00%)
[11/17 09:41:05     34s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Reset routing kernel
[11/17 09:41:05     34s] (I)       Started Initialization ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       numLocalWires=46985  numGlobalNetBranches=8666  numLocalNetBranches=14933
[11/17 09:41:05     34s] (I)       totalPins=46063  totalGlobalPin=13521 (29.35%)
[11/17 09:41:05     34s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Generate topology ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       total 2D Cap : 100416 = (47502 H, 52914 V)
[11/17 09:41:05     34s] (I)       
[11/17 09:41:05     34s] (I)       ============  Phase 1a Route ============
[11/17 09:41:05     34s] (I)       Started Phase 1a ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Pattern routing ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 09:41:05     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Usage: 11552 = (5289 H, 6263 V) = (11.13% H, 11.84% V) = (2.962e+04um H, 3.507e+04um V)
[11/17 09:41:05     34s] (I)       Started Add via demand to 2D ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       
[11/17 09:41:05     34s] (I)       ============  Phase 1b Route ============
[11/17 09:41:05     34s] (I)       Started Phase 1b ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Usage: 11552 = (5289 H, 6263 V) = (11.13% H, 11.84% V) = (2.962e+04um H, 3.507e+04um V)
[11/17 09:41:05     34s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/17 09:41:05     34s] 
[11/17 09:41:05     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] (I)       Started Export 2D cong map ( Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:05     34s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.77 MB )
[11/17 09:41:05     34s] <CMD> psp::embedded_egr_term_
[11/17 09:41:05     34s] Finished Early Global Route rough congestion estimation: mem = 1328.8M
[11/17 09:41:05     34s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.060, MEM:1328.8M
[11/17 09:41:05     34s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/17 09:41:05     34s] OPERPROF: Starting CDPad at level 1, MEM:1328.8M
[11/17 09:41:05     35s] CDPadU 0.885 -> 0.886. R=0.762, N=13611, GS=5.600
[11/17 09:41:05     35s] OPERPROF: Finished CDPad at level 1, CPU:0.029, REAL:0.030, MEM:1328.8M
[11/17 09:41:05     35s] OPERPROF: Starting npMain at level 1, MEM:1328.8M
[11/17 09:41:05     35s] OPERPROF:   Starting npPlace at level 2, MEM:1328.8M
[11/17 09:41:05     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.022, REAL:0.022, MEM:1328.8M
[11/17 09:41:05     35s] OPERPROF: Finished npMain at level 1, CPU:0.079, REAL:0.080, MEM:1328.8M
[11/17 09:41:05     35s] Global placement CDP skipped at cutLevel 9.
[11/17 09:41:05     35s] Iteration  9: Total net bbox = 5.189e+04 (2.41e+04 2.78e+04)
[11/17 09:41:05     35s]               Est.  stn bbox = 7.786e+04 (3.70e+04 4.09e+04)
[11/17 09:41:05     35s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1328.8M
[11/17 09:41:06     36s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:08     38s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:08     38s] Iteration 10: Total net bbox = 5.189e+04 (2.41e+04 2.78e+04)
[11/17 09:41:08     38s]               Est.  stn bbox = 7.786e+04 (3.70e+04 4.09e+04)
[11/17 09:41:08     38s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1328.8M
[11/17 09:41:08     38s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1328.8M
[11/17 09:41:08     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:08     38s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1328.8M
[11/17 09:41:08     38s] OPERPROF: Starting npMain at level 1, MEM:1328.8M
[11/17 09:41:08     38s] OPERPROF:   Starting npPlace at level 2, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:   Finished npPlace at level 2, CPU:4.149, REAL:4.153, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF: Finished npMain at level 1, CPU:4.207, REAL:4.211, MEM:1328.8M
[11/17 09:41:12     42s] Iteration 11: Total net bbox = 6.324e+04 (3.00e+04 3.32e+04)
[11/17 09:41:12     42s]               Est.  stn bbox = 8.867e+04 (4.27e+04 4.60e+04)
[11/17 09:41:12     42s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1328.8M
[11/17 09:41:12     42s] Iteration 12: Total net bbox = 6.324e+04 (3.00e+04 3.32e+04)
[11/17 09:41:12     42s]               Est.  stn bbox = 8.867e+04 (4.27e+04 4.60e+04)
[11/17 09:41:12     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1328.8M
[11/17 09:41:12     42s] [adp] clock
[11/17 09:41:12     42s] [adp] weight, nr nets, wire length
[11/17 09:41:12     42s] [adp]      0        0  0.000000
[11/17 09:41:12     42s] [adp] data
[11/17 09:41:12     42s] [adp] weight, nr nets, wire length
[11/17 09:41:12     42s] [adp]      0    13760  64006.357000
[11/17 09:41:12     42s] [adp] 0.000000|0.000000|0.000000
[11/17 09:41:12     42s] Iteration 13: Total net bbox = 6.324e+04 (3.00e+04 3.32e+04)
[11/17 09:41:12     42s]               Est.  stn bbox = 8.867e+04 (4.27e+04 4.60e+04)
[11/17 09:41:12     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1328.8M
[11/17 09:41:12     42s] *** cost = 6.324e+04 (3.00e+04 3.32e+04) (cpu for global=0:00:21.2) real=0:00:22.0***
[11/17 09:41:12     42s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[11/17 09:41:12     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1328.8M
[11/17 09:41:12     42s] Solver runtime cpu: 0:00:13.4 real: 0:00:13.4
[11/17 09:41:12     42s] Core Placement runtime cpu: 0:00:14.1 real: 0:00:15.0
[11/17 09:41:12     42s] <CMD> scanReorder
[11/17 09:41:12     42s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 09:41:12     42s] Type 'man IMPSP-9025' for more detail.
[11/17 09:41:12     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1328.8M
[11/17 09:41:12     42s] z: 2, totalTracks: 1
[11/17 09:41:12     42s] z: 4, totalTracks: 1
[11/17 09:41:12     42s] z: 6, totalTracks: 1
[11/17 09:41:12     42s] z: 8, totalTracks: 1
[11/17 09:41:12     42s] #spOpts: mergeVia=F 
[11/17 09:41:12     42s] All LLGs are deleted
[11/17 09:41:12     42s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1328.8M
[11/17 09:41:12     42s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:12     42s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1328.8M
[11/17 09:41:12     42s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.013, REAL:0.003, MEM:1344.8M
[11/17 09:41:12     42s] Fast DP-INIT is on for default
[11/17 09:41:12     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:12     42s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.018, REAL:0.008, MEM:1344.8M
[11/17 09:41:12     42s] OPERPROF:       Starting CMU at level 4, MEM:1344.8M
[11/17 09:41:12     42s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1344.8M
[11/17 09:41:12     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.016, MEM:1344.8M
[11/17 09:41:12     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB).
[11/17 09:41:12     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.029, MEM:1344.8M
[11/17 09:41:12     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.039, REAL:0.029, MEM:1344.8M
[11/17 09:41:12     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3014419.1
[11/17 09:41:12     42s] OPERPROF: Starting RefinePlace at level 1, MEM:1344.8M
[11/17 09:41:12     42s] *** Starting refinePlace (0:00:42.6 mem=1344.8M) ***
[11/17 09:41:12     42s] Total net bbox length = 6.324e+04 (2.998e+04 3.326e+04) (ext = 1.609e+03)
[11/17 09:41:12     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:12     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1344.8M
[11/17 09:41:12     42s] Starting refinePlace ...
[11/17 09:41:12     42s] ** Cut row section cpu time 0:00:00.0.
[11/17 09:41:12     42s]    Spread Effort: high, standalone mode, useDDP on.
[11/17 09:41:13     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1344.8MB) @(0:00:42.7 - 0:00:42.8).
[11/17 09:41:13     42s] Move report: preRPlace moves 13611 insts, mean move: 0.51 um, max move: 4.94 um
[11/17 09:41:13     42s] 	Max move on inst (g415196): (29.97, 75.19) --> (34.77, 75.04)
[11/17 09:41:13     42s] 	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI221_X4
[11/17 09:41:13     42s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 09:41:13     42s] Placement tweakage begins.
[11/17 09:41:13     42s] wire length = 8.079e+04
[11/17 09:41:14     44s] wire length = 7.729e+04
[11/17 09:41:14     44s] Placement tweakage ends.
[11/17 09:41:14     44s] Move report: tweak moves 3467 insts, mean move: 1.22 um, max move: 5.98 um
[11/17 09:41:14     44s] 	Max move on inst (g414347): (42.56, 31.64) --> (42.94, 26.04)
[11/17 09:41:14     44s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:01.0, mem=1344.8MB) @(0:00:42.8 - 0:00:44.6).
[11/17 09:41:14     44s] 
[11/17 09:41:14     44s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[11/17 09:41:15     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:15     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1344.8MB) @(0:00:44.6 - 0:00:44.9).
[11/17 09:41:15     44s] Move report: Detail placement moves 13611 insts, mean move: 0.71 um, max move: 6.95 um
[11/17 09:41:15     44s] 	Max move on inst (g414789): (35.27, 74.81) --> (41.99, 75.04)
[11/17 09:41:15     44s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1344.8MB
[11/17 09:41:15     44s] Statistics of distance of Instance movement in refine placement:
[11/17 09:41:15     44s]   maximum (X+Y) =         6.95 um
[11/17 09:41:15     44s]   inst (g414789) with max move: (35.2725, 74.8125) -> (41.99, 75.04)
[11/17 09:41:15     44s]   mean    (X+Y) =         0.71 um
[11/17 09:41:15     44s] Summary Report:
[11/17 09:41:15     44s] Instances move: 13611 (out of 13611 movable)
[11/17 09:41:15     44s] Instances flipped: 0
[11/17 09:41:15     44s] Mean displacement: 0.71 um
[11/17 09:41:15     44s] Max displacement: 6.95 um (Instance: g414789) (35.2725, 74.8125) -> (41.99, 75.04)
[11/17 09:41:15     44s] 	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI221_X4
[11/17 09:41:15     44s] Total instances moved : 13611
[11/17 09:41:15     44s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.259, REAL:2.263, MEM:1344.8M
[11/17 09:41:15     44s] Total net bbox length = 6.203e+04 (2.843e+04 3.360e+04) (ext = 1.588e+03)
[11/17 09:41:15     44s] Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1344.8MB
[11/17 09:41:15     44s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=1344.8MB) @(0:00:42.6 - 0:00:44.9).
[11/17 09:41:15     44s] *** Finished refinePlace (0:00:44.9 mem=1344.8M) ***
[11/17 09:41:15     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3014419.1
[11/17 09:41:15     44s] OPERPROF: Finished RefinePlace at level 1, CPU:2.281, REAL:2.284, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1344.8M
[11/17 09:41:15     44s] All LLGs are deleted
[11/17 09:41:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:1344.8M
[11/17 09:41:15     44s] *** End of Placement (cpu=0:00:24.5, real=0:00:26.0, mem=1344.8M) ***
[11/17 09:41:15     44s] z: 2, totalTracks: 1
[11/17 09:41:15     44s] z: 4, totalTracks: 1
[11/17 09:41:15     44s] z: 6, totalTracks: 1
[11/17 09:41:15     44s] z: 8, totalTracks: 1
[11/17 09:41:15     44s] #spOpts: mergeVia=F 
[11/17 09:41:15     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1344.8M
[11/17 09:41:15     44s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:15     44s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.013, REAL:0.003, MEM:1344.8M
[11/17 09:41:15     44s] Fast DP-INIT is on for default
[11/17 09:41:15     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:15     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.008, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.013, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.006, REAL:0.006, MEM:1344.8M
[11/17 09:41:15     44s] default core: bins with density > 0.750 = 35.00 % ( 35 / 100 )
[11/17 09:41:15     44s] Density distribution unevenness ratio = 3.822%
[11/17 09:41:15     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1344.8M
[11/17 09:41:15     44s] All LLGs are deleted
[11/17 09:41:15     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1344.8M
[11/17 09:41:15     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1344.8M
[11/17 09:41:15     44s] *** Free Virtual Timing Model ...(mem=1344.8M)
[11/17 09:41:15     44s] Starting IO pin assignment...
[11/17 09:41:15     44s] The design is not routed. Using placement based method for pin assignment.
[11/17 09:41:15     45s] Completed IO pin assignment.
[11/17 09:41:15     45s] <CMD> setDelayCalMode -engine aae
[11/17 09:41:15     45s] <CMD> all_setup_analysis_views
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:41:15     45s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[11/17 09:41:15     45s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[11/17 09:41:15     45s] <CMD> get_ccopt_clock_trees *
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -timingEffort
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -place_global_exp_timing_effort_high_v2
[11/17 09:41:15     45s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 09:41:15     45s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[11/17 09:41:15     45s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 09:41:15     45s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 09:41:15     45s] Set Using Default Delay Limit as 101.
[11/17 09:41:15     45s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 09:41:15     45s] <CMD> set delaycal_use_default_delay_limit 101
[11/17 09:41:15     45s] Set Default Net Delay as 0 ps.
[11/17 09:41:15     45s] <CMD> set delaycal_default_net_delay 0
[11/17 09:41:15     45s] Set Default Net Load as 0 pF. 
[11/17 09:41:15     45s] <CMD> set delaycal_default_net_load 0
[11/17 09:41:15     45s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/17 09:41:15     45s] <CMD> getAnalysisMode -clkSrcPath -quiet
[11/17 09:41:15     45s] <CMD> getAnalysisMode -clockPropagation -quiet
[11/17 09:41:15     45s] <CMD> getAnalysisMode -checkType -quiet
[11/17 09:41:15     45s] <CMD> buildTimingGraph
[11/17 09:41:15     45s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/17 09:41:15     45s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/17 09:41:15     45s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[11/17 09:41:15     45s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 09:41:15     45s] <CMD> get_global timing_enable_path_group_priority
[11/17 09:41:15     45s] <CMD> get_global timing_constraint_enable_group_path_resetting
[11/17 09:41:15     45s] <CMD> set_global timing_enable_path_group_priority false
[11/17 09:41:15     45s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[11/17 09:41:15     45s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 09:41:15     45s] <CMD> setDelayCalMode -ignoreNetLoad false
[11/17 09:41:15     45s] Set Using Default Delay Limit as 1000.
[11/17 09:41:15     45s] <CMD> set delaycal_use_default_delay_limit 1000
[11/17 09:41:15     45s] Set Default Net Delay as 1000 ps.
[11/17 09:41:15     45s] <CMD> set delaycal_default_net_delay 1000ps
[11/17 09:41:15     45s] Set Default Net Load as 0.5 pF. 
[11/17 09:41:15     45s] <CMD> set delaycal_default_net_load 0.5pf
[11/17 09:41:15     45s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/17 09:41:15     45s] <CMD> all_setup_analysis_views
[11/17 09:41:15     45s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[11/17 09:41:15     45s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -improveWithPsp
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[11/17 09:41:15     45s] <CMD> getPlaceMode -congRepair -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -fp -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[11/17 09:41:15     45s] <CMD> getPlaceMode -user -congRepairMaxIter
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[11/17 09:41:15     45s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[11/17 09:41:15     45s] <CMD> setPlaceMode -congRepairMaxIter 1
[11/17 09:41:15     45s] <CMD> getPlaceMode -quickCTS -quiet
[11/17 09:41:15     45s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[11/17 09:41:15     45s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[11/17 09:41:15     45s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[11/17 09:41:15     45s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/17 09:41:15     45s] <CMD> congRepair
[11/17 09:41:15     45s] Info: Disable timing driven in postCTS congRepair.
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] Starting congRepair ...
[11/17 09:41:15     45s] User Input Parameters:
[11/17 09:41:15     45s] - Congestion Driven    : On
[11/17 09:41:15     45s] - Timing Driven        : Off
[11/17 09:41:15     45s] - Area-Violation Based : On
[11/17 09:41:15     45s] - Start Rollback Level : -5
[11/17 09:41:15     45s] - Legalized            : On
[11/17 09:41:15     45s] - Window Based         : Off
[11/17 09:41:15     45s] - eDen incr mode       : Off
[11/17 09:41:15     45s] - Small incr mode      : Off
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1335.2M
[11/17 09:41:15     45s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:1335.2M
[11/17 09:41:15     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1335.2M
[11/17 09:41:15     45s] Starting Early Global Route congestion estimation: mem = 1335.2M
[11/17 09:41:15     45s] (I)       Started Import and model ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Create place DB ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Import place data ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read instances and placement ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read nets ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Create route DB ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       == Non-default Options ==
[11/17 09:41:15     45s] (I)       Maximum routing layer                              : 10
[11/17 09:41:15     45s] (I)       Number of threads                                  : 1
[11/17 09:41:15     45s] (I)       Use non-blocking free Dbs wires                    : false
[11/17 09:41:15     45s] (I)       Method to set GCell size                           : row
[11/17 09:41:15     45s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:15     45s] (I)       Started Import route data ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Use row-based GCell size
[11/17 09:41:15     45s] (I)       Use row-based GCell align
[11/17 09:41:15     45s] (I)       GCell unit size   : 2800
[11/17 09:41:15     45s] (I)       GCell multiplier  : 1
[11/17 09:41:15     45s] (I)       GCell row height  : 2800
[11/17 09:41:15     45s] (I)       Actual row height : 2800
[11/17 09:41:15     45s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:15     45s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:15     45s] [NR-eGR] metal1 has no routable track
[11/17 09:41:15     45s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:15     45s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:15     45s] (I)       ===========================================================================
[11/17 09:41:15     45s] (I)       == Report All Rule Vias ==
[11/17 09:41:15     45s] (I)       ===========================================================================
[11/17 09:41:15     45s] (I)        Via Rule : (Default)
[11/17 09:41:15     45s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:15     45s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:15     45s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/17 09:41:15     45s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/17 09:41:15     45s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:15     45s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:15     45s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:15     45s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:15     45s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:15     45s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:15     45s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:15     45s] (I)       ===========================================================================
[11/17 09:41:15     45s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read routing blockages ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read instance blockages ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read PG blockages ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:15     45s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read boundary cut boxes ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:15     45s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:15     45s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:15     45s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:15     45s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:15     45s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read blackboxes ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:15     45s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read prerouted ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:15     45s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read unlegalized nets ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read nets ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[11/17 09:41:15     45s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Set up via pillars ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:15     45s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Model blockages into capacity
[11/17 09:41:15     45s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:15     45s] (I)       Started Initialize 3D capacity ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:15     45s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       -- layer congestion ratio --
[11/17 09:41:15     45s] (I)       Layer 1 : 0.100000
[11/17 09:41:15     45s] (I)       Layer 2 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 3 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 4 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 5 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 6 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 7 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 8 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 9 : 0.700000
[11/17 09:41:15     45s] (I)       Layer 10 : 0.700000
[11/17 09:41:15     45s] (I)       ----------------------------
[11/17 09:41:15     45s] (I)       Number of ignored nets                =      0
[11/17 09:41:15     45s] (I)       Number of connected nets              =      0
[11/17 09:41:15     45s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:15     45s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:15     45s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:15     45s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Read aux data ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Others data preparation ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Create route kernel ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Ndr track 0 does not exist
[11/17 09:41:15     45s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:15     45s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:15     45s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:15     45s] (I)       Site width          :   380  (dbu)
[11/17 09:41:15     45s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:15     45s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:15     45s] (I)       GCell width         :  2800  (dbu)
[11/17 09:41:15     45s] (I)       GCell height        :  2800  (dbu)
[11/17 09:41:15     45s] (I)       Grid                :   104   104    10
[11/17 09:41:15     45s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:15     45s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 09:41:15     45s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 09:41:15     45s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:15     45s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:15     45s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:15     45s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:15     45s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:15     45s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 09:41:15     45s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:15     45s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:15     45s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:15     45s] (I)       --------------------------------------------------------
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:15     45s] [NR-eGR] Rule id: 0  Nets: 13760 
[11/17 09:41:15     45s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:15     45s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:15     45s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:15     45s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:15     45s] [NR-eGR] ========================================
[11/17 09:41:15     45s] [NR-eGR] 
[11/17 09:41:15     45s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer2 : = 3280 / 79872 (4.11%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer3 : = 0 / 108472 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer4 : = 0 / 54080 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer5 : = 0 / 54184 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer6 : = 0 / 54080 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer7 : = 0 / 17992 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer8 : = 0 / 17992 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer9 : = 0 / 9360 (0.00%)
[11/17 09:41:15     45s] (I)       blocked tracks on layer10 : = 0 / 8944 (0.00%)
[11/17 09:41:15     45s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Reset routing kernel
[11/17 09:41:15     45s] (I)       Started Global Routing ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Initialization ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       totalPins=46076  totalGlobalPin=39307 (85.31%)
[11/17 09:41:15     45s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Net group 1 ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Generate topology ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       total 2D Cap : 401697 = (190008 H, 211689 V)
[11/17 09:41:15     45s] [NR-eGR] Layer group 1: route 13760 net(s) in layer range [2, 10]
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] (I)       ============  Phase 1a Route ============
[11/17 09:41:15     45s] (I)       Started Phase 1a ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Pattern routing ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Usage: 52582 = (24548 H, 28034 V) = (12.92% H, 13.24% V) = (3.437e+04um H, 3.925e+04um V)
[11/17 09:41:15     45s] (I)       Started Add via demand to 2D ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] (I)       ============  Phase 1b Route ============
[11/17 09:41:15     45s] (I)       Started Phase 1b ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Usage: 52582 = (24548 H, 28034 V) = (12.92% H, 13.24% V) = (3.437e+04um H, 3.925e+04um V)
[11/17 09:41:15     45s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.361480e+04um
[11/17 09:41:15     45s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] (I)       ============  Phase 1c Route ============
[11/17 09:41:15     45s] (I)       Started Phase 1c ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Usage: 52582 = (24548 H, 28034 V) = (12.92% H, 13.24% V) = (3.437e+04um H, 3.925e+04um V)
[11/17 09:41:15     45s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] (I)       ============  Phase 1d Route ============
[11/17 09:41:15     45s] (I)       Started Phase 1d ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Usage: 52582 = (24548 H, 28034 V) = (12.92% H, 13.24% V) = (3.437e+04um H, 3.925e+04um V)
[11/17 09:41:15     45s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] (I)       ============  Phase 1e Route ============
[11/17 09:41:15     45s] (I)       Started Phase 1e ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Route legalization ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Usage: 52582 = (24548 H, 28034 V) = (12.92% H, 13.24% V) = (3.437e+04um H, 3.925e+04um V)
[11/17 09:41:15     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.361480e+04um
[11/17 09:41:15     45s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] (I)       ============  Phase 1l Route ============
[11/17 09:41:15     45s] (I)       Started Phase 1l ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Layer assignment (1T) ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Clean cong LA ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/17 09:41:15     45s] (I)       Layer  2:      75840     34928         3         744       78186    ( 0.94%) 
[11/17 09:41:15     45s] (I)       Layer  3:     107429     27171         0           0      107120    ( 0.00%) 
[11/17 09:41:15     45s] (I)       Layer  4:      53560     12557         4           0       53560    ( 0.00%) 
[11/17 09:41:15     45s] (I)       Layer  5:      53663      1581         0           0       53560    ( 0.00%) 
[11/17 09:41:15     45s] (I)       Layer  6:      53560      2799         0           0       53560    ( 0.00%) 
[11/17 09:41:15     45s] (I)       Layer  7:      17819        64         0           0       17853    ( 0.00%) 
[11/17 09:41:15     45s] (I)       Layer  8:      17819       161         0           0       17853    ( 0.00%) 
[11/17 09:41:15     45s] (I)       Layer  9:       9270         0         0        1261        8111    (13.45%) 
[11/17 09:41:15     45s] (I)       Layer 10:       8858         0         0        1545        7381    (17.31%) 
[11/17 09:41:15     45s] (I)       Total:        397818     79261         7        3550      397184    ( 0.89%) 
[11/17 09:41:15     45s] (I)       
[11/17 09:41:15     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 09:41:15     45s] [NR-eGR]                        OverCon            
[11/17 09:41:15     45s] [NR-eGR]                         #Gcell     %Gcell
[11/17 09:41:15     45s] [NR-eGR]       Layer                (1)    OverCon 
[11/17 09:41:15     45s] [NR-eGR] ----------------------------------------------
[11/17 09:41:15     45s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR]  metal2  (2)         3( 0.03%)   ( 0.03%) 
[11/17 09:41:15     45s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR]  metal4  (4)         4( 0.04%)   ( 0.04%) 
[11/17 09:41:15     45s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:15     45s] [NR-eGR] ----------------------------------------------
[11/17 09:41:15     45s] [NR-eGR] Total                7( 0.01%)   ( 0.01%) 
[11/17 09:41:15     45s] [NR-eGR] 
[11/17 09:41:15     45s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Export 3D cong map ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       total 2D Cap : 401700 = (190008 H, 211692 V)
[11/17 09:41:15     45s] (I)       Started Export 2D cong map ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:15     45s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 09:41:15     45s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1335.2M
[11/17 09:41:15     45s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.114, REAL:0.114, MEM:1335.2M
[11/17 09:41:15     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:1335.2M
[11/17 09:41:15     45s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:15     45s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 09:41:15     45s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:15     45s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 09:41:15     45s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:15     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:41:15     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 09:41:15     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1335.2M
[11/17 09:41:15     45s] Skipped repairing congestion.
[11/17 09:41:15     45s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1335.2M
[11/17 09:41:15     45s] Starting Early Global Route wiring: mem = 1335.2M
[11/17 09:41:15     45s] (I)       Started Free existing wires ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       ============= Track Assignment ============
[11/17 09:41:15     45s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Track Assignment (1T) ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/17 09:41:15     45s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Run Multi-thread track assignment
[11/17 09:41:15     45s] (I)       Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Export ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Started Export DB wires ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Started Export all nets ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Started Set wire vias ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:15     45s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45884
[11/17 09:41:15     45s] [NR-eGR] metal2  (2V) length: 2.349473e+04um, number of vias: 51258
[11/17 09:41:15     45s] [NR-eGR] metal3  (3H) length: 3.410003e+04um, number of vias: 11436
[11/17 09:41:15     45s] [NR-eGR] metal4  (4V) length: 1.666868e+04um, number of vias: 826
[11/17 09:41:15     45s] [NR-eGR] metal5  (5H) length: 1.865500e+03um, number of vias: 711
[11/17 09:41:15     45s] [NR-eGR] metal6  (6V) length: 3.876670e+03um, number of vias: 42
[11/17 09:41:15     45s] [NR-eGR] metal7  (7H) length: 7.680500e+01um, number of vias: 25
[11/17 09:41:15     45s] [NR-eGR] metal8  (8V) length: 2.259600e+02um, number of vias: 0
[11/17 09:41:15     45s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/17 09:41:15     45s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/17 09:41:15     45s] [NR-eGR] Total length: 8.030838e+04um, number of vias: 110182
[11/17 09:41:15     45s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:15     45s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/17 09:41:15     45s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:15     45s] (I)       Started Update net boxes ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Update timing ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Started Postprocess design ( Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.25 MB )
[11/17 09:41:15     45s] Early Global Route wiring runtime: 0.18 seconds, mem = 1335.2M
[11/17 09:41:15     45s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.176, REAL:0.177, MEM:1335.2M
[11/17 09:41:15     45s] Tdgp not successfully inited but do clear! skip clearing
[11/17 09:41:15     45s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[11/17 09:41:15     45s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/17 09:41:15     45s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/17 09:41:15     45s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -congRepairMaxIter
[11/17 09:41:15     45s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 09:41:15     45s] <CMD> all_setup_analysis_views
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:41:15     45s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[11/17 09:41:15     45s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[11/17 09:41:15     45s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -timingEffort
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -place_global_exp_timing_effort_high_v2
[11/17 09:41:15     45s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[11/17 09:41:15     45s] *** Finishing placeDesign default flow ***
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[11/17 09:41:15     45s] **placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 1298.2M **
[11/17 09:41:15     45s] <CMD> getPlaceMode -trimView -quiet
[11/17 09:41:15     45s] <CMD> getOptMode -quiet -viewOptPolishing
[11/17 09:41:15     45s] <CMD> getOptMode -quiet -fastViewOpt
[11/17 09:41:15     45s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[11/17 09:41:15     45s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[11/17 09:41:15     45s] Tdgp not successfully inited but do clear! skip clearing
[11/17 09:41:15     45s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:41:15     45s] <CMD> setExtractRCMode -engine preRoute
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -ignoreScan
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -repairPlace
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[11/17 09:41:15     45s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[11/17 09:41:15     45s] <CMD> getPlaceMode -macroPlaceMode -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[11/17 09:41:15     45s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -clusterMode
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[11/17 09:41:15     45s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 09:41:15     45s] <CMD> setPlaceMode -reset -expHiddenFastMode
[11/17 09:41:15     45s] <CMD> getPlaceMode -tcg2Pass -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 09:41:15     45s] <CMD> getPlaceMode -fp -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -fastfp -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -doRPlace -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[11/17 09:41:15     45s] <CMD> getPlaceMode -quickCTS -quiet
[11/17 09:41:15     45s] <CMD> set spgFlowInInitialPlace 0
[11/17 09:41:15     45s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 09:41:15     45s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[11/17 09:41:15     45s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[11/17 09:41:15     45s] <CMD> getDesignMode -quiet -flowEffort
[11/17 09:41:15     45s] <CMD> report_message -end_cmd
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] *** Summary of all messages that are not suppressed in this session:
[11/17 09:41:15     45s] Severity  ID               Count  Summary                                  
[11/17 09:41:15     45s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/17 09:41:15     45s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/17 09:41:15     45s] *** Message Summary: 3 warning(s), 0 error(s)
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] <CMD> um::create_snapshot -name final -auto min
[11/17 09:41:15     45s] <CMD> um::pop_snapshot_stack
[11/17 09:41:15     45s] <CMD> um::create_snapshot -name place_design
[11/17 09:41:15     45s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 09:41:15     45s] <CMD> place_opt_design
[11/17 09:41:15     45s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/17 09:41:15     45s] *** Starting GigaPlace ***
[11/17 09:41:15     45s] **INFO: User settings:
[11/17 09:41:15     45s] setExtractRCMode -engine                   preRoute
[11/17 09:41:15     45s] setDelayCalMode -engine                    aae
[11/17 09:41:15     45s] setDelayCalMode -ignoreNetLoad             false
[11/17 09:41:15     45s] setPlaceMode -place_design_floorplan_mode  false
[11/17 09:41:15     45s] setPlaceMode -place_global_place_io_pins   true
[11/17 09:41:15     45s] setAnalysisMode -analysisType              single
[11/17 09:41:15     45s] setAnalysisMode -clkSrcPath                true
[11/17 09:41:15     45s] setAnalysisMode -clockPropagation          sdcControl
[11/17 09:41:15     45s] setAnalysisMode -virtualIPO                false
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] #optDebug: fT-E <X 2 3 1 0>
[11/17 09:41:15     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1298.2M
[11/17 09:41:15     45s] z: 2, totalTracks: 1
[11/17 09:41:15     45s] z: 4, totalTracks: 1
[11/17 09:41:15     45s] z: 6, totalTracks: 1
[11/17 09:41:15     45s] z: 8, totalTracks: 1
[11/17 09:41:15     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1298.0M
[11/17 09:41:15     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1298.0M
[11/17 09:41:15     45s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:15     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1298.0M
[11/17 09:41:15     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.003, MEM:1298.0M
[11/17 09:41:15     45s] SiteArray: non-trimmed site array dimensions = 97 x 716
[11/17 09:41:15     45s] SiteArray: use 299,008 bytes
[11/17 09:41:15     45s] SiteArray: current memory after site array memory allocation 1298.2M
[11/17 09:41:15     45s] SiteArray: FP blocked sites are writable
[11/17 09:41:15     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:15     45s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.014, REAL:0.008, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:     Starting CMU at level 3, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.015, MEM:1298.2M
[11/17 09:41:15     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1298.2MB).
[11/17 09:41:15     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.028, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1298.2M
[11/17 09:41:15     45s] All LLGs are deleted
[11/17 09:41:15     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1298.2M
[11/17 09:41:15     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.017, MEM:1298.2M
[11/17 09:41:15     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 09:41:15     45s] no activity file in design. spp won't run.
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] pdi colorize_geometry "" ""
[11/17 09:41:15     45s] 
[11/17 09:41:15     45s] ### Time Record (colorize_geometry) is installed.
[11/17 09:41:15     45s] #Start colorize_geometry on Fri Nov 17 09:41:15 2023
[11/17 09:41:15     45s] #
[11/17 09:41:15     45s] ### Time Record (Pre Callback) is installed.
[11/17 09:41:15     45s] ### Time Record (Pre Callback) is uninstalled.
[11/17 09:41:15     45s] ### Time Record (DB Import) is installed.
[11/17 09:41:15     45s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1098382269 placement=814487477 pin_access=1 halo=0
[11/17 09:41:15     45s] ### Time Record (DB Import) is uninstalled.
[11/17 09:41:15     45s] ### Time Record (DB Export) is installed.
[11/17 09:41:15     45s] ### export design design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1098382269 placement=814487477 pin_access=1 halo=0
[11/17 09:41:15     45s] ### Time Record (DB Export) is uninstalled.
[11/17 09:41:15     45s] ### Time Record (Post Callback) is installed.
[11/17 09:41:15     45s] ### Time Record (Post Callback) is uninstalled.
[11/17 09:41:15     45s] #
[11/17 09:41:15     45s] #colorize_geometry statistics:
[11/17 09:41:15     45s] #Cpu time = 00:00:00
[11/17 09:41:15     45s] #Elapsed time = 00:00:00
[11/17 09:41:15     45s] #Increased memory = 0.95 (MB)
[11/17 09:41:15     45s] #Total memory = 1156.64 (MB)
[11/17 09:41:15     45s] #Peak memory = 1214.01 (MB)
[11/17 09:41:15     45s] #Number of warnings = 0
[11/17 09:41:15     45s] #Total number of warnings = 0
[11/17 09:41:15     45s] #Number of fails = 0
[11/17 09:41:15     45s] #Total number of fails = 0
[11/17 09:41:15     45s] #Complete colorize_geometry on Fri Nov 17 09:41:15 2023
[11/17 09:41:15     45s] #
[11/17 09:41:15     45s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/17 09:41:15     45s] ### Time Record (colorize_geometry) is uninstalled.
[11/17 09:41:15     45s] ### 
[11/17 09:41:15     45s] ###   Scalability Statistics
[11/17 09:41:15     45s] ### 
[11/17 09:41:15     45s] ### ------------------------+----------------+----------------+----------------+
[11/17 09:41:15     45s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/17 09:41:15     45s] ### ------------------------+----------------+----------------+----------------+
[11/17 09:41:15     45s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/17 09:41:15     45s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/17 09:41:15     45s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/17 09:41:15     45s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/17 09:41:15     45s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/17 09:41:15     45s] ### ------------------------+----------------+----------------+----------------+
[11/17 09:41:15     45s] ### 
[11/17 09:41:15     45s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:15     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.6 mem=1298.2M
[11/17 09:41:15     45s] LayerId::1 widthSet size::1
[11/17 09:41:15     45s] LayerId::2 widthSet size::1
[11/17 09:41:15     45s] LayerId::3 widthSet size::1
[11/17 09:41:15     45s] LayerId::4 widthSet size::1
[11/17 09:41:15     45s] LayerId::5 widthSet size::1
[11/17 09:41:15     45s] LayerId::6 widthSet size::1
[11/17 09:41:15     45s] LayerId::7 widthSet size::1
[11/17 09:41:15     45s] LayerId::8 widthSet size::1
[11/17 09:41:15     45s] LayerId::9 widthSet size::1
[11/17 09:41:15     45s] LayerId::10 widthSet size::1
[11/17 09:41:15     45s] Updating RC grid for preRoute extraction ...
[11/17 09:41:15     45s] Initializing multi-corner resistance tables ...
[11/17 09:41:15     45s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:15     45s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:15     45s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280934 ; uaWl: 1.000000 ; uaWlH: 0.282830 ; aWlH: 0.000000 ; Pmax: 0.849000 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/17 09:41:15     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.7 mem=1298.2M
[11/17 09:41:15     45s] *** Start deleteBufferTree ***
[11/17 09:41:16     46s] Info: Detect buffers to remove automatically.
[11/17 09:41:16     46s] Analyzing netlist ...
[11/17 09:41:16     46s] Updating netlist
[11/17 09:41:16     46s] 
[11/17 09:41:16     46s] *summary: 0 instances (buffers/inverters) removed
[11/17 09:41:16     46s] *** Finish deleteBufferTree (0:00:00.5) ***
[11/17 09:41:16     46s] Deleting Cell Server ...
[11/17 09:41:16     46s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1303.3M
[11/17 09:41:16     46s] Deleted 0 physical inst  (cell - / prefix -).
[11/17 09:41:16     46s] Did not delete 2813 physical insts as they were marked preplaced.
[11/17 09:41:16     46s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:1303.3M
[11/17 09:41:16     46s] INFO: #ExclusiveGroups=0
[11/17 09:41:16     46s] INFO: There are no Exclusive Groups.
[11/17 09:41:16     46s] No user-set net weight.
[11/17 09:41:16     46s] Net fanout histogram:
[11/17 09:41:16     46s] 2		: 4232 (30.8%) nets
[11/17 09:41:16     46s] 3		: 7884 (57.3%) nets
[11/17 09:41:16     46s] 4     -	14	: 1518 (11.0%) nets
[11/17 09:41:16     46s] 15    -	39	: 15 (0.1%) nets
[11/17 09:41:16     46s] 40    -	79	: 89 (0.6%) nets
[11/17 09:41:16     46s] 80    -	159	: 22 (0.2%) nets
[11/17 09:41:16     46s] 160   -	319	: 0 (0.0%) nets
[11/17 09:41:16     46s] 320   -	639	: 0 (0.0%) nets
[11/17 09:41:16     46s] 640   -	1279	: 0 (0.0%) nets
[11/17 09:41:16     46s] 1280  -	2559	: 0 (0.0%) nets
[11/17 09:41:16     46s] 2560  -	5119	: 0 (0.0%) nets
[11/17 09:41:16     46s] 5120+		: 0 (0.0%) nets
[11/17 09:41:16     46s] no activity file in design. spp won't run.
[11/17 09:41:16     46s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/17 09:41:16     46s] Scan chains were not defined.
[11/17 09:41:16     46s] z: 2, totalTracks: 1
[11/17 09:41:16     46s] z: 4, totalTracks: 1
[11/17 09:41:16     46s] z: 6, totalTracks: 1
[11/17 09:41:16     46s] z: 8, totalTracks: 1
[11/17 09:41:16     46s] #spOpts: minPadR=1.1 
[11/17 09:41:16     46s] #std cell=16424 (2813 fixed + 13611 movable) #buf cell=0 #inv cell=647 #block=0 (0 floating + 0 preplaced)
[11/17 09:41:16     46s] #ioInst=0 #net=13760 #term=46076 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=192
[11/17 09:41:16     46s] stdCell: 16424 single + 0 double + 0 multi
[11/17 09:41:16     46s] Total standard cell length = 9.7590 (mm), area = 0.0137 (mm^2)
[11/17 09:41:16     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1303.3M
[11/17 09:41:16     46s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:16     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.013, REAL:0.003, MEM:1303.3M
[11/17 09:41:16     46s] SiteArray: non-trimmed site array dimensions = 97 x 716
[11/17 09:41:16     46s] SiteArray: use 299,008 bytes
[11/17 09:41:16     46s] SiteArray: current memory after site array memory allocation 1303.3M
[11/17 09:41:16     46s] SiteArray: FP blocked sites are writable
[11/17 09:41:16     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:16     46s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.009, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.022, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF: Starting pre-place ADS at level 1, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1303.3M
[11/17 09:41:16     46s] ADSU 0.729 -> 0.731. GS 11.200
[11/17 09:41:16     46s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.012, REAL:0.012, MEM:1303.3M
[11/17 09:41:16     46s] Average module density = 0.731.
[11/17 09:41:16     46s] Density for the design = 0.731.
[11/17 09:41:16     46s]        = stdcell_area 48550 sites (12914 um^2) / alloc_area 66421 sites (17668 um^2).
[11/17 09:41:16     46s] Pin Density = 0.6634.
[11/17 09:41:16     46s]             = total # of pins 46076 / total area 69452.
[11/17 09:41:16     46s] OPERPROF: Starting spMPad at level 1, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Starting spContextMPad at level 2, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:1303.3M
[11/17 09:41:16     46s] Initial padding reaches pin density 1.000 for top
[11/17 09:41:16     46s] InitPadU 0.731 -> 0.840 for top
[11/17 09:41:16     46s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1303.3M
[11/17 09:41:16     46s] === lastAutoLevel = 8 
[11/17 09:41:16     46s] Init WL Bound For Global Placement... 
[11/17 09:41:16     46s] OPERPROF: Starting spInitNetWt at level 1, MEM:1303.3M
[11/17 09:41:16     46s] 0 delay mode for cte enabled initNetWt.
[11/17 09:41:16     46s] no activity file in design. spp won't run.
[11/17 09:41:16     46s] [spp] 0
[11/17 09:41:16     46s] [adp] 0:1:1:3
[11/17 09:41:16     46s] 0 delay mode for cte disabled initNetWt.
[11/17 09:41:16     46s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.054, REAL:0.054, MEM:1303.3M
[11/17 09:41:16     46s] Clock gating cells determined by native netlist tracing.
[11/17 09:41:16     46s] no activity file in design. spp won't run.
[11/17 09:41:16     46s] no activity file in design. spp won't run.
[11/17 09:41:16     46s] OPERPROF: Starting npMain at level 1, MEM:1303.3M
[11/17 09:41:16     46s] OPERPROF:   Starting npPlace at level 2, MEM:1308.8M
[11/17 09:41:16     46s] Iteration  1: Total net bbox = 5.042e+04 (2.51e+04 2.53e+04)
[11/17 09:41:16     46s]               Est.  stn bbox = 6.125e+04 (3.06e+04 3.07e+04)
[11/17 09:41:16     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1308.8M
[11/17 09:41:16     46s] Iteration  2: Total net bbox = 5.042e+04 (2.51e+04 2.53e+04)
[11/17 09:41:16     46s]               Est.  stn bbox = 6.125e+04 (3.06e+04 3.07e+04)
[11/17 09:41:16     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.8M
[11/17 09:41:16     46s] OPERPROF:     Starting InitSKP at level 3, MEM:1321.5M
[11/17 09:41:17     47s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:18     48s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[11/17 09:41:18     48s] OPERPROF:     Finished InitSKP at level 3, CPU:1.590, REAL:1.593, MEM:1342.0M
[11/17 09:41:19     49s] Iteration  3: Total net bbox = 3.391e+04 (1.67e+04 1.72e+04)
[11/17 09:41:19     49s]               Est.  stn bbox = 4.789e+04 (2.38e+04 2.41e+04)
[11/17 09:41:19     49s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 1330.0M
[11/17 09:41:21     51s] Iteration  4: Total net bbox = 5.018e+04 (2.20e+04 2.82e+04)
[11/17 09:41:21     51s]               Est.  stn bbox = 7.565e+04 (3.46e+04 4.11e+04)
[11/17 09:41:21     51s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1349.9M
[11/17 09:41:23     53s] Iteration  5: Total net bbox = 4.929e+04 (2.23e+04 2.69e+04)
[11/17 09:41:23     53s]               Est.  stn bbox = 7.495e+04 (3.51e+04 3.99e+04)
[11/17 09:41:23     53s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1349.9M
[11/17 09:41:23     53s] OPERPROF:   Finished npPlace at level 2, CPU:6.665, REAL:6.661, MEM:1349.9M
[11/17 09:41:23     53s] OPERPROF: Finished npMain at level 1, CPU:6.715, REAL:6.711, MEM:1349.9M
[11/17 09:41:23     53s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1349.9M
[11/17 09:41:23     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:23     53s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:1349.9M
[11/17 09:41:23     53s] OPERPROF: Starting npMain at level 1, MEM:1349.9M
[11/17 09:41:23     53s] OPERPROF:   Starting npPlace at level 2, MEM:1349.9M
[11/17 09:41:24     54s] Iteration  6: Total net bbox = 5.049e+04 (2.36e+04 2.69e+04)
[11/17 09:41:24     54s]               Est.  stn bbox = 7.652e+04 (3.66e+04 3.99e+04)
[11/17 09:41:24     54s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1333.9M
[11/17 09:41:24     54s] OPERPROF:   Finished npPlace at level 2, CPU:1.220, REAL:1.219, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF: Finished npMain at level 1, CPU:1.282, REAL:1.281, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1333.9M
[11/17 09:41:24     54s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:24     54s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1333.9M
[11/17 09:41:24     54s] Starting Early Global Route rough congestion estimation: mem = 1333.9M
[11/17 09:41:24     54s] (I)       Started Import and model ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Create place DB ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Import place data ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read instances and placement ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read nets ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Create route DB ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       == Non-default Options ==
[11/17 09:41:24     54s] (I)       Print mode                                         : 2
[11/17 09:41:24     54s] (I)       Stop if highly congested                           : false
[11/17 09:41:24     54s] (I)       Maximum routing layer                              : 10
[11/17 09:41:24     54s] (I)       Assign partition pins                              : false
[11/17 09:41:24     54s] (I)       Support large GCell                                : true
[11/17 09:41:24     54s] (I)       Number of threads                                  : 1
[11/17 09:41:24     54s] (I)       Number of rows per GCell                           : 7
[11/17 09:41:24     54s] (I)       Max num rows per GCell                             : 32
[11/17 09:41:24     54s] (I)       Method to set GCell size                           : row
[11/17 09:41:24     54s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:24     54s] (I)       Started Import route data ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Use row-based GCell size
[11/17 09:41:24     54s] (I)       Use row-based GCell align
[11/17 09:41:24     54s] (I)       GCell unit size   : 2800
[11/17 09:41:24     54s] (I)       GCell multiplier  : 7
[11/17 09:41:24     54s] (I)       GCell row height  : 2800
[11/17 09:41:24     54s] (I)       Actual row height : 2800
[11/17 09:41:24     54s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:24     54s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:24     54s] [NR-eGR] metal1 has no routable track
[11/17 09:41:24     54s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:24     54s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:24     54s] (I)       ===========================================================================
[11/17 09:41:24     54s] (I)       == Report All Rule Vias ==
[11/17 09:41:24     54s] (I)       ===========================================================================
[11/17 09:41:24     54s] (I)        Via Rule : (Default)
[11/17 09:41:24     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:24     54s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:24     54s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/17 09:41:24     54s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/17 09:41:24     54s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:24     54s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:24     54s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:24     54s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:24     54s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:24     54s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:24     54s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:24     54s] (I)       ===========================================================================
[11/17 09:41:24     54s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read routing blockages ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read instance blockages ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read PG blockages ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:24     54s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read boundary cut boxes ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:24     54s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:24     54s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:24     54s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:24     54s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:24     54s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read blackboxes ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:24     54s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read prerouted ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:24     54s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read unlegalized nets ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read nets ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] [NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[11/17 09:41:24     54s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Set up via pillars ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:24     54s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Model blockages into capacity
[11/17 09:41:24     54s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:24     54s] (I)       Started Initialize 3D capacity ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:24     54s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       -- layer congestion ratio --
[11/17 09:41:24     54s] (I)       Layer 1 : 0.100000
[11/17 09:41:24     54s] (I)       Layer 2 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 3 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 4 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 5 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 6 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 7 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 8 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 9 : 0.700000
[11/17 09:41:24     54s] (I)       Layer 10 : 0.700000
[11/17 09:41:24     54s] (I)       ----------------------------
[11/17 09:41:24     54s] (I)       Number of ignored nets                =      0
[11/17 09:41:24     54s] (I)       Number of connected nets              =      0
[11/17 09:41:24     54s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:24     54s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:24     54s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:24     54s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Read aux data ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Others data preparation ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Create route kernel ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Ndr track 0 does not exist
[11/17 09:41:24     54s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:24     54s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:24     54s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:24     54s] (I)       Site width          :   380  (dbu)
[11/17 09:41:24     54s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:24     54s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:24     54s] (I)       GCell width         : 19600  (dbu)
[11/17 09:41:24     54s] (I)       GCell height        : 19600  (dbu)
[11/17 09:41:24     54s] (I)       Grid                :    15    15    10
[11/17 09:41:24     54s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:24     54s] (I)       Vertical capacity   :     0 19600     0 19600     0 19600     0 19600     0 19600
[11/17 09:41:24     54s] (I)       Horizontal capacity :     0     0 19600     0 19600     0 19600     0 19600     0
[11/17 09:41:24     54s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:24     54s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:24     54s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:24     54s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:24     54s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:24     54s] (I)       Num tracks per GCell: 72.59 51.58 70.00 35.00 35.00 35.00 11.67 11.67  6.12  5.83
[11/17 09:41:24     54s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:24     54s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:24     54s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:24     54s] (I)       --------------------------------------------------------
[11/17 09:41:24     54s] 
[11/17 09:41:24     54s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:24     54s] [NR-eGR] Rule id: 0  Nets: 13760 
[11/17 09:41:24     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:24     54s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:24     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:24     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:24     54s] [NR-eGR] ========================================
[11/17 09:41:24     54s] [NR-eGR] 
[11/17 09:41:24     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer2 : = 480 / 11520 (4.17%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer3 : = 0 / 15645 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer4 : = 0 / 7800 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer5 : = 0 / 7815 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer6 : = 0 / 7800 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer7 : = 0 / 2595 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer8 : = 0 / 2595 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer9 : = 0 / 1350 (0.00%)
[11/17 09:41:24     54s] (I)       blocked tracks on layer10 : = 0 / 1290 (0.00%)
[11/17 09:41:24     54s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Reset routing kernel
[11/17 09:41:24     54s] (I)       Started Initialization ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       numLocalWires=53005  numGlobalNetBranches=8056  numLocalNetBranches=18557
[11/17 09:41:24     54s] (I)       totalPins=46076  totalGlobalPin=8767 (19.03%)
[11/17 09:41:24     54s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Generate topology ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       total 2D Cap : 57934 = (27405 H, 30529 V)
[11/17 09:41:24     54s] (I)       
[11/17 09:41:24     54s] (I)       ============  Phase 1a Route ============
[11/17 09:41:24     54s] (I)       Started Phase 1a ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Pattern routing ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 09:41:24     54s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Usage: 6598 = (2980 H, 3618 V) = (10.87% H, 11.85% V) = (2.920e+04um H, 3.546e+04um V)
[11/17 09:41:24     54s] (I)       Started Add via demand to 2D ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       
[11/17 09:41:24     54s] (I)       ============  Phase 1b Route ============
[11/17 09:41:24     54s] (I)       Started Phase 1b ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Usage: 6598 = (2980 H, 3618 V) = (10.87% H, 11.85% V) = (2.920e+04um H, 3.546e+04um V)
[11/17 09:41:24     54s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/17 09:41:24     54s] 
[11/17 09:41:24     54s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] (I)       Started Export 2D cong map ( Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:24     54s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.93 MB )
[11/17 09:41:24     54s] Finished Early Global Route rough congestion estimation: mem = 1333.9M
[11/17 09:41:24     54s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.059, REAL:0.059, MEM:1333.9M
[11/17 09:41:24     54s] earlyGlobalRoute rough estimation gcell size 7 row height
[11/17 09:41:24     54s] OPERPROF: Starting CDPad at level 1, MEM:1333.9M
[11/17 09:41:24     54s] CDPadU 0.878 -> 0.895. R=0.763, N=13611, GS=9.800
[11/17 09:41:24     54s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.028, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF: Starting npMain at level 1, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF:   Starting npPlace at level 2, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.021, MEM:1333.9M
[11/17 09:41:24     54s] OPERPROF: Finished npMain at level 1, CPU:0.079, REAL:0.079, MEM:1333.9M
[11/17 09:41:24     54s] Global placement CDP skipped at cutLevel 7.
[11/17 09:41:24     54s] Iteration  7: Total net bbox = 5.293e+04 (2.44e+04 2.86e+04)
[11/17 09:41:24     54s]               Est.  stn bbox = 7.892e+04 (3.73e+04 4.16e+04)
[11/17 09:41:24     54s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1333.9M
[11/17 09:41:25     55s] siFlow : Timing analysis mode is single, using late cdB files
[11/17 09:41:25     55s] Start AAE Lib Loading. (MEM=1345.45)
[11/17 09:41:25     55s] End AAE Lib Loading. (MEM=1354.98 CPU=0:00:00.0 Real=0:00:00.0)
[11/17 09:41:25     55s] End AAE Lib Interpolated Model. (MEM=1354.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:41:25     55s] First Iteration Infinite Tw... 
[11/17 09:41:27     57s] Total number of fetched objects 13760
[11/17 09:41:27     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:41:27     57s] End delay calculation. (MEM=1397.76 CPU=0:00:01.8 REAL=0:00:02.0)
[11/17 09:41:27     57s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:27     57s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:27     57s] Iteration  8: Total net bbox = 5.293e+04 (2.44e+04 2.86e+04)
[11/17 09:41:27     57s]               Est.  stn bbox = 7.892e+04 (3.73e+04 4.16e+04)
[11/17 09:41:27     57s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1389.8M
[11/17 09:41:27     57s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1389.8M
[11/17 09:41:27     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:27     57s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1389.8M
[11/17 09:41:27     57s] OPERPROF: Starting npMain at level 1, MEM:1389.8M
[11/17 09:41:27     57s] OPERPROF:   Starting npPlace at level 2, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.833, REAL:0.832, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF: Finished npMain at level 1, CPU:0.892, REAL:0.892, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1389.8M
[11/17 09:41:28     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:28     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1389.8M
[11/17 09:41:28     58s] Starting Early Global Route rough congestion estimation: mem = 1389.8M
[11/17 09:41:28     58s] (I)       Started Import and model ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Create place DB ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Import place data ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read instances and placement ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read nets ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Create route DB ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       == Non-default Options ==
[11/17 09:41:28     58s] (I)       Print mode                                         : 2
[11/17 09:41:28     58s] (I)       Stop if highly congested                           : false
[11/17 09:41:28     58s] (I)       Maximum routing layer                              : 10
[11/17 09:41:28     58s] (I)       Assign partition pins                              : false
[11/17 09:41:28     58s] (I)       Support large GCell                                : true
[11/17 09:41:28     58s] (I)       Number of threads                                  : 1
[11/17 09:41:28     58s] (I)       Number of rows per GCell                           : 4
[11/17 09:41:28     58s] (I)       Max num rows per GCell                             : 32
[11/17 09:41:28     58s] (I)       Method to set GCell size                           : row
[11/17 09:41:28     58s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:28     58s] (I)       Started Import route data ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Use row-based GCell size
[11/17 09:41:28     58s] (I)       Use row-based GCell align
[11/17 09:41:28     58s] (I)       GCell unit size   : 2800
[11/17 09:41:28     58s] (I)       GCell multiplier  : 4
[11/17 09:41:28     58s] (I)       GCell row height  : 2800
[11/17 09:41:28     58s] (I)       Actual row height : 2800
[11/17 09:41:28     58s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:28     58s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:28     58s] [NR-eGR] metal1 has no routable track
[11/17 09:41:28     58s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:28     58s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:28     58s] (I)       ===========================================================================
[11/17 09:41:28     58s] (I)       == Report All Rule Vias ==
[11/17 09:41:28     58s] (I)       ===========================================================================
[11/17 09:41:28     58s] (I)        Via Rule : (Default)
[11/17 09:41:28     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:28     58s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:28     58s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/17 09:41:28     58s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/17 09:41:28     58s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:28     58s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:28     58s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:28     58s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:28     58s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:28     58s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:28     58s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:28     58s] (I)       ===========================================================================
[11/17 09:41:28     58s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read routing blockages ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read instance blockages ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read PG blockages ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:28     58s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read boundary cut boxes ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:28     58s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:28     58s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:28     58s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:28     58s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:28     58s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read blackboxes ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:28     58s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read prerouted ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:28     58s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read unlegalized nets ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read nets ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] [NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[11/17 09:41:28     58s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Set up via pillars ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:28     58s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Model blockages into capacity
[11/17 09:41:28     58s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:28     58s] (I)       Started Initialize 3D capacity ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:28     58s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       -- layer congestion ratio --
[11/17 09:41:28     58s] (I)       Layer 1 : 0.100000
[11/17 09:41:28     58s] (I)       Layer 2 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 3 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 4 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 5 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 6 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 7 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 8 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 9 : 0.700000
[11/17 09:41:28     58s] (I)       Layer 10 : 0.700000
[11/17 09:41:28     58s] (I)       ----------------------------
[11/17 09:41:28     58s] (I)       Number of ignored nets                =      0
[11/17 09:41:28     58s] (I)       Number of connected nets              =      0
[11/17 09:41:28     58s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:28     58s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:28     58s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:28     58s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Read aux data ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Others data preparation ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Create route kernel ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Ndr track 0 does not exist
[11/17 09:41:28     58s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:28     58s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:28     58s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:28     58s] (I)       Site width          :   380  (dbu)
[11/17 09:41:28     58s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:28     58s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:28     58s] (I)       GCell width         : 11200  (dbu)
[11/17 09:41:28     58s] (I)       GCell height        : 11200  (dbu)
[11/17 09:41:28     58s] (I)       Grid                :    26    26    10
[11/17 09:41:28     58s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:28     58s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[11/17 09:41:28     58s] (I)       Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[11/17 09:41:28     58s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:28     58s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:28     58s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:28     58s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:28     58s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:28     58s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[11/17 09:41:28     58s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:28     58s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:28     58s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:28     58s] (I)       --------------------------------------------------------
[11/17 09:41:28     58s] 
[11/17 09:41:28     58s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:28     58s] [NR-eGR] Rule id: 0  Nets: 13760 
[11/17 09:41:28     58s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:28     58s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:28     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:28     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:28     58s] [NR-eGR] ========================================
[11/17 09:41:28     58s] [NR-eGR] 
[11/17 09:41:28     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer2 : = 832 / 19968 (4.17%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer3 : = 0 / 27118 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer4 : = 0 / 13520 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer5 : = 0 / 13546 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer6 : = 0 / 13520 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer7 : = 0 / 4498 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer8 : = 0 / 4498 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer9 : = 0 / 2340 (0.00%)
[11/17 09:41:28     58s] (I)       blocked tracks on layer10 : = 0 / 2236 (0.00%)
[11/17 09:41:28     58s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Reset routing kernel
[11/17 09:41:28     58s] (I)       Started Initialization ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       numLocalWires=46940  numGlobalNetBranches=8541  numLocalNetBranches=15039
[11/17 09:41:28     58s] (I)       totalPins=46076  totalGlobalPin=13517 (29.34%)
[11/17 09:41:28     58s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Generate topology ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       total 2D Cap : 100416 = (47502 H, 52914 V)
[11/17 09:41:28     58s] (I)       
[11/17 09:41:28     58s] (I)       ============  Phase 1a Route ============
[11/17 09:41:28     58s] (I)       Started Phase 1a ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Pattern routing ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 09:41:28     58s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Usage: 11608 = (5305 H, 6303 V) = (11.17% H, 11.91% V) = (2.971e+04um H, 3.530e+04um V)
[11/17 09:41:28     58s] (I)       Started Add via demand to 2D ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       
[11/17 09:41:28     58s] (I)       ============  Phase 1b Route ============
[11/17 09:41:28     58s] (I)       Started Phase 1b ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Usage: 11608 = (5305 H, 6303 V) = (11.17% H, 11.91% V) = (2.971e+04um H, 3.530e+04um V)
[11/17 09:41:28     58s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/17 09:41:28     58s] 
[11/17 09:41:28     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] (I)       Started Export 2D cong map ( Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:28     58s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1389.76 MB )
[11/17 09:41:28     58s] Finished Early Global Route rough congestion estimation: mem = 1389.8M
[11/17 09:41:28     58s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.060, MEM:1389.8M
[11/17 09:41:28     58s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/17 09:41:28     58s] OPERPROF: Starting CDPad at level 1, MEM:1389.8M
[11/17 09:41:28     58s] CDPadU 0.895 -> 0.900. R=0.763, N=13611, GS=5.600
[11/17 09:41:28     58s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.030, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF: Starting npMain at level 1, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF:   Starting npPlace at level 2, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.022, REAL:0.022, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF: Finished npMain at level 1, CPU:0.080, REAL:0.080, MEM:1389.8M
[11/17 09:41:28     58s] Global placement CDP skipped at cutLevel 9.
[11/17 09:41:28     58s] Iteration  9: Total net bbox = 5.210e+04 (2.41e+04 2.80e+04)
[11/17 09:41:28     58s]               Est.  stn bbox = 7.809e+04 (3.70e+04 4.11e+04)
[11/17 09:41:28     58s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1389.8M
[11/17 09:41:28     58s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:28     58s] nrCritNet: 0.00% ( 0 / 13760 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/17 09:41:28     58s] Iteration 10: Total net bbox = 5.210e+04 (2.41e+04 2.80e+04)
[11/17 09:41:28     58s]               Est.  stn bbox = 7.809e+04 (3.70e+04 4.11e+04)
[11/17 09:41:28     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.8M
[11/17 09:41:28     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1389.8M
[11/17 09:41:28     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:28     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF: Starting npMain at level 1, MEM:1389.8M
[11/17 09:41:28     58s] OPERPROF:   Starting npPlace at level 2, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:   Finished npPlace at level 2, CPU:4.241, REAL:4.229, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF: Finished npMain at level 1, CPU:4.298, REAL:4.286, MEM:1389.8M
[11/17 09:41:32     62s] Iteration 11: Total net bbox = 6.309e+04 (2.97e+04 3.34e+04)
[11/17 09:41:32     62s]               Est.  stn bbox = 8.837e+04 (4.23e+04 4.61e+04)
[11/17 09:41:32     62s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1389.8M
[11/17 09:41:32     62s] Iteration 12: Total net bbox = 6.309e+04 (2.97e+04 3.34e+04)
[11/17 09:41:32     62s]               Est.  stn bbox = 8.837e+04 (4.23e+04 4.61e+04)
[11/17 09:41:32     62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.8M
[11/17 09:41:32     62s] [adp] clock
[11/17 09:41:32     62s] [adp] weight, nr nets, wire length
[11/17 09:41:32     62s] [adp]      0        0  0.000000
[11/17 09:41:32     62s] [adp] data
[11/17 09:41:32     62s] [adp] weight, nr nets, wire length
[11/17 09:41:32     62s] [adp]      0    13760  63105.152500
[11/17 09:41:32     62s] [adp] 0.000000|0.000000|0.000000
[11/17 09:41:32     62s] Iteration 13: Total net bbox = 6.309e+04 (2.97e+04 3.34e+04)
[11/17 09:41:32     62s]               Est.  stn bbox = 8.837e+04 (4.23e+04 4.61e+04)
[11/17 09:41:32     62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.8M
[11/17 09:41:32     62s] Clear WL Bound Manager after Global Placement... 
[11/17 09:41:32     62s] Finished Global Placement (cpu=0:00:16.3, real=0:00:16.0, mem=1389.8M)
[11/17 09:41:32     62s] Keep Tdgp Graph and DB for later use
[11/17 09:41:32     62s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[11/17 09:41:32     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1389.8M
[11/17 09:41:32     62s] Solver runtime cpu: 0:00:11.0 real: 0:00:11.0
[11/17 09:41:32     62s] Core Placement runtime cpu: 0:00:13.3 real: 0:00:13.0
[11/17 09:41:32     62s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 09:41:32     62s] Type 'man IMPSP-9025' for more detail.
[11/17 09:41:32     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1389.8M
[11/17 09:41:32     62s] z: 2, totalTracks: 1
[11/17 09:41:32     62s] z: 4, totalTracks: 1
[11/17 09:41:32     62s] z: 6, totalTracks: 1
[11/17 09:41:32     62s] z: 8, totalTracks: 1
[11/17 09:41:32     62s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:32     62s] All LLGs are deleted
[11/17 09:41:32     62s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1389.8M
[11/17 09:41:32     62s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:32     62s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1389.8M
[11/17 09:41:32     62s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.014, REAL:0.004, MEM:1421.8M
[11/17 09:41:32     62s] Fast DP-INIT is on for default
[11/17 09:41:32     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:32     62s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.019, REAL:0.008, MEM:1421.8M
[11/17 09:41:32     62s] OPERPROF:       Starting CMU at level 4, MEM:1421.8M
[11/17 09:41:32     62s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1421.8M
[11/17 09:41:32     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.027, REAL:0.017, MEM:1421.8M
[11/17 09:41:32     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1421.8MB).
[11/17 09:41:32     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.029, MEM:1421.8M
[11/17 09:41:32     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.030, MEM:1421.8M
[11/17 09:41:32     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3014419.2
[11/17 09:41:32     62s] OPERPROF: Starting RefinePlace at level 1, MEM:1421.8M
[11/17 09:41:32     62s] *** Starting refinePlace (0:01:03 mem=1421.8M) ***
[11/17 09:41:32     62s] Total net bbox length = 6.311e+04 (2.968e+04 3.342e+04) (ext = 1.612e+03)
[11/17 09:41:32     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:32     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1421.8M
[11/17 09:41:32     62s] Starting refinePlace ...
[11/17 09:41:32     62s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/17 09:41:32     62s] ** Cut row section cpu time 0:00:00.0.
[11/17 09:41:32     62s]    Spread Effort: high, standalone mode, useDDP on.
[11/17 09:41:33     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1421.8MB) @(0:01:03 - 0:01:03).
[11/17 09:41:33     62s] Move report: preRPlace moves 13611 insts, mean move: 0.53 um, max move: 7.51 um
[11/17 09:41:33     62s] 	Max move on inst (g414572): (37.32, 80.81) --> (44.65, 80.64)
[11/17 09:41:33     62s] 	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI221_X4
[11/17 09:41:33     62s] 	Violation at original loc: Placement Blockage Violation
[11/17 09:41:33     62s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 09:41:33     62s] Placement tweakage begins.
[11/17 09:41:33     62s] wire length = 8.069e+04
[11/17 09:41:34     64s] wire length = 7.679e+04
[11/17 09:41:34     64s] Placement tweakage ends.
[11/17 09:41:34     64s] Move report: tweak moves 3644 insts, mean move: 1.27 um, max move: 9.45 um
[11/17 09:41:34     64s] 	Max move on inst (g413884): (46.55, 77.84) --> (53.20, 80.64)
[11/17 09:41:34     64s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:01.0, mem=1421.8MB) @(0:01:03 - 0:01:05).
[11/17 09:41:34     64s] 
[11/17 09:41:34     64s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[11/17 09:41:35     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:41:35     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1421.8MB) @(0:01:05 - 0:01:05).
[11/17 09:41:35     65s] Move report: Detail placement moves 13611 insts, mean move: 0.73 um, max move: 8.71 um
[11/17 09:41:35     65s] 	Max move on inst (g413884): (46.60, 78.53) --> (53.20, 80.64)
[11/17 09:41:35     65s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1421.8MB
[11/17 09:41:35     65s] Statistics of distance of Instance movement in refine placement:
[11/17 09:41:35     65s]   maximum (X+Y) =         8.71 um
[11/17 09:41:35     65s]   inst (g413884) with max move: (46.6045, 78.526) -> (53.2, 80.64)
[11/17 09:41:35     65s]   mean    (X+Y) =         0.73 um
[11/17 09:41:35     65s] Summary Report:
[11/17 09:41:35     65s] Instances move: 13611 (out of 13611 movable)
[11/17 09:41:35     65s] Instances flipped: 0
[11/17 09:41:35     65s] Mean displacement: 0.73 um
[11/17 09:41:35     65s] Max displacement: 8.71 um (Instance: g413884) (46.6045, 78.526) -> (53.2, 80.64)
[11/17 09:41:35     65s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[11/17 09:41:35     65s] Total instances moved : 13611
[11/17 09:41:35     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.263, REAL:2.267, MEM:1421.8M
[11/17 09:41:35     65s] Total net bbox length = 6.166e+04 (2.825e+04 3.340e+04) (ext = 1.601e+03)
[11/17 09:41:35     65s] Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1421.8MB
[11/17 09:41:35     65s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=1421.8MB) @(0:01:03 - 0:01:05).
[11/17 09:41:35     65s] *** Finished refinePlace (0:01:05 mem=1421.8M) ***
[11/17 09:41:35     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3014419.2
[11/17 09:41:35     65s] OPERPROF: Finished RefinePlace at level 1, CPU:2.285, REAL:2.289, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1421.8M
[11/17 09:41:35     65s] All LLGs are deleted
[11/17 09:41:35     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:1421.8M
[11/17 09:41:35     65s] *** Finished Initial Placement (cpu=0:00:18.8, real=0:00:19.0, mem=1421.8M) ***
[11/17 09:41:35     65s] z: 2, totalTracks: 1
[11/17 09:41:35     65s] z: 4, totalTracks: 1
[11/17 09:41:35     65s] z: 6, totalTracks: 1
[11/17 09:41:35     65s] z: 8, totalTracks: 1
[11/17 09:41:35     65s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:35     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1421.8M
[11/17 09:41:35     65s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:35     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.014, REAL:0.003, MEM:1421.8M
[11/17 09:41:35     65s] Fast DP-INIT is on for default
[11/17 09:41:35     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:35     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.008, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.014, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.006, REAL:0.006, MEM:1421.8M
[11/17 09:41:35     65s] default core: bins with density > 0.750 = 41.00 % ( 41 / 100 )
[11/17 09:41:35     65s] Density distribution unevenness ratio = 3.607%
[11/17 09:41:35     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1421.8M
[11/17 09:41:35     65s] All LLGs are deleted
[11/17 09:41:35     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1421.8M
[11/17 09:41:35     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1421.8M
[11/17 09:41:35     65s] Starting IO pin assignment...
[11/17 09:41:35     65s] The design is not routed. Using placement based method for pin assignment.
[11/17 09:41:35     65s] Completed IO pin assignment.
[11/17 09:41:35     65s] 
[11/17 09:41:35     65s] *** Start incrementalPlace ***
[11/17 09:41:35     65s] User Input Parameters:
[11/17 09:41:35     65s] - Congestion Driven    : On
[11/17 09:41:35     65s] - Timing Driven        : On
[11/17 09:41:35     65s] - Area-Violation Based : On
[11/17 09:41:35     65s] - Start Rollback Level : -5
[11/17 09:41:35     65s] - Legalized            : On
[11/17 09:41:35     65s] - Window Based         : Off
[11/17 09:41:35     65s] - eDen incr mode       : Off
[11/17 09:41:35     65s] - Small incr mode      : Off
[11/17 09:41:35     65s] 
[11/17 09:41:35     65s] No Views given, use default active views for adaptive view pruning
[11/17 09:41:35     65s] SKP will enable view:
[11/17 09:41:35     65s]   _default_view_
[11/17 09:41:35     65s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1412.2M
[11/17 09:41:35     65s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:1412.2M
[11/17 09:41:35     65s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1412.2M
[11/17 09:41:35     65s] Starting Early Global Route congestion estimation: mem = 1412.2M
[11/17 09:41:35     65s] (I)       Started Import and model ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Create place DB ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Import place data ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read instances and placement ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read nets ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Create route DB ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       == Non-default Options ==
[11/17 09:41:35     65s] (I)       Maximum routing layer                              : 10
[11/17 09:41:35     65s] (I)       Number of threads                                  : 1
[11/17 09:41:35     65s] (I)       Use non-blocking free Dbs wires                    : false
[11/17 09:41:35     65s] (I)       Method to set GCell size                           : row
[11/17 09:41:35     65s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:35     65s] (I)       Started Import route data ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Use row-based GCell size
[11/17 09:41:35     65s] (I)       Use row-based GCell align
[11/17 09:41:35     65s] (I)       GCell unit size   : 2800
[11/17 09:41:35     65s] (I)       GCell multiplier  : 1
[11/17 09:41:35     65s] (I)       GCell row height  : 2800
[11/17 09:41:35     65s] (I)       Actual row height : 2800
[11/17 09:41:35     65s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:35     65s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:35     65s] [NR-eGR] metal1 has no routable track
[11/17 09:41:35     65s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:35     65s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:35     65s] (I)       ===========================================================================
[11/17 09:41:35     65s] (I)       == Report All Rule Vias ==
[11/17 09:41:35     65s] (I)       ===========================================================================
[11/17 09:41:35     65s] (I)        Via Rule : (Default)
[11/17 09:41:35     65s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:35     65s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:35     65s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/17 09:41:35     65s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/17 09:41:35     65s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:35     65s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:35     65s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:35     65s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:35     65s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:35     65s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:35     65s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:35     65s] (I)       ===========================================================================
[11/17 09:41:35     65s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read routing blockages ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read instance blockages ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read PG blockages ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:35     65s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read boundary cut boxes ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:35     65s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:35     65s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:35     65s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:35     65s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:35     65s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read blackboxes ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:35     65s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read prerouted ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:35     65s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read unlegalized nets ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read nets ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[11/17 09:41:35     65s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Set up via pillars ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:35     65s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Model blockages into capacity
[11/17 09:41:35     65s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:35     65s] (I)       Started Initialize 3D capacity ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:35     65s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       -- layer congestion ratio --
[11/17 09:41:35     65s] (I)       Layer 1 : 0.100000
[11/17 09:41:35     65s] (I)       Layer 2 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 3 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 4 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 5 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 6 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 7 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 8 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 9 : 0.700000
[11/17 09:41:35     65s] (I)       Layer 10 : 0.700000
[11/17 09:41:35     65s] (I)       ----------------------------
[11/17 09:41:35     65s] (I)       Number of ignored nets                =      0
[11/17 09:41:35     65s] (I)       Number of connected nets              =      0
[11/17 09:41:35     65s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:35     65s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:35     65s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:35     65s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Read aux data ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Others data preparation ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Create route kernel ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Ndr track 0 does not exist
[11/17 09:41:35     65s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:35     65s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:35     65s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:35     65s] (I)       Site width          :   380  (dbu)
[11/17 09:41:35     65s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:35     65s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:35     65s] (I)       GCell width         :  2800  (dbu)
[11/17 09:41:35     65s] (I)       GCell height        :  2800  (dbu)
[11/17 09:41:35     65s] (I)       Grid                :   104   104    10
[11/17 09:41:35     65s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:35     65s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 09:41:35     65s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 09:41:35     65s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:35     65s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:35     65s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:35     65s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:35     65s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:35     65s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 09:41:35     65s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:35     65s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:35     65s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:35     65s] (I)       --------------------------------------------------------
[11/17 09:41:35     65s] 
[11/17 09:41:35     65s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:35     65s] [NR-eGR] Rule id: 0  Nets: 13760 
[11/17 09:41:35     65s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:35     65s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:35     65s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:35     65s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:35     65s] [NR-eGR] ========================================
[11/17 09:41:35     65s] [NR-eGR] 
[11/17 09:41:35     65s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer2 : = 3280 / 79872 (4.11%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer3 : = 0 / 108472 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer4 : = 0 / 54080 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer5 : = 0 / 54184 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer6 : = 0 / 54080 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer7 : = 0 / 17992 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer8 : = 0 / 17992 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer9 : = 0 / 9360 (0.00%)
[11/17 09:41:35     65s] (I)       blocked tracks on layer10 : = 0 / 8944 (0.00%)
[11/17 09:41:35     65s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Reset routing kernel
[11/17 09:41:35     65s] (I)       Started Global Routing ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Initialization ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       totalPins=46076  totalGlobalPin=39410 (85.53%)
[11/17 09:41:35     65s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Net group 1 ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Generate topology ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       total 2D Cap : 401697 = (190008 H, 211689 V)
[11/17 09:41:35     65s] [NR-eGR] Layer group 1: route 13760 net(s) in layer range [2, 10]
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] (I)       ============  Phase 1a Route ============
[11/17 09:41:35     65s] (I)       Started Phase 1a ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Pattern routing ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Usage: 52877 = (24590 H, 28287 V) = (12.94% H, 13.36% V) = (3.443e+04um H, 3.960e+04um V)
[11/17 09:41:35     65s] (I)       Started Add via demand to 2D ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] (I)       ============  Phase 1b Route ============
[11/17 09:41:35     65s] (I)       Started Phase 1b ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Usage: 52877 = (24590 H, 28287 V) = (12.94% H, 13.36% V) = (3.443e+04um H, 3.960e+04um V)
[11/17 09:41:35     65s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.402780e+04um
[11/17 09:41:35     65s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] (I)       ============  Phase 1c Route ============
[11/17 09:41:35     65s] (I)       Started Phase 1c ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Usage: 52877 = (24590 H, 28287 V) = (12.94% H, 13.36% V) = (3.443e+04um H, 3.960e+04um V)
[11/17 09:41:35     65s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] (I)       ============  Phase 1d Route ============
[11/17 09:41:35     65s] (I)       Started Phase 1d ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Usage: 52877 = (24590 H, 28287 V) = (12.94% H, 13.36% V) = (3.443e+04um H, 3.960e+04um V)
[11/17 09:41:35     65s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] (I)       ============  Phase 1e Route ============
[11/17 09:41:35     65s] (I)       Started Phase 1e ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Route legalization ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Usage: 52877 = (24590 H, 28287 V) = (12.94% H, 13.36% V) = (3.443e+04um H, 3.960e+04um V)
[11/17 09:41:35     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.402780e+04um
[11/17 09:41:35     65s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] (I)       ============  Phase 1l Route ============
[11/17 09:41:35     65s] (I)       Started Phase 1l ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Layer assignment (1T) ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Clean cong LA ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/17 09:41:35     65s] (I)       Layer  2:      75840     34947         6         744       78186    ( 0.94%) 
[11/17 09:41:35     65s] (I)       Layer  3:     107429     27502         0           0      107120    ( 0.00%) 
[11/17 09:41:35     65s] (I)       Layer  4:      53560     12722         2           0       53560    ( 0.00%) 
[11/17 09:41:35     65s] (I)       Layer  5:      53663      1438         0           0       53560    ( 0.00%) 
[11/17 09:41:35     65s] (I)       Layer  6:      53560      2816         0           0       53560    ( 0.00%) 
[11/17 09:41:35     65s] (I)       Layer  7:      17819        47         0           0       17853    ( 0.00%) 
[11/17 09:41:35     65s] (I)       Layer  8:      17819       149         0           0       17853    ( 0.00%) 
[11/17 09:41:35     65s] (I)       Layer  9:       9270         0         0        1261        8111    (13.45%) 
[11/17 09:41:35     65s] (I)       Layer 10:       8858         0         0        1545        7381    (17.31%) 
[11/17 09:41:35     65s] (I)       Total:        397818     79621         8        3550      397184    ( 0.89%) 
[11/17 09:41:35     65s] (I)       
[11/17 09:41:35     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 09:41:35     65s] [NR-eGR]                        OverCon            
[11/17 09:41:35     65s] [NR-eGR]                         #Gcell     %Gcell
[11/17 09:41:35     65s] [NR-eGR]       Layer                (2)    OverCon 
[11/17 09:41:35     65s] [NR-eGR] ----------------------------------------------
[11/17 09:41:35     65s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR]  metal2  (2)         5( 0.05%)   ( 0.05%) 
[11/17 09:41:35     65s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR]  metal4  (4)         2( 0.02%)   ( 0.02%) 
[11/17 09:41:35     65s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:35     65s] [NR-eGR] ----------------------------------------------
[11/17 09:41:35     65s] [NR-eGR] Total                7( 0.01%)   ( 0.01%) 
[11/17 09:41:35     65s] [NR-eGR] 
[11/17 09:41:35     65s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Export 3D cong map ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       total 2D Cap : 401700 = (190008 H, 211692 V)
[11/17 09:41:35     65s] (I)       Started Export 2D cong map ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:35     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 09:41:35     65s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1412.2M
[11/17 09:41:35     65s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.114, REAL:0.115, MEM:1412.2M
[11/17 09:41:35     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:1412.2M
[11/17 09:41:35     65s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:35     65s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 09:41:35     65s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:35     65s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 09:41:35     65s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:35     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:41:35     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 09:41:35     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1412.2M
[11/17 09:41:35     65s] Skipped repairing congestion.
[11/17 09:41:35     65s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1412.2M
[11/17 09:41:35     65s] Starting Early Global Route wiring: mem = 1412.2M
[11/17 09:41:35     65s] (I)       Started Free existing wires ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       ============= Track Assignment ============
[11/17 09:41:35     65s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Track Assignment (1T) ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/17 09:41:35     65s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Run Multi-thread track assignment
[11/17 09:41:35     65s] (I)       Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Export ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Started Export DB wires ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Started Export all nets ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Started Set wire vias ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:35     65s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45884
[11/17 09:41:35     65s] [NR-eGR] metal2  (2V) length: 2.341248e+04um, number of vias: 51082
[11/17 09:41:35     65s] [NR-eGR] metal3  (3H) length: 3.434014e+04um, number of vias: 11476
[11/17 09:41:35     65s] [NR-eGR] metal4  (4V) length: 1.666805e+04um, number of vias: 891
[11/17 09:41:35     65s] [NR-eGR] metal5  (5H) length: 1.624230e+03um, number of vias: 779
[11/17 09:41:35     65s] [NR-eGR] metal6  (6V) length: 3.899140e+03um, number of vias: 39
[11/17 09:41:35     65s] [NR-eGR] metal7  (7H) length: 4.815500e+01um, number of vias: 26
[11/17 09:41:35     65s] [NR-eGR] metal8  (8V) length: 2.079000e+02um, number of vias: 0
[11/17 09:41:35     65s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/17 09:41:35     65s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/17 09:41:35     65s] [NR-eGR] Total length: 8.020009e+04um, number of vias: 110177
[11/17 09:41:35     65s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:35     65s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/17 09:41:35     65s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:35     65s] (I)       Started Update net boxes ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Update timing ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Started Postprocess design ( Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.24 MB )
[11/17 09:41:35     65s] Early Global Route wiring runtime: 0.18 seconds, mem = 1412.2M
[11/17 09:41:35     65s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.177, REAL:0.178, MEM:1412.2M
[11/17 09:41:35     65s] Tdgp not successfully inited but do clear! skip clearing
[11/17 09:41:35     65s] 
[11/17 09:41:35     65s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[11/17 09:41:35     65s] Tdgp not successfully inited but do clear! skip clearing
[11/17 09:41:35     65s] **placeDesign ... cpu = 0: 0:20, real = 0: 0:20, mem = 1367.2M **
[11/17 09:41:35     65s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 09:41:35     65s] VSMManager cleared!
[11/17 09:41:35     65s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1205.0M, totSessionCpu=0:01:06 **
[11/17 09:41:35     65s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/17 09:41:35     65s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:35     65s] GigaOpt running with 1 threads.
[11/17 09:41:35     65s] Info: 1 threads available for lower-level modules during optimization.
[11/17 09:41:35     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1367.2M
[11/17 09:41:35     65s] z: 2, totalTracks: 1
[11/17 09:41:35     65s] z: 4, totalTracks: 1
[11/17 09:41:35     65s] z: 6, totalTracks: 1
[11/17 09:41:35     65s] z: 8, totalTracks: 1
[11/17 09:41:35     65s] #spOpts: minPadR=1.1 
[11/17 09:41:35     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1367.2M
[11/17 09:41:35     65s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:41:35     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.014, REAL:0.003, MEM:1367.2M
[11/17 09:41:35     65s] Fast DP-INIT is on for default
[11/17 09:41:35     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:41:35     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.008, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF:     Starting CMU at level 3, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.015, MEM:1367.2M
[11/17 09:41:35     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1367.2MB).
[11/17 09:41:35     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.027, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1367.2M
[11/17 09:41:35     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:1367.2M
[11/17 09:41:35     65s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:35     65s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:35     65s] LayerId::1 widthSet size::1
[11/17 09:41:35     65s] LayerId::2 widthSet size::1
[11/17 09:41:35     65s] LayerId::3 widthSet size::1
[11/17 09:41:35     65s] LayerId::4 widthSet size::1
[11/17 09:41:35     65s] LayerId::5 widthSet size::1
[11/17 09:41:35     65s] LayerId::6 widthSet size::1
[11/17 09:41:35     65s] LayerId::7 widthSet size::1
[11/17 09:41:35     65s] LayerId::8 widthSet size::1
[11/17 09:41:35     65s] LayerId::9 widthSet size::1
[11/17 09:41:35     65s] LayerId::10 widthSet size::1
[11/17 09:41:35     65s] Updating RC grid for preRoute extraction ...
[11/17 09:41:35     65s] Initializing multi-corner resistance tables ...
[11/17 09:41:35     65s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:35     65s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:35     65s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.278243 ; uaWl: 1.000000 ; uaWlH: 0.279893 ; aWlH: 0.000000 ; Pmax: 0.848400 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/17 09:41:35     65s] 
[11/17 09:41:35     65s] Creating Lib Analyzer ...
[11/17 09:41:35     65s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:35     65s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:41:35     65s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:41:35     65s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:41:35     65s] 
[11/17 09:41:35     65s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:36     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1373.3M
[11/17 09:41:36     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1373.3M
[11/17 09:41:36     65s] Creating Lib Analyzer, finished. 
[11/17 09:41:36     65s] #optDebug: fT-S <1 2 3 1 0>
[11/17 09:41:36     65s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/17 09:41:36     65s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/17 09:41:36     65s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1211.6M, totSessionCpu=0:01:06 **
[11/17 09:41:36     65s] *** optDesign -preCTS ***
[11/17 09:41:36     65s] DRC Margin: user margin 0.0; extra margin 0.2
[11/17 09:41:36     65s] Setup Target Slack: user slack 0; extra slack 0.0
[11/17 09:41:36     65s] Hold Target Slack: user slack 0
[11/17 09:41:36     65s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/17 09:41:36     65s] Type 'man IMPOPT-3195' for more detail.
[11/17 09:41:36     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1373.3M
[11/17 09:41:36     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:1373.3M
[11/17 09:41:36     65s] Multi-VT timing optimization disabled based on library information.
[11/17 09:41:36     65s] Deleting Cell Server ...
[11/17 09:41:36     65s] Deleting Lib Analyzer.
[11/17 09:41:36     65s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/17 09:41:36     65s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 09:41:36     65s] Summary for sequential cells identification: 
[11/17 09:41:36     65s]   Identified SBFF number: 16
[11/17 09:41:36     65s]   Identified MBFF number: 0
[11/17 09:41:36     65s]   Identified SB Latch number: 0
[11/17 09:41:36     65s]   Identified MB Latch number: 0
[11/17 09:41:36     65s]   Not identified SBFF number: 0
[11/17 09:41:36     65s]   Not identified MBFF number: 0
[11/17 09:41:36     65s]   Not identified SB Latch number: 0
[11/17 09:41:36     65s]   Not identified MB Latch number: 0
[11/17 09:41:36     65s]   Number of sequential cells which are not FFs: 13
[11/17 09:41:36     65s]  Visiting view : _default_view_
[11/17 09:41:36     65s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/17 09:41:36     65s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/17 09:41:36     65s]  Visiting view : _default_view_
[11/17 09:41:36     65s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/17 09:41:36     65s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/17 09:41:36     65s]  Setting StdDelay to 10.10
[11/17 09:41:36     65s] Creating Cell Server, finished. 
[11/17 09:41:36     65s] 
[11/17 09:41:36     65s] Deleting Cell Server ...
[11/17 09:41:36     66s] 
[11/17 09:41:36     66s] Creating Lib Analyzer ...
[11/17 09:41:36     66s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 09:41:36     66s] Summary for sequential cells identification: 
[11/17 09:41:36     66s]   Identified SBFF number: 16
[11/17 09:41:36     66s]   Identified MBFF number: 0
[11/17 09:41:36     66s]   Identified SB Latch number: 0
[11/17 09:41:36     66s]   Identified MB Latch number: 0
[11/17 09:41:36     66s]   Not identified SBFF number: 0
[11/17 09:41:36     66s]   Not identified MBFF number: 0
[11/17 09:41:36     66s]   Not identified SB Latch number: 0
[11/17 09:41:36     66s]   Not identified MB Latch number: 0
[11/17 09:41:36     66s]   Number of sequential cells which are not FFs: 13
[11/17 09:41:36     66s]  Visiting view : _default_view_
[11/17 09:41:36     66s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/17 09:41:36     66s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/17 09:41:36     66s]  Visiting view : _default_view_
[11/17 09:41:36     66s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/17 09:41:36     66s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/17 09:41:36     66s]  Setting StdDelay to 10.10
[11/17 09:41:36     66s] Creating Cell Server, finished. 
[11/17 09:41:36     66s] 
[11/17 09:41:36     66s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:36     66s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:41:36     66s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:41:36     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:41:36     66s] 
[11/17 09:41:36     66s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:36     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1373.3M
[11/17 09:41:36     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1373.3M
[11/17 09:41:36     66s] Creating Lib Analyzer, finished. 
[11/17 09:41:36     66s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1373.3M
[11/17 09:41:36     66s] All LLGs are deleted
[11/17 09:41:36     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1373.3M
[11/17 09:41:36     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1373.3M
[11/17 09:41:36     66s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1373.3M
[11/17 09:41:36     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1373.3M
[11/17 09:41:36     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1373.3M
[11/17 09:41:36     66s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1373.26 MB )
[11/17 09:41:36     66s] (I)       Started Import and model ( Curr Mem: 1373.26 MB )
[11/17 09:41:36     66s] (I)       Started Create place DB ( Curr Mem: 1373.26 MB )
[11/17 09:41:36     66s] (I)       Started Import place data ( Curr Mem: 1373.26 MB )
[11/17 09:41:36     66s] (I)       Started Read instances and placement ( Curr Mem: 1373.26 MB )
[11/17 09:41:36     66s] (I)       Number of ignored instance 0
[11/17 09:41:36     66s] (I)       Number of inbound cells 0
[11/17 09:41:36     66s] (I)       numMoveCells=13611, numMacros=0  numPads=192  numMultiRowHeightInsts=0
[11/17 09:41:36     66s] (I)       cell height: 2800, count: 13611
[11/17 09:41:36     66s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read nets ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Number of nets = 13760 ( 0 ignored )
[11/17 09:41:36     66s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Read rows... (mem=1379.6M)
[11/17 09:41:36     66s] (I)       rowRegion is not equal to core box, resetting core box
[11/17 09:41:36     66s] (I)       rowRegion : (9880, 10080) - (281960, 281680)
[11/17 09:41:36     66s] (I)       coreBox   : (9880, 10080) - (281960, 281960)
[11/17 09:41:36     66s] (I)       Done Read rows (cpu=0.000s, mem=1379.6M)
[11/17 09:41:36     66s] (I)       Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[11/17 09:41:36     66s] (I)       Read module constraints... (mem=1379.6M)
[11/17 09:41:36     66s] (I)       Done Read module constraints (cpu=0.000s, mem=1379.6M)
[11/17 09:41:36     66s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Create route DB ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       == Non-default Options ==
[11/17 09:41:36     66s] (I)       Maximum routing layer                              : 10
[11/17 09:41:36     66s] (I)       Buffering-aware routing                            : true
[11/17 09:41:36     66s] (I)       Spread congestion away from blockages              : true
[11/17 09:41:36     66s] (I)       Number of threads                                  : 1
[11/17 09:41:36     66s] (I)       Overflow penalty cost                              : 10
[11/17 09:41:36     66s] (I)       Punch through distance                             : 1490.280000
[11/17 09:41:36     66s] (I)       Source-to-sink ratio                               : 0.300000
[11/17 09:41:36     66s] (I)       Method to set GCell size                           : row
[11/17 09:41:36     66s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:36     66s] (I)       Started Import route data ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Use row-based GCell size
[11/17 09:41:36     66s] (I)       Use row-based GCell align
[11/17 09:41:36     66s] (I)       GCell unit size   : 2800
[11/17 09:41:36     66s] (I)       GCell multiplier  : 1
[11/17 09:41:36     66s] (I)       GCell row height  : 2800
[11/17 09:41:36     66s] (I)       Actual row height : 2800
[11/17 09:41:36     66s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:36     66s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:36     66s] [NR-eGR] metal1 has no routable track
[11/17 09:41:36     66s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:36     66s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:36     66s] (I)       ===========================================================================
[11/17 09:41:36     66s] (I)       == Report All Rule Vias ==
[11/17 09:41:36     66s] (I)       ===========================================================================
[11/17 09:41:36     66s] (I)        Via Rule : (Default)
[11/17 09:41:36     66s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:36     66s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:36     66s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/17 09:41:36     66s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/17 09:41:36     66s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:36     66s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:36     66s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:36     66s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:36     66s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:36     66s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:36     66s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:36     66s] (I)       ===========================================================================
[11/17 09:41:36     66s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read routing blockages ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read instance blockages ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read PG blockages ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:36     66s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read boundary cut boxes ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:36     66s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:36     66s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:36     66s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:36     66s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:36     66s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read blackboxes ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:36     66s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read prerouted ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:36     66s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read unlegalized nets ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] (I)       Started Read nets ( Curr Mem: 1379.63 MB )
[11/17 09:41:36     66s] [NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[11/17 09:41:36     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Set up via pillars ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:36     66s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Model blockages into capacity
[11/17 09:41:36     66s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:36     66s] (I)       Started Initialize 3D capacity ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:36     66s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       -- layer congestion ratio --
[11/17 09:41:36     66s] (I)       Layer 1 : 0.100000
[11/17 09:41:36     66s] (I)       Layer 2 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 3 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 4 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 5 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 6 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 7 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 8 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 9 : 0.700000
[11/17 09:41:36     66s] (I)       Layer 10 : 0.700000
[11/17 09:41:36     66s] (I)       ----------------------------
[11/17 09:41:36     66s] (I)       Number of ignored nets                =      0
[11/17 09:41:36     66s] (I)       Number of connected nets              =      0
[11/17 09:41:36     66s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:36     66s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:36     66s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:36     66s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Read aux data ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Constructing bin map
[11/17 09:41:36     66s] (I)       Initialize bin information with width=5600 height=5600
[11/17 09:41:36     66s] (I)       Done constructing bin map
[11/17 09:41:36     66s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Others data preparation ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Create route kernel ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Ndr track 0 does not exist
[11/17 09:41:36     66s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:36     66s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:36     66s] (I)       Core area           : (9880, 10080) - (281960, 281680)
[11/17 09:41:36     66s] (I)       Site width          :   380  (dbu)
[11/17 09:41:36     66s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:36     66s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:36     66s] (I)       GCell width         :  2800  (dbu)
[11/17 09:41:36     66s] (I)       GCell height        :  2800  (dbu)
[11/17 09:41:36     66s] (I)       Grid                :   104   104    10
[11/17 09:41:36     66s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:36     66s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 09:41:36     66s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 09:41:36     66s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:36     66s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:36     66s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:36     66s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:36     66s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:36     66s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 09:41:36     66s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:36     66s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:36     66s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:36     66s] (I)       --------------------------------------------------------
[11/17 09:41:36     66s] 
[11/17 09:41:36     66s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:36     66s] [NR-eGR] Rule id: 0  Nets: 13760 
[11/17 09:41:36     66s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:36     66s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:36     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:36     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:36     66s] [NR-eGR] ========================================
[11/17 09:41:36     66s] [NR-eGR] 
[11/17 09:41:36     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer2 : = 3280 / 79872 (4.11%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer3 : = 0 / 108472 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer4 : = 0 / 54080 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer5 : = 0 / 54184 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer6 : = 0 / 54080 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer7 : = 0 / 17992 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer8 : = 0 / 17992 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer9 : = 0 / 9360 (0.00%)
[11/17 09:41:36     66s] (I)       blocked tracks on layer10 : = 0 / 8944 (0.00%)
[11/17 09:41:36     66s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Reset routing kernel
[11/17 09:41:36     66s] (I)       Started Global Routing ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Initialization ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       totalPins=46076  totalGlobalPin=39410 (85.53%)
[11/17 09:41:36     66s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Net group 1 ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Generate topology ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       total 2D Cap : 401697 = (190008 H, 211689 V)
[11/17 09:41:36     66s] (I)       #blocked areas for congestion spreading : 0
[11/17 09:41:36     66s] [NR-eGR] Layer group 1: route 13760 net(s) in layer range [2, 10]
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] (I)       ============  Phase 1a Route ============
[11/17 09:41:36     66s] (I)       Started Phase 1a ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Pattern routing ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Usage: 53968 = (25384 H, 28584 V) = (13.36% H, 13.50% V) = (3.554e+04um H, 4.002e+04um V)
[11/17 09:41:36     66s] (I)       Started Add via demand to 2D ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] (I)       ============  Phase 1b Route ============
[11/17 09:41:36     66s] (I)       Started Phase 1b ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Usage: 53968 = (25384 H, 28584 V) = (13.36% H, 13.50% V) = (3.554e+04um H, 4.002e+04um V)
[11/17 09:41:36     66s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.555520e+04um
[11/17 09:41:36     66s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] (I)       ============  Phase 1c Route ============
[11/17 09:41:36     66s] (I)       Started Phase 1c ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Usage: 53968 = (25384 H, 28584 V) = (13.36% H, 13.50% V) = (3.554e+04um H, 4.002e+04um V)
[11/17 09:41:36     66s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] (I)       ============  Phase 1d Route ============
[11/17 09:41:36     66s] (I)       Started Phase 1d ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Usage: 53968 = (25384 H, 28584 V) = (13.36% H, 13.50% V) = (3.554e+04um H, 4.002e+04um V)
[11/17 09:41:36     66s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] (I)       ============  Phase 1e Route ============
[11/17 09:41:36     66s] (I)       Started Phase 1e ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Route legalization ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Usage: 53968 = (25384 H, 28584 V) = (13.36% H, 13.50% V) = (3.554e+04um H, 4.002e+04um V)
[11/17 09:41:36     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.555520e+04um
[11/17 09:41:36     66s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] (I)       ============  Phase 1l Route ============
[11/17 09:41:36     66s] (I)       Started Phase 1l ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Layer assignment (1T) ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Clean cong LA ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/17 09:41:36     66s] (I)       Layer  2:      75840     35006         6         744       78186    ( 0.94%) 
[11/17 09:41:36     66s] (I)       Layer  3:     107429     28106         0           0      107120    ( 0.00%) 
[11/17 09:41:36     66s] (I)       Layer  4:      53560     12833         6           0       53560    ( 0.00%) 
[11/17 09:41:36     66s] (I)       Layer  5:      53663      1680         0           0       53560    ( 0.00%) 
[11/17 09:41:36     66s] (I)       Layer  6:      53560      3000         1           0       53560    ( 0.00%) 
[11/17 09:41:36     66s] (I)       Layer  7:      17819        82         0           0       17853    ( 0.00%) 
[11/17 09:41:36     66s] (I)       Layer  8:      17819       190         0           0       17853    ( 0.00%) 
[11/17 09:41:36     66s] (I)       Layer  9:       9270         0         0        1261        8111    (13.45%) 
[11/17 09:41:36     66s] (I)       Layer 10:       8858         0         0        1545        7381    (17.31%) 
[11/17 09:41:36     66s] (I)       Total:        397818     80897        13        3550      397184    ( 0.89%) 
[11/17 09:41:36     66s] (I)       
[11/17 09:41:36     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 09:41:36     66s] [NR-eGR]                        OverCon            
[11/17 09:41:36     66s] [NR-eGR]                         #Gcell     %Gcell
[11/17 09:41:36     66s] [NR-eGR]       Layer                (2)    OverCon 
[11/17 09:41:36     66s] [NR-eGR] ----------------------------------------------
[11/17 09:41:36     66s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR]  metal2  (2)         5( 0.05%)   ( 0.05%) 
[11/17 09:41:36     66s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR]  metal4  (4)         5( 0.05%)   ( 0.05%) 
[11/17 09:41:36     66s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR]  metal6  (6)         1( 0.01%)   ( 0.01%) 
[11/17 09:41:36     66s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:36     66s] [NR-eGR] ----------------------------------------------
[11/17 09:41:36     66s] [NR-eGR] Total               11( 0.01%)   ( 0.01%) 
[11/17 09:41:36     66s] [NR-eGR] 
[11/17 09:41:36     66s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Export 3D cong map ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       total 2D Cap : 401700 = (190008 H, 211692 V)
[11/17 09:41:36     66s] (I)       Started Export 2D cong map ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:36     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 09:41:36     66s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Free existing wires ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       ============= Track Assignment ============
[11/17 09:41:36     66s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Track Assignment (1T) ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/17 09:41:36     66s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Run Multi-thread track assignment
[11/17 09:41:36     66s] (I)       Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Export ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Started Export DB wires ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Started Export all nets ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Started Set wire vias ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:36     66s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45884
[11/17 09:41:36     66s] [NR-eGR] metal2  (2V) length: 2.365951e+04um, number of vias: 51122
[11/17 09:41:36     66s] [NR-eGR] metal3  (3H) length: 3.504653e+04um, number of vias: 11331
[11/17 09:41:36     66s] [NR-eGR] metal4  (4V) length: 1.669584e+04um, number of vias: 979
[11/17 09:41:36     66s] [NR-eGR] metal5  (5H) length: 1.970945e+03um, number of vias: 817
[11/17 09:41:36     66s] [NR-eGR] metal6  (6V) length: 4.137770e+03um, number of vias: 52
[11/17 09:41:36     66s] [NR-eGR] metal7  (7H) length: 8.850000e+01um, number of vias: 36
[11/17 09:41:36     66s] [NR-eGR] metal8  (8V) length: 2.636200e+02um, number of vias: 0
[11/17 09:41:36     66s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/17 09:41:36     66s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/17 09:41:36     66s] [NR-eGR] Total length: 8.186272e+04um, number of vias: 110221
[11/17 09:41:36     66s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:36     66s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/17 09:41:36     66s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:41:36     66s] (I)       Started Update net boxes ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Update timing ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Started Postprocess design ( Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1382.68 MB )
[11/17 09:41:36     66s] Extraction called for design 'top' of instances=16424 and nets=13762 using extraction engine 'preRoute' .
[11/17 09:41:36     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 09:41:36     66s] Type 'man IMPEXT-3530' for more detail.
[11/17 09:41:36     66s] PreRoute RC Extraction called for design top.
[11/17 09:41:36     66s] RC Extraction called in multi-corner(1) mode.
[11/17 09:41:36     66s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 09:41:36     66s] Type 'man IMPEXT-6197' for more detail.
[11/17 09:41:36     66s] RCMode: PreRoute
[11/17 09:41:36     66s]       RC Corner Indexes            0   
[11/17 09:41:36     66s] Capacitance Scaling Factor   : 1.00000 
[11/17 09:41:36     66s] Resistance Scaling Factor    : 1.00000 
[11/17 09:41:36     66s] Clock Cap. Scaling Factor    : 1.00000 
[11/17 09:41:36     66s] Clock Res. Scaling Factor    : 1.00000 
[11/17 09:41:36     66s] Shrink Factor                : 1.00000
[11/17 09:41:36     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 09:41:36     66s] LayerId::1 widthSet size::1
[11/17 09:41:36     66s] LayerId::2 widthSet size::1
[11/17 09:41:36     66s] LayerId::3 widthSet size::1
[11/17 09:41:36     66s] LayerId::4 widthSet size::1
[11/17 09:41:36     66s] LayerId::5 widthSet size::1
[11/17 09:41:36     66s] LayerId::6 widthSet size::1
[11/17 09:41:36     66s] LayerId::7 widthSet size::1
[11/17 09:41:36     66s] LayerId::8 widthSet size::1
[11/17 09:41:36     66s] LayerId::9 widthSet size::1
[11/17 09:41:36     66s] LayerId::10 widthSet size::1
[11/17 09:41:36     66s] Updating RC grid for preRoute extraction ...
[11/17 09:41:36     66s] Initializing multi-corner resistance tables ...
[11/17 09:41:36     66s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:36     66s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.279875 ; uaWl: 1.000000 ; uaWlH: 0.282872 ; aWlH: 0.000000 ; Pmax: 0.849100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/17 09:41:36     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1382.680M)
[11/17 09:41:36     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1382.7M
[11/17 09:41:36     66s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1382.7M
[11/17 09:41:36     66s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1382.7M
[11/17 09:41:36     66s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.014, REAL:0.003, MEM:1382.7M
[11/17 09:41:36     66s] Fast DP-INIT is on for default
[11/17 09:41:36     66s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.008, MEM:1382.7M
[11/17 09:41:36     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.014, MEM:1382.7M
[11/17 09:41:36     66s] Starting delay calculation for Setup views
[11/17 09:41:36     66s] #################################################################################
[11/17 09:41:36     66s] # Design Stage: PreRoute
[11/17 09:41:36     66s] # Design Name: top
[11/17 09:41:36     66s] # Design Mode: 90nm
[11/17 09:41:36     66s] # Analysis Mode: MMMC Non-OCV 
[11/17 09:41:36     66s] # Parasitics Mode: No SPEF/RCDB 
[11/17 09:41:36     66s] # Signoff Settings: SI Off 
[11/17 09:41:36     66s] #################################################################################
[11/17 09:41:37     66s] Calculate delays in Single mode...
[11/17 09:41:37     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1380.7M, InitMEM = 1380.7M)
[11/17 09:41:37     66s] Start delay calculation (fullDC) (1 T). (MEM=1380.68)
[11/17 09:41:37     67s] End AAE Lib Interpolated Model. (MEM=1392.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:37     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:39     69s] Total number of fetched objects 13760
[11/17 09:41:39     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:41:39     69s] End delay calculation. (MEM=1407.89 CPU=0:00:02.0 REAL=0:00:02.0)
[11/17 09:41:39     69s] End delay calculation (fullDC). (MEM=1407.89 CPU=0:00:02.5 REAL=0:00:02.0)
[11/17 09:41:39     69s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1407.9M) ***
[11/17 09:41:39     69s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:10 mem=1407.9M)
[11/17 09:41:39     69s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.014   |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.855%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1249.5M, totSessionCpu=0:01:10 **
[11/17 09:41:39     69s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/17 09:41:39     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:39     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1376.2M
[11/17 09:41:39     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1376.2M
[11/17 09:41:39     69s] z: 2, totalTracks: 1
[11/17 09:41:39     69s] z: 4, totalTracks: 1
[11/17 09:41:39     69s] z: 6, totalTracks: 1
[11/17 09:41:39     69s] z: 8, totalTracks: 1
[11/17 09:41:39     69s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:39     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1376.2M
[11/17 09:41:39     69s] OPERPROF:     Starting CMU at level 3, MEM:1376.2M
[11/17 09:41:39     69s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1376.2M
[11/17 09:41:39     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:1376.2M
[11/17 09:41:39     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1376.2MB).
[11/17 09:41:39     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1376.2M
[11/17 09:41:40     69s] TotalInstCnt at PhyDesignMc Initialization: 13,611
[11/17 09:41:40     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1376.2M
[11/17 09:41:40     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1376.2M
[11/17 09:41:40     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1376.2M
[11/17 09:41:40     69s] TotalInstCnt at PhyDesignMc Destruction: 13,611
[11/17 09:41:40     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:40     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1376.2M
[11/17 09:41:40     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1376.2M
[11/17 09:41:40     69s] z: 2, totalTracks: 1
[11/17 09:41:40     69s] z: 4, totalTracks: 1
[11/17 09:41:40     69s] z: 6, totalTracks: 1
[11/17 09:41:40     69s] z: 8, totalTracks: 1
[11/17 09:41:40     69s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:40     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1376.2M
[11/17 09:41:40     69s] OPERPROF:     Starting CMU at level 3, MEM:1376.2M
[11/17 09:41:40     69s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1376.2M
[11/17 09:41:40     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1376.2M
[11/17 09:41:40     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1376.2MB).
[11/17 09:41:40     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1376.2M
[11/17 09:41:40     69s] TotalInstCnt at PhyDesignMc Initialization: 13,611
[11/17 09:41:40     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1376.2M
[11/17 09:41:40     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1376.2M
[11/17 09:41:40     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.017, MEM:1376.2M
[11/17 09:41:40     69s] TotalInstCnt at PhyDesignMc Destruction: 13,611
[11/17 09:41:40     69s] *** Starting optimizing excluded clock nets MEM= 1376.2M) ***
[11/17 09:41:40     69s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1376.2M) ***
[11/17 09:41:40     69s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[11/17 09:41:40     69s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15
[11/17 09:41:40     70s] Deleting Lib Analyzer.
[11/17 09:41:40     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1377.6M
[11/17 09:41:40     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1377.6M
[11/17 09:41:40     70s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/17 09:41:40     70s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.1/0:02:06.7 (0.6), mem = 1377.6M
[11/17 09:41:40     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.1
[11/17 09:41:40     70s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:40     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1385.6M
[11/17 09:41:40     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1385.6M
[11/17 09:41:40     70s] z: 2, totalTracks: 1
[11/17 09:41:40     70s] z: 4, totalTracks: 1
[11/17 09:41:40     70s] z: 6, totalTracks: 1
[11/17 09:41:40     70s] z: 8, totalTracks: 1
[11/17 09:41:40     70s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:40     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1385.6M
[11/17 09:41:40     70s] OPERPROF:     Starting CMU at level 3, MEM:1385.6M
[11/17 09:41:40     70s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1385.6M
[11/17 09:41:40     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1385.6M
[11/17 09:41:40     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1385.6MB).
[11/17 09:41:40     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1385.6M
[11/17 09:41:40     70s] TotalInstCnt at PhyDesignMc Initialization: 13,611
[11/17 09:41:40     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1385.6M
[11/17 09:41:40     70s] ### Creating TopoMgr, started
[11/17 09:41:40     70s] ### Creating TopoMgr, finished
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] 
[11/17 09:41:40     70s] Footprint cell information for calculating maxBufDist
[11/17 09:41:40     70s] *info: There are 9 candidate Buffer cells
[11/17 09:41:40     70s] *info: There are 6 candidate Inverter cells
[11/17 09:41:40     70s] 
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] ### Creating RouteCongInterface, started
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] 
[11/17 09:41:40     70s] Creating Lib Analyzer ...
[11/17 09:41:40     70s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:40     70s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:41:40     70s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:41:40     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:41:40     70s] 
[11/17 09:41:40     70s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:40     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=1554.8M
[11/17 09:41:40     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=1554.8M
[11/17 09:41:40     70s] Creating Lib Analyzer, finished. 
[11/17 09:41:40     70s] 
[11/17 09:41:40     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/17 09:41:40     70s] 
[11/17 09:41:40     70s] #optDebug: {0, 1.000}
[11/17 09:41:40     70s] ### Creating RouteCongInterface, finished
[11/17 09:41:41     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1573.8M
[11/17 09:41:41     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1573.8M
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] Netlist preparation processing... 
[11/17 09:41:41     71s] Removed 0 instance
[11/17 09:41:41     71s] *info: Marking 0 isolation instances dont touch
[11/17 09:41:41     71s] *info: Marking 0 level shifter instances dont touch
[11/17 09:41:41     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1554.8M
[11/17 09:41:41     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1554.8M
[11/17 09:41:41     71s] TotalInstCnt at PhyDesignMc Destruction: 13,611
[11/17 09:41:41     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.1
[11/17 09:41:41     71s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:11.2/0:02:07.8 (0.6), mem = 1554.8M
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] =============================================================================================
[11/17 09:41:41     71s]  Step TAT Report for SimplifyNetlist #1
[11/17 09:41:41     71s] =============================================================================================
[11/17 09:41:41     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:41:41     71s] ---------------------------------------------------------------------------------------------
[11/17 09:41:41     71s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:41     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:41     71s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.0    1.0
[11/17 09:41:41     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:41     71s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  23.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/17 09:41:41     71s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:41     71s] [ MISC                   ]          0:00:00.6  (  52.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/17 09:41:41     71s] ---------------------------------------------------------------------------------------------
[11/17 09:41:41     71s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/17 09:41:41     71s] ---------------------------------------------------------------------------------------------
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] Deleting Lib Analyzer.
[11/17 09:41:41     71s] Begin: GigaOpt high fanout net optimization
[11/17 09:41:41     71s] GigaOpt HFN: use maxLocalDensity 1.2
[11/17 09:41:41     71s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/17 09:41:41     71s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.3/0:02:08.0 (0.6), mem = 1473.8M
[11/17 09:41:41     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.2
[11/17 09:41:41     71s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:41     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=1473.8M
[11/17 09:41:41     71s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/17 09:41:41     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1473.8M
[11/17 09:41:41     71s] z: 2, totalTracks: 1
[11/17 09:41:41     71s] z: 4, totalTracks: 1
[11/17 09:41:41     71s] z: 6, totalTracks: 1
[11/17 09:41:41     71s] z: 8, totalTracks: 1
[11/17 09:41:41     71s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:41     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1473.8M
[11/17 09:41:41     71s] OPERPROF:     Starting CMU at level 3, MEM:1473.8M
[11/17 09:41:41     71s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1473.8M
[11/17 09:41:41     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1473.8M
[11/17 09:41:41     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1473.8MB).
[11/17 09:41:41     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:1473.8M
[11/17 09:41:41     71s] TotalInstCnt at PhyDesignMc Initialization: 13,611
[11/17 09:41:41     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1473.8M
[11/17 09:41:41     71s] ### Creating RouteCongInterface, started
[11/17 09:41:41     71s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] Creating Lib Analyzer ...
[11/17 09:41:41     71s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:41     71s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:41:41     71s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:41:41     71s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:41     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1473.8M
[11/17 09:41:41     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1473.8M
[11/17 09:41:41     71s] Creating Lib Analyzer, finished. 
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/17 09:41:41     71s] 
[11/17 09:41:41     71s] #optDebug: {0, 1.000}
[11/17 09:41:41     71s] ### Creating RouteCongInterface, finished
[11/17 09:41:43     73s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:41:43     73s] Total-nets :: 13760, Stn-nets :: 0, ratio :: 0 %
[11/17 09:41:43     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1473.8M
[11/17 09:41:43     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1473.8M
[11/17 09:41:43     73s] TotalInstCnt at PhyDesignMc Destruction: 13,611
[11/17 09:41:43     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.2
[11/17 09:41:43     73s] *** DrvOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:13.0/0:02:09.7 (0.6), mem = 1473.8M
[11/17 09:41:43     73s] 
[11/17 09:41:43     73s] =============================================================================================
[11/17 09:41:43     73s]  Step TAT Report for DrvOpt #1
[11/17 09:41:43     73s] =============================================================================================
[11/17 09:41:43     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:41:43     73s] ---------------------------------------------------------------------------------------------
[11/17 09:41:43     73s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:43     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:43     73s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/17 09:41:43     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:43     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:43     73s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:43     73s] [ MISC                   ]          0:00:01.4  (  83.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/17 09:41:43     73s] ---------------------------------------------------------------------------------------------
[11/17 09:41:43     73s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/17 09:41:43     73s] ---------------------------------------------------------------------------------------------
[11/17 09:41:43     73s] 
[11/17 09:41:43     73s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/17 09:41:43     73s] End: GigaOpt high fanout net optimization
[11/17 09:41:43     73s] Begin: GigaOpt DRV Optimization
[11/17 09:41:43     73s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/17 09:41:43     73s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.0/0:02:09.7 (0.6), mem = 1473.8M
[11/17 09:41:43     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.3
[11/17 09:41:43     73s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:43     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=1473.8M
[11/17 09:41:43     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1473.8M
[11/17 09:41:43     73s] z: 2, totalTracks: 1
[11/17 09:41:43     73s] z: 4, totalTracks: 1
[11/17 09:41:43     73s] z: 6, totalTracks: 1
[11/17 09:41:43     73s] z: 8, totalTracks: 1
[11/17 09:41:43     73s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:43     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1473.8M
[11/17 09:41:43     73s] OPERPROF:     Starting CMU at level 3, MEM:1473.8M
[11/17 09:41:43     73s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1473.8M
[11/17 09:41:43     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1473.8M
[11/17 09:41:43     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1473.8MB).
[11/17 09:41:43     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1473.8M
[11/17 09:41:43     73s] TotalInstCnt at PhyDesignMc Initialization: 13,611
[11/17 09:41:43     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1473.8M
[11/17 09:41:43     73s] ### Creating RouteCongInterface, started
[11/17 09:41:43     73s] 
[11/17 09:41:43     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/17 09:41:43     73s] 
[11/17 09:41:43     73s] #optDebug: {0, 1.000}
[11/17 09:41:43     73s] ### Creating RouteCongInterface, finished
[11/17 09:41:44     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1492.8M
[11/17 09:41:44     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1492.8M
[11/17 09:41:44     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:41:44     74s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/17 09:41:44     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:41:44     74s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/17 09:41:44     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:41:44     74s] Info: violation cost 10.322477 (cap = 7.415675, tran = 2.906801, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:41:44     74s] |     2|    52|    -0.02|    37|    37|    -0.03|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  72.86|          |         |
[11/17 09:41:44     74s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:44     74s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/17 09:41:45     75s] Dumping Information for Job 2 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[11/17 09:41:52     82s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:41:52     82s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|      41|       0|      44|  73.08| 0:00:08.0|  1567.0M|
[11/17 09:41:52     82s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:41:52     82s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  73.08| 0:00:00.0|  1567.0M|
[11/17 09:41:52     82s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:41:52     82s] Bottom Preferred Layer:
[11/17 09:41:52     82s] +---------------+------------+----------+
[11/17 09:41:52     82s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:41:52     82s] +---------------+------------+----------+
[11/17 09:41:52     82s] | metal4 (z=4)  |          3 | default  |
[11/17 09:41:52     82s] +---------------+------------+----------+
[11/17 09:41:52     82s] Via Pillar Rule:
[11/17 09:41:52     82s]     None
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] *** Finish DRV Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=1567.0M) ***
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] Total-nets :: 13801, Stn-nets :: 0, ratio :: 0 %
[11/17 09:41:52     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1548.0M
[11/17 09:41:52     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1548.0M
[11/17 09:41:52     82s] TotalInstCnt at PhyDesignMc Destruction: 13,652
[11/17 09:41:52     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.3
[11/17 09:41:52     82s] *** DrvOpt [finish] : cpu/real = 0:00:09.1/0:00:09.2 (1.0), totSession cpu/real = 0:01:22.2/0:02:18.9 (0.6), mem = 1548.0M
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] =============================================================================================
[11/17 09:41:52     82s]  Step TAT Report for DrvOpt #2
[11/17 09:41:52     82s] =============================================================================================
[11/17 09:41:52     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:41:52     82s] ---------------------------------------------------------------------------------------------
[11/17 09:41:52     82s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:41:52     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:52     82s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[11/17 09:41:52     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[11/17 09:41:52     82s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:52     82s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:07.4 /  0:00:07.4    1.0
[11/17 09:41:52     82s] [ OptGetWeight           ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:52     82s] [ OptEval                ]     21   0:00:02.3  (  24.6 % )     0:00:02.3 /  0:00:02.3    1.0
[11/17 09:41:52     82s] [ OptCommit              ]     21   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:41:52     82s] [ IncrTimingUpdate       ]     21   0:00:03.2  (  34.9 % )     0:00:03.2 /  0:00:03.2    1.0
[11/17 09:41:52     82s] [ PostCommitDelayUpdate  ]     21   0:00:00.2  (   1.8 % )     0:00:01.9 /  0:00:01.9    1.0
[11/17 09:41:52     82s] [ IncrDelayCalc          ]    201   0:00:01.7  (  18.7 % )     0:00:01.7 /  0:00:01.8    1.0
[11/17 09:41:52     82s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:41:52     82s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/17 09:41:52     82s] [ MISC                   ]          0:00:01.4  (  15.8 % )     0:00:01.4 /  0:00:01.5    1.0
[11/17 09:41:52     82s] ---------------------------------------------------------------------------------------------
[11/17 09:41:52     82s]  DrvOpt #2 TOTAL                    0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[11/17 09:41:52     82s] ---------------------------------------------------------------------------------------------
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] End: GigaOpt DRV Optimization
[11/17 09:41:52     82s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/17 09:41:52     82s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1350.5M, totSessionCpu=0:01:22 **
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] Active setup views:
[11/17 09:41:52     82s]  _default_view_
[11/17 09:41:52     82s]   Dominating endpoints: 0
[11/17 09:41:52     82s]   Dominating TNS: -0.000
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] Deleting Lib Analyzer.
[11/17 09:41:52     82s] Begin: GigaOpt Global Optimization
[11/17 09:41:52     82s] *info: use new DP (enabled)
[11/17 09:41:52     82s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/17 09:41:52     82s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:22.3/0:02:19.0 (0.6), mem = 1504.0M
[11/17 09:41:52     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.4
[11/17 09:41:52     82s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:52     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=1504.0M
[11/17 09:41:52     82s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/17 09:41:52     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1504.0M
[11/17 09:41:52     82s] z: 2, totalTracks: 1
[11/17 09:41:52     82s] z: 4, totalTracks: 1
[11/17 09:41:52     82s] z: 6, totalTracks: 1
[11/17 09:41:52     82s] z: 8, totalTracks: 1
[11/17 09:41:52     82s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:52     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1504.0M
[11/17 09:41:52     82s] OPERPROF:     Starting CMU at level 3, MEM:1504.0M
[11/17 09:41:52     82s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1504.0M
[11/17 09:41:52     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1504.0M
[11/17 09:41:52     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1504.0MB).
[11/17 09:41:52     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:1504.0M
[11/17 09:41:52     82s] TotalInstCnt at PhyDesignMc Initialization: 13,652
[11/17 09:41:52     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=1504.0M
[11/17 09:41:52     82s] ### Creating RouteCongInterface, started
[11/17 09:41:52     82s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] Creating Lib Analyzer ...
[11/17 09:41:52     82s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:52     82s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:41:52     82s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:41:52     82s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:52     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=1504.0M
[11/17 09:41:52     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=1504.0M
[11/17 09:41:52     82s] Creating Lib Analyzer, finished. 
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/17 09:41:52     82s] 
[11/17 09:41:52     82s] #optDebug: {0, 1.000}
[11/17 09:41:52     82s] ### Creating RouteCongInterface, finished
[11/17 09:41:52     82s] {MG  {4 0 1 0.0299505}  {7 0 1.4 0.145903}  {9 0 5.8 0.580349} }
[11/17 09:41:55     85s] *info: 2 special nets excluded.
[11/17 09:41:55     85s] *info: 2 no-driver nets excluded.
[11/17 09:41:56     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1523.0M
[11/17 09:41:56     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1523.0M
[11/17 09:41:56     86s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/17 09:41:56     86s] +--------+--------+----------+------------+--------+--------------+---------+-------------+
[11/17 09:41:56     86s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|  End Point  |
[11/17 09:41:56     86s] +--------+--------+----------+------------+--------+--------------+---------+-------------+
[11/17 09:41:56     86s] |   0.000|   0.000|    73.08%|   0:00:00.0| 1523.0M|_default_view_|       NA| NA          |
[11/17 09:41:56     86s] +--------+--------+----------+------------+--------+--------------+---------+-------------+
[11/17 09:41:56     86s] 
[11/17 09:41:56     86s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1523.0M) ***
[11/17 09:41:56     86s] 
[11/17 09:41:56     86s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1523.0M) ***
[11/17 09:41:56     86s] Bottom Preferred Layer:
[11/17 09:41:56     86s] +---------------+------------+----------+
[11/17 09:41:56     86s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:41:56     86s] +---------------+------------+----------+
[11/17 09:41:56     86s] | metal4 (z=4)  |          3 | default  |
[11/17 09:41:56     86s] +---------------+------------+----------+
[11/17 09:41:56     86s] Via Pillar Rule:
[11/17 09:41:56     86s]     None
[11/17 09:41:56     86s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/17 09:41:56     86s] Total-nets :: 13801, Stn-nets :: 0, ratio :: 0 %
[11/17 09:41:56     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1504.0M
[11/17 09:41:56     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1504.0M
[11/17 09:41:56     86s] TotalInstCnt at PhyDesignMc Destruction: 13,652
[11/17 09:41:56     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.4
[11/17 09:41:56     86s] *** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:01:26.6/0:02:23.3 (0.6), mem = 1504.0M
[11/17 09:41:56     86s] 
[11/17 09:41:56     86s] =============================================================================================
[11/17 09:41:56     86s]  Step TAT Report for GlobalOpt #1
[11/17 09:41:56     86s] =============================================================================================
[11/17 09:41:56     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:41:56     86s] ---------------------------------------------------------------------------------------------
[11/17 09:41:56     86s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:41:56     86s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:56     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:56     86s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/17 09:41:56     86s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:56     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:56     86s] [ TransformInit          ]      1   0:00:03.8  (  88.3 % )     0:00:03.8 /  0:00:03.7    1.0
[11/17 09:41:56     86s] [ MISC                   ]          0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:41:56     86s] ---------------------------------------------------------------------------------------------
[11/17 09:41:56     86s]  GlobalOpt #1 TOTAL                 0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.2    1.0
[11/17 09:41:56     86s] ---------------------------------------------------------------------------------------------
[11/17 09:41:56     86s] 
[11/17 09:41:56     86s] End: GigaOpt Global Optimization
[11/17 09:41:56     86s] *** Check timing (0:00:00.0)
[11/17 09:41:56     86s] Deleting Lib Analyzer.
[11/17 09:41:56     86s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/17 09:41:56     86s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1500.0M
[11/17 09:41:56     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1500.0M
[11/17 09:41:56     86s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/17 09:41:56     86s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:41:56     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1519.0M
[11/17 09:41:56     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1519.0M
[11/17 09:41:56     86s] z: 2, totalTracks: 1
[11/17 09:41:56     86s] z: 4, totalTracks: 1
[11/17 09:41:56     86s] z: 6, totalTracks: 1
[11/17 09:41:56     86s] z: 8, totalTracks: 1
[11/17 09:41:56     86s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:41:56     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1519.0M
[11/17 09:41:56     86s] OPERPROF:     Starting CMU at level 3, MEM:1519.0M
[11/17 09:41:56     86s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1519.0M
[11/17 09:41:56     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1519.0M
[11/17 09:41:56     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1519.0MB).
[11/17 09:41:56     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:1519.0M
[11/17 09:41:56     86s] TotalInstCnt at PhyDesignMc Initialization: 13,652
[11/17 09:41:56     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1519.0M
[11/17 09:41:56     86s] Begin: Area Reclaim Optimization
[11/17 09:41:56     86s] 
[11/17 09:41:56     86s] Creating Lib Analyzer ...
[11/17 09:41:56     86s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:41:56     86s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:41:56     86s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:41:56     86s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:41:56     86s] 
[11/17 09:41:56     86s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:41:57     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1523.1M
[11/17 09:41:57     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1523.1M
[11/17 09:41:57     86s] Creating Lib Analyzer, finished. 
[11/17 09:41:57     86s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:26.9/0:02:23.6 (0.6), mem = 1523.1M
[11/17 09:41:57     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.5
[11/17 09:41:57     86s] ### Creating RouteCongInterface, started
[11/17 09:41:57     86s] 
[11/17 09:41:57     86s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/17 09:41:57     86s] 
[11/17 09:41:57     86s] #optDebug: {0, 1.000}
[11/17 09:41:57     86s] ### Creating RouteCongInterface, finished
[11/17 09:41:57     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1523.1M
[11/17 09:41:57     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1523.1M
[11/17 09:41:57     87s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.08
[11/17 09:41:57     87s] +----------+---------+--------+--------+------------+--------+
[11/17 09:41:57     87s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/17 09:41:57     87s] +----------+---------+--------+--------+------------+--------+
[11/17 09:41:57     87s] |    73.08%|        -|   0.000|   0.000|   0:00:00.0| 1523.1M|
[11/17 09:41:57     87s] |    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1543.6M|
[11/17 09:41:57     87s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/17 09:41:57     87s] |    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1543.6M|
[11/17 09:41:57     87s] |    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1543.6M|
[11/17 09:41:58     87s] |    73.08%|        1|   0.000|   0.000|   0:00:01.0| 1562.7M|
[11/17 09:41:58     87s] |    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1562.7M|
[11/17 09:41:58     87s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/17 09:41:58     87s] |    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1562.7M|
[11/17 09:41:58     87s] +----------+---------+--------+--------+------------+--------+
[11/17 09:41:58     87s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.08
[11/17 09:41:58     87s] 
[11/17 09:41:58     87s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[11/17 09:41:58     87s] --------------------------------------------------------------
[11/17 09:41:58     87s] |                                   | Total     | Sequential |
[11/17 09:41:58     87s] --------------------------------------------------------------
[11/17 09:41:58     87s] | Num insts resized                 |       1  |       0    |
[11/17 09:41:58     87s] | Num insts undone                  |       0  |       0    |
[11/17 09:41:58     87s] | Num insts Downsized               |       1  |       0    |
[11/17 09:41:58     87s] | Num insts Samesized               |       0  |       0    |
[11/17 09:41:58     87s] | Num insts Upsized                 |       0  |       0    |
[11/17 09:41:58     87s] | Num multiple commits+uncommits    |       0  |       -    |
[11/17 09:41:58     87s] --------------------------------------------------------------
[11/17 09:41:58     87s] Bottom Preferred Layer:
[11/17 09:41:58     87s] +---------------+------------+----------+
[11/17 09:41:58     87s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:41:58     87s] +---------------+------------+----------+
[11/17 09:41:58     87s] | metal4 (z=4)  |          3 | default  |
[11/17 09:41:58     87s] +---------------+------------+----------+
[11/17 09:41:58     87s] Via Pillar Rule:
[11/17 09:41:58     87s]     None
[11/17 09:41:58     87s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[11/17 09:41:58     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.5
[11/17 09:41:58     87s] *** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:28.0/0:02:24.7 (0.6), mem = 1562.7M
[11/17 09:41:58     87s] 
[11/17 09:41:58     87s] =============================================================================================
[11/17 09:41:58     87s]  Step TAT Report for AreaOpt #1
[11/17 09:41:58     87s] =============================================================================================
[11/17 09:41:58     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:41:58     87s] ---------------------------------------------------------------------------------------------
[11/17 09:41:58     87s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:41:58     87s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:58     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:58     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[11/17 09:41:58     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:41:58     87s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/17 09:41:58     87s] [ OptGetWeight           ]    800   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/17 09:41:58     87s] [ OptEval                ]    800   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.2    1.1
[11/17 09:41:58     87s] [ OptCommit              ]    800   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.6
[11/17 09:41:58     87s] [ IncrTimingUpdate       ]      1   0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:41:58     87s] [ PostCommitDelayUpdate  ]    800   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/17 09:41:58     87s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/17 09:41:58     87s] [ MISC                   ]          0:00:00.6  (  43.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/17 09:41:58     87s] ---------------------------------------------------------------------------------------------
[11/17 09:41:58     87s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/17 09:41:58     87s] ---------------------------------------------------------------------------------------------
[11/17 09:41:58     87s] 
[11/17 09:41:58     87s] Executing incremental physical updates
[11/17 09:41:58     87s] Executing incremental physical updates
[11/17 09:41:58     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1543.6M
[11/17 09:41:58     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1543.6M
[11/17 09:41:58     87s] TotalInstCnt at PhyDesignMc Destruction: 13,652
[11/17 09:41:58     87s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1505.63M, totSessionCpu=0:01:28).
[11/17 09:41:58     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1505.6M
[11/17 09:41:58     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:1505.6M
[11/17 09:41:58     88s] **INFO: Flow update: Design is easy to close.
[11/17 09:41:58     88s] 
[11/17 09:41:58     88s] *** Start incrementalPlace ***
[11/17 09:41:58     88s] User Input Parameters:
[11/17 09:41:58     88s] - Congestion Driven    : On
[11/17 09:41:58     88s] - Timing Driven        : On
[11/17 09:41:58     88s] - Area-Violation Based : On
[11/17 09:41:58     88s] - Start Rollback Level : -5
[11/17 09:41:58     88s] - Legalized            : On
[11/17 09:41:58     88s] - Window Based         : Off
[11/17 09:41:58     88s] - eDen incr mode       : Off
[11/17 09:41:58     88s] - Small incr mode      : Off
[11/17 09:41:58     88s] 
[11/17 09:41:58     88s] no activity file in design. spp won't run.
[11/17 09:41:58     88s] No Views given, use default active views for adaptive view pruning
[11/17 09:41:58     88s] SKP will enable view:
[11/17 09:41:58     88s]   _default_view_
[11/17 09:41:58     88s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1507.6M
[11/17 09:41:58     88s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:1507.6M
[11/17 09:41:58     88s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1507.6M
[11/17 09:41:58     88s] Starting Early Global Route congestion estimation: mem = 1507.6M
[11/17 09:41:58     88s] (I)       Started Import and model ( Curr Mem: 1507.63 MB )
[11/17 09:41:58     88s] (I)       Started Create place DB ( Curr Mem: 1507.63 MB )
[11/17 09:41:58     88s] (I)       Started Import place data ( Curr Mem: 1507.63 MB )
[11/17 09:41:58     88s] (I)       Started Read instances and placement ( Curr Mem: 1507.63 MB )
[11/17 09:41:58     88s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read nets ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Create route DB ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       == Non-default Options ==
[11/17 09:41:58     88s] (I)       Maximum routing layer                              : 10
[11/17 09:41:58     88s] (I)       Number of threads                                  : 1
[11/17 09:41:58     88s] (I)       Use non-blocking free Dbs wires                    : false
[11/17 09:41:58     88s] (I)       Method to set GCell size                           : row
[11/17 09:41:58     88s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:41:58     88s] (I)       Started Import route data ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Use row-based GCell size
[11/17 09:41:58     88s] (I)       Use row-based GCell align
[11/17 09:41:58     88s] (I)       GCell unit size   : 2800
[11/17 09:41:58     88s] (I)       GCell multiplier  : 1
[11/17 09:41:58     88s] (I)       GCell row height  : 2800
[11/17 09:41:58     88s] (I)       Actual row height : 2800
[11/17 09:41:58     88s] (I)       GCell align ref   : 9880 10080
[11/17 09:41:58     88s] [NR-eGR] Track table information for default rule: 
[11/17 09:41:58     88s] [NR-eGR] metal1 has no routable track
[11/17 09:41:58     88s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:41:58     88s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:41:58     88s] (I)       ===========================================================================
[11/17 09:41:58     88s] (I)       == Report All Rule Vias ==
[11/17 09:41:58     88s] (I)       ===========================================================================
[11/17 09:41:58     88s] (I)        Via Rule : (Default)
[11/17 09:41:58     88s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:41:58     88s] (I)       ---------------------------------------------------------------------------
[11/17 09:41:58     88s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/17 09:41:58     88s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/17 09:41:58     88s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:41:58     88s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:41:58     88s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:41:58     88s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:41:58     88s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:41:58     88s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:41:58     88s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:41:58     88s] (I)       ===========================================================================
[11/17 09:41:58     88s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read routing blockages ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read instance blockages ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read PG blockages ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] [NR-eGR] Read 208 PG shapes
[11/17 09:41:58     88s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read boundary cut boxes ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:41:58     88s] [NR-eGR] #Instance Blockages : 0
[11/17 09:41:58     88s] [NR-eGR] #PG Blockages       : 208
[11/17 09:41:58     88s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:41:58     88s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:41:58     88s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read blackboxes ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:41:58     88s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read prerouted ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:41:58     88s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read unlegalized nets ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] (I)       Started Read nets ( Curr Mem: 1514.01 MB )
[11/17 09:41:58     88s] [NR-eGR] Read numTotalNets=13801  numIgnoredNets=0
[11/17 09:41:58     88s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Set up via pillars ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       early_global_route_priority property id does not exist.
[11/17 09:41:58     88s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Model blockages into capacity
[11/17 09:41:58     88s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:41:58     88s] (I)       Started Initialize 3D capacity ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:41:58     88s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       -- layer congestion ratio --
[11/17 09:41:58     88s] (I)       Layer 1 : 0.100000
[11/17 09:41:58     88s] (I)       Layer 2 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 3 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 4 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 5 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 6 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 7 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 8 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 9 : 0.700000
[11/17 09:41:58     88s] (I)       Layer 10 : 0.700000
[11/17 09:41:58     88s] (I)       ----------------------------
[11/17 09:41:58     88s] (I)       Number of ignored nets                =      0
[11/17 09:41:58     88s] (I)       Number of connected nets              =      0
[11/17 09:41:58     88s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:41:58     88s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:41:58     88s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:41:58     88s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Read aux data ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Others data preparation ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Create route kernel ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Ndr track 0 does not exist
[11/17 09:41:58     88s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:41:58     88s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:41:58     88s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:41:58     88s] (I)       Site width          :   380  (dbu)
[11/17 09:41:58     88s] (I)       Row height          :  2800  (dbu)
[11/17 09:41:58     88s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:41:58     88s] (I)       GCell width         :  2800  (dbu)
[11/17 09:41:58     88s] (I)       GCell height        :  2800  (dbu)
[11/17 09:41:58     88s] (I)       Grid                :   104   104    10
[11/17 09:41:58     88s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:41:58     88s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 09:41:58     88s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 09:41:58     88s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:58     88s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:41:58     88s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:41:58     88s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:41:58     88s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:41:58     88s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 09:41:58     88s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:41:58     88s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:41:58     88s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:41:58     88s] (I)       --------------------------------------------------------
[11/17 09:41:58     88s] 
[11/17 09:41:58     88s] [NR-eGR] ============ Routing rule table ============
[11/17 09:41:58     88s] [NR-eGR] Rule id: 0  Nets: 13801 
[11/17 09:41:58     88s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:41:58     88s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:41:58     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:58     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:41:58     88s] [NR-eGR] ========================================
[11/17 09:41:58     88s] [NR-eGR] 
[11/17 09:41:58     88s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer2 : = 3280 / 79872 (4.11%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer3 : = 0 / 108472 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer4 : = 0 / 54080 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer5 : = 0 / 54184 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer6 : = 0 / 54080 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer7 : = 0 / 17992 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer8 : = 0 / 17992 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer9 : = 0 / 9360 (0.00%)
[11/17 09:41:58     88s] (I)       blocked tracks on layer10 : = 0 / 8944 (0.00%)
[11/17 09:41:58     88s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Reset routing kernel
[11/17 09:41:58     88s] (I)       Started Global Routing ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Initialization ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       totalPins=46158  totalGlobalPin=39464 (85.50%)
[11/17 09:41:58     88s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Net group 1 ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Net group 1 ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Generate topology ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       total 2D Cap : 401697 = (190008 H, 211689 V)
[11/17 09:41:58     88s] [NR-eGR] Layer group 1: route 13801 net(s) in layer range [2, 10]
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] (I)       ============  Phase 1a Route ============
[11/17 09:41:58     88s] (I)       Started Phase 1a ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Pattern routing ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Usage: 53034 = (24586 H, 28448 V) = (12.94% H, 13.44% V) = (3.442e+04um H, 3.983e+04um V)
[11/17 09:41:58     88s] (I)       Started Add via demand to 2D ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] (I)       ============  Phase 1b Route ============
[11/17 09:41:58     88s] (I)       Started Phase 1b ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Usage: 53034 = (24586 H, 28448 V) = (12.94% H, 13.44% V) = (3.442e+04um H, 3.983e+04um V)
[11/17 09:41:58     88s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.424760e+04um
[11/17 09:41:58     88s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] (I)       ============  Phase 1c Route ============
[11/17 09:41:58     88s] (I)       Started Phase 1c ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Usage: 53034 = (24586 H, 28448 V) = (12.94% H, 13.44% V) = (3.442e+04um H, 3.983e+04um V)
[11/17 09:41:58     88s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] (I)       ============  Phase 1d Route ============
[11/17 09:41:58     88s] (I)       Started Phase 1d ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Usage: 53034 = (24586 H, 28448 V) = (12.94% H, 13.44% V) = (3.442e+04um H, 3.983e+04um V)
[11/17 09:41:58     88s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] (I)       ============  Phase 1e Route ============
[11/17 09:41:58     88s] (I)       Started Phase 1e ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Route legalization ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Usage: 53034 = (24586 H, 28448 V) = (12.94% H, 13.44% V) = (3.442e+04um H, 3.983e+04um V)
[11/17 09:41:58     88s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.424760e+04um
[11/17 09:41:58     88s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] (I)       ============  Phase 1l Route ============
[11/17 09:41:58     88s] (I)       Started Phase 1l ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Layer assignment (1T) ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Clean cong LA ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/17 09:41:58     88s] (I)       Layer  2:      75840     34941         7         744       78186    ( 0.94%) 
[11/17 09:41:58     88s] (I)       Layer  3:     107429     27355         0           0      107120    ( 0.00%) 
[11/17 09:41:58     88s] (I)       Layer  4:      53560     12980         2           0       53560    ( 0.00%) 
[11/17 09:41:58     88s] (I)       Layer  5:      53663      1657         0           0       53560    ( 0.00%) 
[11/17 09:41:58     88s] (I)       Layer  6:      53560      2857         0           0       53560    ( 0.00%) 
[11/17 09:41:58     88s] (I)       Layer  7:      17819        57         0           0       17853    ( 0.00%) 
[11/17 09:41:58     88s] (I)       Layer  8:      17819       159         0           0       17853    ( 0.00%) 
[11/17 09:41:58     88s] (I)       Layer  9:       9270         0         0        1261        8111    (13.45%) 
[11/17 09:41:58     88s] (I)       Layer 10:       8858         0         0        1545        7381    (17.31%) 
[11/17 09:41:58     88s] (I)       Total:        397818     80006         9        3550      397184    ( 0.89%) 
[11/17 09:41:58     88s] (I)       
[11/17 09:41:58     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 09:41:58     88s] [NR-eGR]                        OverCon            
[11/17 09:41:58     88s] [NR-eGR]                         #Gcell     %Gcell
[11/17 09:41:58     88s] [NR-eGR]       Layer                (2)    OverCon 
[11/17 09:41:58     88s] [NR-eGR] ----------------------------------------------
[11/17 09:41:58     88s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR]  metal2  (2)         6( 0.06%)   ( 0.06%) 
[11/17 09:41:58     88s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR]  metal4  (4)         2( 0.02%)   ( 0.02%) 
[11/17 09:41:58     88s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 09:41:58     88s] [NR-eGR] ----------------------------------------------
[11/17 09:41:58     88s] [NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[11/17 09:41:58     88s] [NR-eGR] 
[11/17 09:41:58     88s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Started Export 3D cong map ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       total 2D Cap : 401700 = (190008 H, 211692 V)
[11/17 09:41:58     88s] (I)       Started Export 2D cong map ( Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:41:58     88s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 09:41:58     88s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.06 MB )
[11/17 09:41:58     88s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1517.1M
[11/17 09:41:58     88s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.119, REAL:0.119, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:1517.1M
[11/17 09:41:58     88s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:58     88s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 09:41:58     88s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:58     88s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 09:41:58     88s] [hotspot] +------------+---------------+---------------+
[11/17 09:41:58     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:41:58     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 09:41:58     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1517.1M
[11/17 09:41:58     88s] 
[11/17 09:41:58     88s] === incrementalPlace Internal Loop 1 ===
[11/17 09:41:58     88s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/17 09:41:58     88s] OPERPROF: Starting IPInitSPData at level 1, MEM:1517.1M
[11/17 09:41:58     88s] z: 2, totalTracks: 1
[11/17 09:41:58     88s] z: 4, totalTracks: 1
[11/17 09:41:58     88s] z: 6, totalTracks: 1
[11/17 09:41:58     88s] z: 8, totalTracks: 1
[11/17 09:41:58     88s] #spOpts: minPadR=1.1 
[11/17 09:41:58     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:   Starting post-place ADS at level 2, MEM:1517.1M
[11/17 09:41:58     88s] ADSU 0.731 -> 0.731. GS 11.200
[11/17 09:41:58     88s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.018, REAL:0.018, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:   Starting spMPad at level 2, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:     Starting spContextMPad at level 3, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:   Finished spMPad at level 2, CPU:0.003, REAL:0.003, MEM:1517.1M
[11/17 09:41:58     88s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1517.1M
[11/17 09:41:58     88s] no activity file in design. spp won't run.
[11/17 09:41:58     88s] [spp] 0
[11/17 09:41:58     88s] [adp] 0:1:1:3
[11/17 09:41:58     88s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.002, REAL:0.002, MEM:1517.1M
[11/17 09:41:58     88s] SP #FI/SF FL/PI 0/0 13652/0
[11/17 09:41:58     88s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.053, REAL:0.053, MEM:1517.1M
[11/17 09:41:58     88s] PP off. flexM 0
[11/17 09:41:58     88s] OPERPROF: Starting CDPad at level 1, MEM:1517.1M
[11/17 09:41:58     88s] 3DP is on.
[11/17 09:41:58     88s] 3DP OF M2 0.001, M4 0.000. Diff 0
[11/17 09:41:58     88s] design sh 0.119.
[11/17 09:41:58     88s] design sh 0.119.
[11/17 09:41:58     88s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/17 09:41:58     88s] design sh 0.114.
[11/17 09:41:58     88s] CDPadU 0.960 -> 0.853. R=0.763, N=13652, GS=1.400
[11/17 09:41:58     88s] OPERPROF: Finished CDPad at level 1, CPU:0.066, REAL:0.066, MEM:1518.2M
[11/17 09:41:58     88s] OPERPROF: Starting InitSKP at level 1, MEM:1518.2M
[11/17 09:41:58     88s] no activity file in design. spp won't run.
[11/17 09:41:58     88s] no activity file in design. spp won't run.
[11/17 09:41:59     89s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[11/17 09:41:59     89s] SKP cleared!
[11/17 09:41:59     89s] OPERPROF: Finished InitSKP at level 1, CPU:0.926, REAL:0.928, MEM:1522.1M
[11/17 09:41:59     89s] NP #FI/FS/SF FL/PI: 2813/0/0 13652/0
[11/17 09:41:59     89s] no activity file in design. spp won't run.
[11/17 09:41:59     89s] 
[11/17 09:41:59     89s] AB Est...
[11/17 09:41:59     89s] OPERPROF: Starting npPlace at level 1, MEM:1522.1M
[11/17 09:41:59     89s] OPERPROF: Finished npPlace at level 1, CPU:0.021, REAL:0.021, MEM:1542.1M
[11/17 09:41:59     89s] Iteration  4: Skipped, with CDP Off
[11/17 09:41:59     89s] 
[11/17 09:41:59     89s] AB Est...
[11/17 09:41:59     89s] OPERPROF: Starting npPlace at level 1, MEM:1542.1M
[11/17 09:41:59     89s] OPERPROF: Finished npPlace at level 1, CPU:0.019, REAL:0.019, MEM:1542.1M
[11/17 09:41:59     89s] Iteration  5: Skipped, with CDP Off
[11/17 09:41:59     89s] OPERPROF: Starting npPlace at level 1, MEM:1542.1M
[11/17 09:41:59     89s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[11/17 09:41:59     89s] No instances found in the vector
[11/17 09:41:59     89s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1542.1M, DRC: 0)
[11/17 09:41:59     89s] 0 (out of 0) MH cells were successfully legalized.
[11/17 09:42:00     90s] Iteration  6: Total net bbox = 5.234e+04 (2.41e+04 2.82e+04)
[11/17 09:42:00     90s]               Est.  stn bbox = 7.915e+04 (3.71e+04 4.21e+04)
[11/17 09:42:00     90s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1544.1M
[11/17 09:42:00     90s] OPERPROF: Finished npPlace at level 1, CPU:0.986, REAL:0.985, MEM:1524.1M
[11/17 09:42:00     90s] no activity file in design. spp won't run.
[11/17 09:42:00     90s] NP #FI/FS/SF FL/PI: 2813/0/0 13652/0
[11/17 09:42:00     90s] no activity file in design. spp won't run.
[11/17 09:42:00     90s] OPERPROF: Starting npPlace at level 1, MEM:1524.1M
[11/17 09:42:00     90s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/17 09:42:00     90s] No instances found in the vector
[11/17 09:42:00     90s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1524.1M, DRC: 0)
[11/17 09:42:00     90s] 0 (out of 0) MH cells were successfully legalized.
[11/17 09:42:01     91s] Iteration  7: Total net bbox = 5.136e+04 (2.39e+04 2.75e+04)
[11/17 09:42:01     91s]               Est.  stn bbox = 7.825e+04 (3.68e+04 4.14e+04)
[11/17 09:42:01     91s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1536.7M
[11/17 09:42:01     91s] OPERPROF: Finished npPlace at level 1, CPU:1.103, REAL:1.102, MEM:1536.7M
[11/17 09:42:01     91s] no activity file in design. spp won't run.
[11/17 09:42:01     91s] NP #FI/FS/SF FL/PI: 2813/0/0 13652/0
[11/17 09:42:01     91s] no activity file in design. spp won't run.
[11/17 09:42:01     91s] OPERPROF: Starting npPlace at level 1, MEM:1536.7M
[11/17 09:42:01     91s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/17 09:42:01     91s] No instances found in the vector
[11/17 09:42:01     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1536.7M, DRC: 0)
[11/17 09:42:01     91s] 0 (out of 0) MH cells were successfully legalized.
[11/17 09:42:02     92s] Iteration  8: Total net bbox = 5.031e+04 (2.34e+04 2.69e+04)
[11/17 09:42:02     92s]               Est.  stn bbox = 7.725e+04 (3.64e+04 4.08e+04)
[11/17 09:42:02     92s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1530.7M
[11/17 09:42:02     92s] OPERPROF: Finished npPlace at level 1, CPU:0.838, REAL:0.818, MEM:1530.7M
[11/17 09:42:02     92s] no activity file in design. spp won't run.
[11/17 09:42:02     92s] NP #FI/FS/SF FL/PI: 2813/0/0 13652/0
[11/17 09:42:02     92s] no activity file in design. spp won't run.
[11/17 09:42:02     92s] OPERPROF: Starting npPlace at level 1, MEM:1530.7M
[11/17 09:42:02     92s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/17 09:42:02     92s] No instances found in the vector
[11/17 09:42:02     92s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1530.7M, DRC: 0)
[11/17 09:42:02     92s] 0 (out of 0) MH cells were successfully legalized.
[11/17 09:42:05     94s] Iteration  9: Total net bbox = 5.932e+04 (2.78e+04 3.15e+04)
[11/17 09:42:05     94s]               Est.  stn bbox = 8.576e+04 (4.06e+04 4.52e+04)
[11/17 09:42:05     94s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 1531.7M
[11/17 09:42:05     94s] OPERPROF: Finished npPlace at level 1, CPU:2.245, REAL:2.248, MEM:1531.7M
[11/17 09:42:05     94s] no activity file in design. spp won't run.
[11/17 09:42:05     94s] NP #FI/FS/SF FL/PI: 2813/0/0 13652/0
[11/17 09:42:05     94s] no activity file in design. spp won't run.
[11/17 09:42:05     94s] OPERPROF: Starting npPlace at level 1, MEM:1531.7M
[11/17 09:42:05     94s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[11/17 09:42:05     94s] No instances found in the vector
[11/17 09:42:05     94s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1531.7M, DRC: 0)
[11/17 09:42:05     94s] 0 (out of 0) MH cells were successfully legalized.
[11/17 09:42:06     96s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1532.7M
[11/17 09:42:06     96s] Iteration 10: Total net bbox = 6.390e+04 (2.99e+04 3.40e+04)
[11/17 09:42:06     96s]               Est.  stn bbox = 9.035e+04 (4.27e+04 4.77e+04)
[11/17 09:42:06     96s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1532.7M
[11/17 09:42:06     96s] OPERPROF: Finished npPlace at level 1, CPU:1.607, REAL:1.609, MEM:1532.7M
[11/17 09:42:06     96s] Move report: Timing Driven Placement moves 13652 insts, mean move: 3.26 um, max move: 37.08 um
[11/17 09:42:06     96s] 	Max move on inst (FE_OFC3_n_12771): (32.87, 136.64) --> (41.24, 107.93)
[11/17 09:42:06     96s] no activity file in design. spp won't run.
[11/17 09:42:06     96s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1532.7M
[11/17 09:42:06     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:42:06     96s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.006, REAL:0.006, MEM:1532.7M
[11/17 09:42:06     96s] 
[11/17 09:42:06     96s] Finished Incremental Placement (cpu=0:00:08.4, real=0:00:08.0, mem=1532.7M)
[11/17 09:42:06     96s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 09:42:06     96s] Type 'man IMPSP-9025' for more detail.
[11/17 09:42:06     96s] CongRepair sets shifter mode to gplace
[11/17 09:42:06     96s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1532.7M
[11/17 09:42:06     96s] z: 2, totalTracks: 1
[11/17 09:42:06     96s] z: 4, totalTracks: 1
[11/17 09:42:06     96s] z: 6, totalTracks: 1
[11/17 09:42:06     96s] z: 8, totalTracks: 1
[11/17 09:42:06     96s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:42:06     96s] All LLGs are deleted
[11/17 09:42:06     96s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1532.7M
[11/17 09:42:06     96s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:42:06     96s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1532.7M
[11/17 09:42:06     96s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.014, REAL:0.004, MEM:1533.5M
[11/17 09:42:06     96s] Fast DP-INIT is on for default
[11/17 09:42:06     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:42:06     96s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.019, REAL:0.008, MEM:1533.5M
[11/17 09:42:06     96s] OPERPROF:         Starting CMU at level 5, MEM:1533.5M
[11/17 09:42:06     96s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:1533.5M
[11/17 09:42:06     96s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.027, REAL:0.017, MEM:1533.5M
[11/17 09:42:06     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1533.5MB).
[11/17 09:42:06     96s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.038, REAL:0.028, MEM:1533.5M
[11/17 09:42:06     96s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.038, REAL:0.028, MEM:1533.5M
[11/17 09:42:06     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3014419.3
[11/17 09:42:06     96s] OPERPROF:   Starting RefinePlace at level 2, MEM:1533.5M
[11/17 09:42:06     96s] *** Starting refinePlace (0:01:37 mem=1533.5M) ***
[11/17 09:42:06     96s] Total net bbox length = 6.592e+04 (3.054e+04 3.538e+04) (ext = 1.632e+03)
[11/17 09:42:06     96s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:42:06     96s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/17 09:42:06     96s] Type 'man IMPSP-5140' for more detail.
[11/17 09:42:06     96s] **WARN: (IMPSP-315):	Found 16465 instances insts with no PG Term connections.
[11/17 09:42:06     96s] Type 'man IMPSP-315' for more detail.
[11/17 09:42:06     96s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1533.5M
[11/17 09:42:06     96s] Starting refinePlace ...
[11/17 09:42:06     96s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/17 09:42:06     96s] ** Cut row section cpu time 0:00:00.0.
[11/17 09:42:06     96s]    Spread Effort: high, pre-route mode, useDDP on.
[11/17 09:42:06     96s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1533.5MB) @(0:01:37 - 0:01:37).
[11/17 09:42:06     96s] Move report: preRPlace moves 13652 insts, mean move: 0.49 um, max move: 3.37 um
[11/17 09:42:06     96s] 	Max move on inst (g406869): (125.57, 97.28) --> (122.36, 97.44)
[11/17 09:42:06     96s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[11/17 09:42:06     96s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 09:42:06     96s] Placement tweakage begins.
[11/17 09:42:06     96s] wire length = 8.076e+04
[11/17 09:42:07     97s] wire length = 7.781e+04
[11/17 09:42:07     97s] Placement tweakage ends.
[11/17 09:42:07     97s] Move report: tweak moves 2326 insts, mean move: 0.77 um, max move: 3.04 um
[11/17 09:42:07     97s] 	Max move on inst (g417829): (9.31, 126.84) --> (6.27, 126.84)
[11/17 09:42:07     97s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=1539.1MB) @(0:01:37 - 0:01:37).
[11/17 09:42:07     97s] 
[11/17 09:42:07     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[11/17 09:42:07     97s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:42:07     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1539.1MB) @(0:01:37 - 0:01:38).
[11/17 09:42:07     97s] Move report: Detail placement moves 13652 insts, mean move: 0.58 um, max move: 4.51 um
[11/17 09:42:07     97s] 	Max move on inst (g406869): (125.57, 97.28) --> (121.22, 97.44)
[11/17 09:42:07     97s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1539.1MB
[11/17 09:42:07     97s] Statistics of distance of Instance movement in refine placement:
[11/17 09:42:07     97s]   maximum (X+Y) =         4.51 um
[11/17 09:42:07     97s]   inst (g406869) with max move: (125.571, 97.28) -> (121.22, 97.44)
[11/17 09:42:07     97s]   mean    (X+Y) =         0.58 um
[11/17 09:42:07     97s] Summary Report:
[11/17 09:42:07     97s] Instances move: 13652 (out of 13652 movable)
[11/17 09:42:07     97s] Instances flipped: 0
[11/17 09:42:07     97s] Mean displacement: 0.58 um
[11/17 09:42:07     97s] Max displacement: 4.51 um (Instance: g406869) (125.571, 97.28) -> (121.22, 97.44)
[11/17 09:42:07     97s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[11/17 09:42:07     97s] Total instances moved : 13652
[11/17 09:42:07     97s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.962, REAL:0.964, MEM:1539.1M
[11/17 09:42:07     97s] Total net bbox length = 6.461e+04 (2.869e+04 3.592e+04) (ext = 1.616e+03)
[11/17 09:42:07     97s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1539.1MB
[11/17 09:42:07     97s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1539.1MB) @(0:01:37 - 0:01:38).
[11/17 09:42:07     97s] *** Finished refinePlace (0:01:38 mem=1539.1M) ***
[11/17 09:42:07     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3014419.3
[11/17 09:42:07     97s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.984, REAL:0.986, MEM:1539.1M
[11/17 09:42:07     97s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1539.1M
[11/17 09:42:07     97s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.017, REAL:0.017, MEM:1539.1M
[11/17 09:42:07     97s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.040, REAL:1.031, MEM:1539.1M
[11/17 09:42:07     97s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1539.1M
[11/17 09:42:07     97s] Starting Early Global Route congestion estimation: mem = 1539.1M
[11/17 09:42:07     97s] (I)       Started Import and model ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Create place DB ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Import place data ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read instances and placement ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read nets ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Create route DB ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       == Non-default Options ==
[11/17 09:42:07     97s] (I)       Maximum routing layer                              : 10
[11/17 09:42:07     97s] (I)       Number of threads                                  : 1
[11/17 09:42:07     97s] (I)       Use non-blocking free Dbs wires                    : false
[11/17 09:42:07     97s] (I)       Method to set GCell size                           : row
[11/17 09:42:07     97s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:42:07     97s] (I)       Started Import route data ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Use row-based GCell size
[11/17 09:42:07     97s] (I)       Use row-based GCell align
[11/17 09:42:07     97s] (I)       GCell unit size   : 2800
[11/17 09:42:07     97s] (I)       GCell multiplier  : 1
[11/17 09:42:07     97s] (I)       GCell row height  : 2800
[11/17 09:42:07     97s] (I)       Actual row height : 2800
[11/17 09:42:07     97s] (I)       GCell align ref   : 9880 10080
[11/17 09:42:07     97s] [NR-eGR] Track table information for default rule: 
[11/17 09:42:07     97s] [NR-eGR] metal1 has no routable track
[11/17 09:42:07     97s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:42:07     97s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:42:07     97s] (I)       ===========================================================================
[11/17 09:42:07     97s] (I)       == Report All Rule Vias ==
[11/17 09:42:07     97s] (I)       ===========================================================================
[11/17 09:42:07     97s] (I)        Via Rule : (Default)
[11/17 09:42:07     97s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:42:07     97s] (I)       ---------------------------------------------------------------------------
[11/17 09:42:07     97s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/17 09:42:07     97s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/17 09:42:07     97s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:42:07     97s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:42:07     97s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:42:07     97s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:42:07     97s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:42:07     97s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:42:07     97s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:42:07     97s] (I)       ===========================================================================
[11/17 09:42:07     97s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read routing blockages ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read instance blockages ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read PG blockages ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] [NR-eGR] Read 208 PG shapes
[11/17 09:42:07     97s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read boundary cut boxes ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:42:07     97s] [NR-eGR] #Instance Blockages : 0
[11/17 09:42:07     97s] [NR-eGR] #PG Blockages       : 208
[11/17 09:42:07     97s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:42:07     97s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:42:07     97s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read blackboxes ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:42:07     97s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read prerouted ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:42:07     97s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read unlegalized nets ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read nets ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] [NR-eGR] Read numTotalNets=13801  numIgnoredNets=0
[11/17 09:42:07     97s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Set up via pillars ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       early_global_route_priority property id does not exist.
[11/17 09:42:07     97s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Model blockages into capacity
[11/17 09:42:07     97s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:42:07     97s] (I)       Started Initialize 3D capacity ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:07     97s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       -- layer congestion ratio --
[11/17 09:42:07     97s] (I)       Layer 1 : 0.100000
[11/17 09:42:07     97s] (I)       Layer 2 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 3 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 4 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 5 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 6 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 7 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 8 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 9 : 0.700000
[11/17 09:42:07     97s] (I)       Layer 10 : 0.700000
[11/17 09:42:07     97s] (I)       ----------------------------
[11/17 09:42:07     97s] (I)       Number of ignored nets                =      0
[11/17 09:42:07     97s] (I)       Number of connected nets              =      0
[11/17 09:42:07     97s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:42:07     97s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:42:07     97s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:42:07     97s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Read aux data ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Others data preparation ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Create route kernel ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Ndr track 0 does not exist
[11/17 09:42:07     97s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:42:07     97s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:42:07     97s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:42:07     97s] (I)       Site width          :   380  (dbu)
[11/17 09:42:07     97s] (I)       Row height          :  2800  (dbu)
[11/17 09:42:07     97s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:42:07     97s] (I)       GCell width         :  2800  (dbu)
[11/17 09:42:07     97s] (I)       GCell height        :  2800  (dbu)
[11/17 09:42:07     97s] (I)       Grid                :   104   104    10
[11/17 09:42:07     97s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:42:07     97s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 09:42:07     97s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 09:42:07     97s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:42:07     97s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:42:07     97s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:42:07     97s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:42:07     97s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:42:07     97s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 09:42:07     97s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:42:07     97s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:42:07     97s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:42:07     97s] (I)       --------------------------------------------------------
[11/17 09:42:07     97s] 
[11/17 09:42:07     97s] [NR-eGR] ============ Routing rule table ============
[11/17 09:42:07     97s] [NR-eGR] Rule id: 0  Nets: 13801 
[11/17 09:42:07     97s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:42:07     97s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:42:07     97s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:42:07     97s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:42:07     97s] [NR-eGR] ========================================
[11/17 09:42:07     97s] [NR-eGR] 
[11/17 09:42:07     97s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer2 : = 3280 / 79872 (4.11%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer3 : = 0 / 108472 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer4 : = 0 / 54080 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer5 : = 0 / 54184 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer6 : = 0 / 54080 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer7 : = 0 / 17992 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer8 : = 0 / 17992 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer9 : = 0 / 9360 (0.00%)
[11/17 09:42:07     97s] (I)       blocked tracks on layer10 : = 0 / 8944 (0.00%)
[11/17 09:42:07     97s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Reset routing kernel
[11/17 09:42:07     97s] (I)       Started Global Routing ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Initialization ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       totalPins=46158  totalGlobalPin=39823 (86.28%)
[11/17 09:42:07     97s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Net group 1 ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Net group 1 ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Generate topology ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       total 2D Cap : 401697 = (190008 H, 211689 V)
[11/17 09:42:07     97s] [NR-eGR] Layer group 1: route 13801 net(s) in layer range [2, 10]
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] (I)       ============  Phase 1a Route ============
[11/17 09:42:07     97s] (I)       Started Phase 1a ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Pattern routing ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Usage: 53332 = (24253 H, 29079 V) = (12.76% H, 13.74% V) = (3.395e+04um H, 4.071e+04um V)
[11/17 09:42:07     97s] (I)       Started Add via demand to 2D ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] (I)       ============  Phase 1b Route ============
[11/17 09:42:07     97s] (I)       Started Phase 1b ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Usage: 53332 = (24253 H, 29079 V) = (12.76% H, 13.74% V) = (3.395e+04um H, 4.071e+04um V)
[11/17 09:42:07     97s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.466480e+04um
[11/17 09:42:07     97s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] (I)       ============  Phase 1c Route ============
[11/17 09:42:07     97s] (I)       Started Phase 1c ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Usage: 53332 = (24253 H, 29079 V) = (12.76% H, 13.74% V) = (3.395e+04um H, 4.071e+04um V)
[11/17 09:42:07     97s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] (I)       ============  Phase 1d Route ============
[11/17 09:42:07     97s] (I)       Started Phase 1d ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Usage: 53332 = (24253 H, 29079 V) = (12.76% H, 13.74% V) = (3.395e+04um H, 4.071e+04um V)
[11/17 09:42:07     97s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] (I)       ============  Phase 1e Route ============
[11/17 09:42:07     97s] (I)       Started Phase 1e ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Route legalization ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Usage: 53332 = (24253 H, 29079 V) = (12.76% H, 13.74% V) = (3.395e+04um H, 4.071e+04um V)
[11/17 09:42:07     97s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.466480e+04um
[11/17 09:42:07     97s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] (I)       ============  Phase 1l Route ============
[11/17 09:42:07     97s] (I)       Started Phase 1l ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Layer assignment (1T) ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Clean cong LA ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/17 09:42:07     97s] (I)       Layer  2:      75840     34747         2         744       78186    ( 0.94%) 
[11/17 09:42:07     97s] (I)       Layer  3:     107429     26999         0           0      107120    ( 0.00%) 
[11/17 09:42:07     97s] (I)       Layer  4:      53560     12857         1           0       53560    ( 0.00%) 
[11/17 09:42:07     97s] (I)       Layer  5:      53663      1713         0           0       53560    ( 0.00%) 
[11/17 09:42:07     97s] (I)       Layer  6:      53560      3038         0           0       53560    ( 0.00%) 
[11/17 09:42:07     97s] (I)       Layer  7:      17819        77         0           0       17853    ( 0.00%) 
[11/17 09:42:07     97s] (I)       Layer  8:      17819       129         0           0       17853    ( 0.00%) 
[11/17 09:42:07     97s] (I)       Layer  9:       9270         0         0        1261        8111    (13.45%) 
[11/17 09:42:07     97s] (I)       Layer 10:       8858         0         0        1545        7381    (17.31%) 
[11/17 09:42:07     97s] (I)       Total:        397818     79560         3        3550      397184    ( 0.89%) 
[11/17 09:42:07     97s] (I)       
[11/17 09:42:07     97s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 09:42:07     97s] [NR-eGR]                        OverCon            
[11/17 09:42:07     97s] [NR-eGR]                         #Gcell     %Gcell
[11/17 09:42:07     97s] [NR-eGR]       Layer                (1)    OverCon 
[11/17 09:42:07     97s] [NR-eGR] ----------------------------------------------
[11/17 09:42:07     97s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR]  metal2  (2)         2( 0.02%)   ( 0.02%) 
[11/17 09:42:07     97s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[11/17 09:42:07     97s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR] ----------------------------------------------
[11/17 09:42:07     97s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[11/17 09:42:07     97s] [NR-eGR] 
[11/17 09:42:07     97s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Export 3D cong map ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       total 2D Cap : 401700 = (190008 H, 211692 V)
[11/17 09:42:07     97s] (I)       Started Export 2D cong map ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:42:07     97s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 09:42:07     97s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1539.1M
[11/17 09:42:07     97s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.119, REAL:0.119, MEM:1539.1M
[11/17 09:42:07     97s] OPERPROF: Starting HotSpotCal at level 1, MEM:1539.1M
[11/17 09:42:07     97s] [hotspot] +------------+---------------+---------------+
[11/17 09:42:07     97s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 09:42:07     97s] [hotspot] +------------+---------------+---------------+
[11/17 09:42:07     97s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 09:42:07     97s] [hotspot] +------------+---------------+---------------+
[11/17 09:42:07     97s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:42:07     97s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 09:42:07     97s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1539.1M
[11/17 09:42:07     97s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1539.1M
[11/17 09:42:07     97s] Starting Early Global Route wiring: mem = 1539.1M
[11/17 09:42:07     97s] (I)       Started Free existing wires ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       ============= Track Assignment ============
[11/17 09:42:07     97s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Started Track Assignment (1T) ( Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/17 09:42:07     97s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:07     97s] (I)       Run Multi-thread track assignment
[11/17 09:42:08     97s] (I)       Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] (I)       Started Export ( Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] Started Export DB wires ( Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] Started Export all nets ( Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] Started Set wire vias ( Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:42:08     97s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45966
[11/17 09:42:08     97s] [NR-eGR] metal2  (2V) length: 2.410625e+04um, number of vias: 51455
[11/17 09:42:08     97s] [NR-eGR] metal3  (3H) length: 3.351866e+04um, number of vias: 11758
[11/17 09:42:08     97s] [NR-eGR] metal4  (4V) length: 1.693958e+04um, number of vias: 964
[11/17 09:42:08     97s] [NR-eGR] metal5  (5H) length: 1.972390e+03um, number of vias: 804
[11/17 09:42:08     97s] [NR-eGR] metal6  (6V) length: 4.212110e+03um, number of vias: 40
[11/17 09:42:08     97s] [NR-eGR] metal7  (7H) length: 9.495500e+01um, number of vias: 20
[11/17 09:42:08     97s] [NR-eGR] metal8  (8V) length: 1.796200e+02um, number of vias: 0
[11/17 09:42:08     97s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/17 09:42:08     97s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/17 09:42:08     97s] [NR-eGR] Total length: 8.102357e+04um, number of vias: 111007
[11/17 09:42:08     97s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:42:08     97s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/17 09:42:08     97s] [NR-eGR] --------------------------------------------------------------------------
[11/17 09:42:08     97s] (I)       Started Update net boxes ( Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1539.11 MB )
[11/17 09:42:08     97s] (I)       Started Update timing ( Curr Mem: 1539.11 MB )
[11/17 09:42:08     98s] (I)       Finished Update timing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1529.60 MB )
[11/17 09:42:08     98s] (I)       Finished Export ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1529.60 MB )
[11/17 09:42:08     98s] (I)       Started Postprocess design ( Curr Mem: 1529.60 MB )
[11/17 09:42:08     98s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1529.60 MB )
[11/17 09:42:08     98s] Early Global Route wiring runtime: 0.24 seconds, mem = 1529.6M
[11/17 09:42:08     98s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.243, REAL:0.243, MEM:1529.6M
[11/17 09:42:08     98s] Tdgp not successfully inited but do clear! skip clearing
[11/17 09:42:08     98s] 
[11/17 09:42:08     98s] *** Finished incrementalPlace (cpu=0:00:09.9, real=0:00:10.0)***
[11/17 09:42:08     98s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1529.6M
[11/17 09:42:08     98s] All LLGs are deleted
[11/17 09:42:08     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1529.6M
[11/17 09:42:08     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1529.6M
[11/17 09:42:08     98s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:1529.6M
[11/17 09:42:08     98s] Start to check current routing status for nets...
[11/17 09:42:08     98s] All nets are already routed correctly.
[11/17 09:42:08     98s] End to check current routing status for nets (mem=1529.6M)
[11/17 09:42:08     98s] Extraction called for design 'top' of instances=16465 and nets=13803 using extraction engine 'preRoute' .
[11/17 09:42:08     98s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 09:42:08     98s] Type 'man IMPEXT-3530' for more detail.
[11/17 09:42:08     98s] PreRoute RC Extraction called for design top.
[11/17 09:42:08     98s] RC Extraction called in multi-corner(1) mode.
[11/17 09:42:08     98s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 09:42:08     98s] Type 'man IMPEXT-6197' for more detail.
[11/17 09:42:08     98s] RCMode: PreRoute
[11/17 09:42:08     98s]       RC Corner Indexes            0   
[11/17 09:42:08     98s] Capacitance Scaling Factor   : 1.00000 
[11/17 09:42:08     98s] Resistance Scaling Factor    : 1.00000 
[11/17 09:42:08     98s] Clock Cap. Scaling Factor    : 1.00000 
[11/17 09:42:08     98s] Clock Res. Scaling Factor    : 1.00000 
[11/17 09:42:08     98s] Shrink Factor                : 1.00000
[11/17 09:42:08     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 09:42:08     98s] LayerId::1 widthSet size::1
[11/17 09:42:08     98s] LayerId::2 widthSet size::1
[11/17 09:42:08     98s] LayerId::3 widthSet size::1
[11/17 09:42:08     98s] LayerId::4 widthSet size::1
[11/17 09:42:08     98s] LayerId::5 widthSet size::1
[11/17 09:42:08     98s] LayerId::6 widthSet size::1
[11/17 09:42:08     98s] LayerId::7 widthSet size::1
[11/17 09:42:08     98s] LayerId::8 widthSet size::1
[11/17 09:42:08     98s] LayerId::9 widthSet size::1
[11/17 09:42:08     98s] LayerId::10 widthSet size::1
[11/17 09:42:08     98s] Updating RC grid for preRoute extraction ...
[11/17 09:42:08     98s] Initializing multi-corner resistance tables ...
[11/17 09:42:08     98s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:42:08     98s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276386 ; uaWl: 0.995447 ; uaWlH: 0.284324 ; aWlH: 0.004464 ; Pmax: 0.849400 ; wcR: 0.535700 ; newSi: 0.077900 ; pMod: 81 ; 
[11/17 09:42:08     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1529.598M)
[11/17 09:42:08     98s] Compute RC Scale Done ...
[11/17 09:42:08     98s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1335.4M, totSessionCpu=0:01:38 **
[11/17 09:42:08     98s] #################################################################################
[11/17 09:42:08     98s] # Design Stage: PreRoute
[11/17 09:42:08     98s] # Design Name: top
[11/17 09:42:08     98s] # Design Mode: 90nm
[11/17 09:42:08     98s] # Analysis Mode: MMMC Non-OCV 
[11/17 09:42:08     98s] # Parasitics Mode: No SPEF/RCDB 
[11/17 09:42:08     98s] # Signoff Settings: SI Off 
[11/17 09:42:08     98s] #################################################################################
[11/17 09:42:08     98s] Calculate delays in Single mode...
[11/17 09:42:08     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.7M, InitMEM = 1495.6M)
[11/17 09:42:08     98s] Start delay calculation (fullDC) (1 T). (MEM=1497.7)
[11/17 09:42:08     98s] End AAE Lib Interpolated Model. (MEM=1509.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:42:11    101s] Total number of fetched objects 13801
[11/17 09:42:11    101s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:42:11    101s] End delay calculation. (MEM=1524.91 CPU=0:00:02.0 REAL=0:00:02.0)
[11/17 09:42:11    101s] End delay calculation (fullDC). (MEM=1524.91 CPU=0:00:02.4 REAL=0:00:03.0)
[11/17 09:42:11    101s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1524.9M) ***
[11/17 09:42:11    101s] *** Check timing (0:00:00.0)
[11/17 09:42:11    101s] Deleting Lib Analyzer.
[11/17 09:42:11    101s] Begin: GigaOpt Optimization in WNS mode
[11/17 09:42:11    101s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[11/17 09:42:11    101s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:41.5/0:02:38.2 (0.6), mem = 1540.9M
[11/17 09:42:11    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.6
[11/17 09:42:11    101s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:42:11    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1540.9M
[11/17 09:42:11    101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/17 09:42:11    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.9M
[11/17 09:42:11    101s] z: 2, totalTracks: 1
[11/17 09:42:11    101s] z: 4, totalTracks: 1
[11/17 09:42:11    101s] z: 6, totalTracks: 1
[11/17 09:42:11    101s] z: 8, totalTracks: 1
[11/17 09:42:11    101s] #spOpts: minPadR=1.1 
[11/17 09:42:11    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.9M
[11/17 09:42:11    101s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1540.9M
[11/17 09:42:11    101s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:42:11    101s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1540.9M
[11/17 09:42:11    101s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.014, REAL:0.004, MEM:1556.9M
[11/17 09:42:11    101s] Fast DP-INIT is on for default
[11/17 09:42:11    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:42:11    101s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.008, MEM:1556.9M
[11/17 09:42:11    101s] OPERPROF:     Starting CMU at level 3, MEM:1556.9M
[11/17 09:42:11    101s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1556.9M
[11/17 09:42:11    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.015, MEM:1556.9M
[11/17 09:42:11    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1556.9MB).
[11/17 09:42:11    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.026, MEM:1556.9M
[11/17 09:42:11    101s] TotalInstCnt at PhyDesignMc Initialization: 13,652
[11/17 09:42:11    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1556.9M
[11/17 09:42:11    101s] ### Creating RouteCongInterface, started
[11/17 09:42:11    101s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:42:11    101s] 
[11/17 09:42:11    101s] Creating Lib Analyzer ...
[11/17 09:42:11    101s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:42:11    101s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:42:11    101s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:42:11    101s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:42:11    101s] 
[11/17 09:42:11    101s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:42:11    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=1556.9M
[11/17 09:42:11    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=1556.9M
[11/17 09:42:11    101s] Creating Lib Analyzer, finished. 
[11/17 09:42:11    101s] 
[11/17 09:42:11    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[11/17 09:42:11    101s] 
[11/17 09:42:11    101s] #optDebug: {0, 1.000}
[11/17 09:42:11    101s] ### Creating RouteCongInterface, finished
[11/17 09:42:11    101s] {MG  {4 0 1 0.0299505}  {7 0 1.4 0.145903}  {9 0 5.8 0.580349} }
[11/17 09:42:11    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1556.9M
[11/17 09:42:11    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=1556.9M
[11/17 09:42:14    104s] *info: 2 special nets excluded.
[11/17 09:42:14    104s] *info: 2 no-driver nets excluded.
[11/17 09:42:15    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3014419.1
[11/17 09:42:15    105s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 73.08
[11/17 09:42:15    105s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

[11/17 09:42:15    105s] Bottom Preferred Layer:
[11/17 09:42:15    105s] +---------------+------------+----------+
[11/17 09:42:15    105s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:42:15    105s] +---------------+------------+----------+
[11/17 09:42:15    105s] | metal4 (z=4)  |          3 | default  |
[11/17 09:42:15    105s] +---------------+------------+----------+
[11/17 09:42:15    105s] Via Pillar Rule:
[11/17 09:42:15    105s]     None
[11/17 09:42:15    105s] 
[11/17 09:42:15    105s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1576.0M) ***
[11/17 09:42:15    105s] 
[11/17 09:42:15    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3014419.1
[11/17 09:42:15    105s] Total-nets :: 13801, Stn-nets :: 0, ratio :: 0 %
[11/17 09:42:15    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1556.9M
[11/17 09:42:15    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:1556.9M
[11/17 09:42:15    105s] TotalInstCnt at PhyDesignMc Destruction: 13,652
[11/17 09:42:15    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.6
[11/17 09:42:15    105s] *** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:45.7/0:02:42.4 (0.7), mem = 1556.9M
[11/17 09:42:15    105s] 
[11/17 09:42:15    105s] =============================================================================================
[11/17 09:42:15    105s]  Step TAT Report for WnsOpt #1
[11/17 09:42:15    105s] =============================================================================================
[11/17 09:42:15    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:42:15    105s] ---------------------------------------------------------------------------------------------
[11/17 09:42:15    105s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:15    105s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:42:15    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:15    105s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[11/17 09:42:15    105s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.0
[11/17 09:42:15    105s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:15    105s] [ TransformInit          ]      1   0:00:03.8  (  90.2 % )     0:00:03.8 /  0:00:03.8    1.0
[11/17 09:42:15    105s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/17 09:42:15    105s] ---------------------------------------------------------------------------------------------
[11/17 09:42:15    105s]  WnsOpt #1 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[11/17 09:42:15    105s] ---------------------------------------------------------------------------------------------
[11/17 09:42:15    105s] 
[11/17 09:42:15    105s] End: GigaOpt Optimization in WNS mode
[11/17 09:42:15    105s] *** Check timing (0:00:00.0)
[11/17 09:42:15    105s] Deleting Lib Analyzer.
[11/17 09:42:15    105s] Begin: GigaOpt Optimization in TNS mode
[11/17 09:42:15    105s] **INFO: Flow update: Low effort is not optimizable.
[11/17 09:42:15    105s] **INFO: Flow update: High effort is not optimizable.
[11/17 09:42:15    105s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/17 09:42:15    105s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:45.8/0:02:42.5 (0.7), mem = 1503.9M
[11/17 09:42:15    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.7
[11/17 09:42:15    105s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:42:15    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1503.9M
[11/17 09:42:15    105s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/17 09:42:15    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.9M
[11/17 09:42:15    105s] z: 2, totalTracks: 1
[11/17 09:42:15    105s] z: 4, totalTracks: 1
[11/17 09:42:15    105s] z: 6, totalTracks: 1
[11/17 09:42:15    105s] z: 8, totalTracks: 1
[11/17 09:42:15    105s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:42:15    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.9M
[11/17 09:42:15    105s] OPERPROF:     Starting CMU at level 3, MEM:1503.9M
[11/17 09:42:15    105s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1503.9M
[11/17 09:42:15    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1503.9M
[11/17 09:42:15    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.9MB).
[11/17 09:42:15    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1503.9M
[11/17 09:42:15    105s] TotalInstCnt at PhyDesignMc Initialization: 13,652
[11/17 09:42:15    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1503.9M
[11/17 09:42:15    105s] ### Creating RouteCongInterface, started
[11/17 09:42:15    105s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:42:16    105s] 
[11/17 09:42:16    105s] Creating Lib Analyzer ...
[11/17 09:42:16    105s] **Info: Trial Route has Max Route Layer 15/10.
[11/17 09:42:16    105s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/17 09:42:16    105s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/17 09:42:16    105s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/17 09:42:16    105s] 
[11/17 09:42:16    105s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:42:16    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:46 mem=1505.9M
[11/17 09:42:16    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:46 mem=1505.9M
[11/17 09:42:16    106s] Creating Lib Analyzer, finished. 
[11/17 09:42:16    106s] 
[11/17 09:42:16    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[11/17 09:42:16    106s] 
[11/17 09:42:16    106s] #optDebug: {0, 1.000}
[11/17 09:42:16    106s] ### Creating RouteCongInterface, finished
[11/17 09:42:16    106s] {MG  {4 0 1 0.0299505}  {7 0 1.4 0.145903}  {9 0 5.8 0.580349} }
[11/17 09:42:16    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1505.9M
[11/17 09:42:16    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1505.9M
[11/17 09:42:19    109s] *info: 2 special nets excluded.
[11/17 09:42:19    109s] *info: 2 no-driver nets excluded.
[11/17 09:42:19    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3014419.2
[11/17 09:42:20    109s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 73.08
[11/17 09:42:20    109s] Optimizer TNS Opt
[11/17 09:42:20    109s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

[11/17 09:42:20    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1525.0M
[11/17 09:42:20    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1525.0M
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
[11/17 09:42:20    110s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

[11/17 09:42:20    110s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

[11/17 09:42:20    110s] Bottom Preferred Layer:
[11/17 09:42:20    110s] +---------------+------------+----------+
[11/17 09:42:20    110s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:42:20    110s] +---------------+------------+----------+
[11/17 09:42:20    110s] | metal4 (z=4)  |          3 | default  |
[11/17 09:42:20    110s] +---------------+------------+----------+
[11/17 09:42:20    110s] Via Pillar Rule:
[11/17 09:42:20    110s]     None
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1525.0M) ***
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3014419.2
[11/17 09:42:20    110s] Total-nets :: 13801, Stn-nets :: 0, ratio :: 0 %
[11/17 09:42:20    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1505.9M
[11/17 09:42:20    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1505.9M
[11/17 09:42:20    110s] TotalInstCnt at PhyDesignMc Destruction: 13,652
[11/17 09:42:20    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.7
[11/17 09:42:20    110s] *** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:50.0/0:02:46.7 (0.7), mem = 1505.9M
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] =============================================================================================
[11/17 09:42:20    110s]  Step TAT Report for TnsOpt #1
[11/17 09:42:20    110s] =============================================================================================
[11/17 09:42:20    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:42:20    110s] ---------------------------------------------------------------------------------------------
[11/17 09:42:20    110s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:20    110s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:42:20    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:20    110s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    1.0
[11/17 09:42:20    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:42:20    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:20    110s] [ TransformInit          ]      1   0:00:03.7  (  88.9 % )     0:00:03.7 /  0:00:03.7    1.0
[11/17 09:42:20    110s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:20    110s] [ MISC                   ]          0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:20    110s] ---------------------------------------------------------------------------------------------
[11/17 09:42:20    110s]  TnsOpt #1 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[11/17 09:42:20    110s] ---------------------------------------------------------------------------------------------
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] End: GigaOpt Optimization in TNS mode
[11/17 09:42:20    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1503.9M
[11/17 09:42:20    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1503.9M
[11/17 09:42:20    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:42:20    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=1523.0M
[11/17 09:42:20    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1523.0M
[11/17 09:42:20    110s] z: 2, totalTracks: 1
[11/17 09:42:20    110s] z: 4, totalTracks: 1
[11/17 09:42:20    110s] z: 6, totalTracks: 1
[11/17 09:42:20    110s] z: 8, totalTracks: 1
[11/17 09:42:20    110s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:42:20    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1523.0M
[11/17 09:42:20    110s] OPERPROF:     Starting CMU at level 3, MEM:1523.0M
[11/17 09:42:20    110s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1523.0M
[11/17 09:42:20    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1523.0M
[11/17 09:42:20    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1523.0MB).
[11/17 09:42:20    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:1523.0M
[11/17 09:42:20    110s] TotalInstCnt at PhyDesignMc Initialization: 13,652
[11/17 09:42:20    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=1523.0M
[11/17 09:42:20    110s] Begin: Area Reclaim Optimization
[11/17 09:42:20    110s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.2/0:02:46.8 (0.7), mem = 1523.0M
[11/17 09:42:20    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.8
[11/17 09:42:20    110s] ### Creating RouteCongInterface, started
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[11/17 09:42:20    110s] 
[11/17 09:42:20    110s] #optDebug: {0, 1.000}
[11/17 09:42:20    110s] ### Creating RouteCongInterface, finished
[11/17 09:42:20    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1523.0M
[11/17 09:42:20    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1523.0M
[11/17 09:42:20    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1523.0M
[11/17 09:42:20    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1523.0M
[11/17 09:42:20    110s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.08
[11/17 09:42:20    110s] +----------+---------+--------+--------+------------+--------+
[11/17 09:42:20    110s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/17 09:42:20    110s] +----------+---------+--------+--------+------------+--------+
[11/17 09:42:20    110s] |    73.08%|        -|   0.000|   0.000|   0:00:00.0| 1523.0M|
[11/17 09:42:20    110s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/17 09:42:29    119s] |    73.03%|       13|   0.000|   0.000|   0:00:09.0| 1701.7M|
[11/17 09:42:29    119s] +----------+---------+--------+--------+------------+--------+
[11/17 09:42:29    119s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.03
[11/17 09:42:29    119s] 
[11/17 09:42:29    119s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/17 09:42:29    119s] --------------------------------------------------------------
[11/17 09:42:29    119s] |                                   | Total     | Sequential |
[11/17 09:42:29    119s] --------------------------------------------------------------
[11/17 09:42:29    119s] | Num insts resized                 |       0  |       0    |
[11/17 09:42:29    119s] | Num insts undone                  |       0  |       0    |
[11/17 09:42:29    119s] | Num insts Downsized               |       0  |       0    |
[11/17 09:42:29    119s] | Num insts Samesized               |       0  |       0    |
[11/17 09:42:29    119s] | Num insts Upsized                 |       0  |       0    |
[11/17 09:42:29    119s] | Num multiple commits+uncommits    |       0  |       -    |
[11/17 09:42:29    119s] --------------------------------------------------------------
[11/17 09:42:29    119s] Bottom Preferred Layer:
[11/17 09:42:29    119s] +---------------+------------+----------+
[11/17 09:42:29    119s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:42:29    119s] +---------------+------------+----------+
[11/17 09:42:29    119s] | metal4 (z=4)  |          5 | default  |
[11/17 09:42:29    119s] +---------------+------------+----------+
[11/17 09:42:29    119s] Via Pillar Rule:
[11/17 09:42:29    119s]     None
[11/17 09:42:29    119s] End: Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:09.0) **
[11/17 09:42:29    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.8
[11/17 09:42:29    119s] *** AreaOpt [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:01:59.7/0:02:56.3 (0.7), mem = 1701.7M
[11/17 09:42:29    119s] 
[11/17 09:42:29    119s] =============================================================================================
[11/17 09:42:29    119s]  Step TAT Report for AreaOpt #2
[11/17 09:42:29    119s] =============================================================================================
[11/17 09:42:29    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:42:29    119s] ---------------------------------------------------------------------------------------------
[11/17 09:42:29    119s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:29    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:29    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/17 09:42:29    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:29    119s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:08.9 /  0:00:08.9    1.0
[11/17 09:42:29    119s] [ OptGetWeight           ]    200   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[11/17 09:42:29    119s] [ OptEval                ]    200   0:00:05.8  (  60.6 % )     0:00:05.8 /  0:00:05.7    1.0
[11/17 09:42:29    119s] [ OptCommit              ]    200   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/17 09:42:29    119s] [ IncrTimingUpdate       ]     14   0:00:02.0  (  21.2 % )     0:00:02.0 /  0:00:02.0    1.0
[11/17 09:42:29    119s] [ PostCommitDelayUpdate  ]    200   0:00:00.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/17 09:42:29    119s] [ IncrDelayCalc          ]    116   0:00:01.0  (  10.3 % )     0:00:01.0 /  0:00:00.9    1.0
[11/17 09:42:29    119s] [ MISC                   ]          0:00:00.5  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/17 09:42:29    119s] ---------------------------------------------------------------------------------------------
[11/17 09:42:29    119s]  AreaOpt #2 TOTAL                   0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.5    1.0
[11/17 09:42:29    119s] ---------------------------------------------------------------------------------------------
[11/17 09:42:29    119s] 
[11/17 09:42:29    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1682.6M
[11/17 09:42:29    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1682.6M
[11/17 09:42:29    119s] TotalInstCnt at PhyDesignMc Destruction: 13,644
[11/17 09:42:29    119s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1519.60M, totSessionCpu=0:02:00).
[11/17 09:42:29    119s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/17 09:42:29    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1519.6M
[11/17 09:42:29    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1519.6M
[11/17 09:42:29    119s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:42:29    119s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=1538.7M
[11/17 09:42:29    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:1538.7M
[11/17 09:42:29    119s] z: 2, totalTracks: 1
[11/17 09:42:29    119s] z: 4, totalTracks: 1
[11/17 09:42:29    119s] z: 6, totalTracks: 1
[11/17 09:42:29    119s] z: 8, totalTracks: 1
[11/17 09:42:29    119s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:42:29    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1538.7M
[11/17 09:42:29    119s] OPERPROF:     Starting CMU at level 3, MEM:1538.7M
[11/17 09:42:29    119s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1538.7M
[11/17 09:42:29    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1538.7M
[11/17 09:42:29    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1538.7MB).
[11/17 09:42:29    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:1538.7M
[11/17 09:42:29    119s] TotalInstCnt at PhyDesignMc Initialization: 13,644
[11/17 09:42:29    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=1538.7M
[11/17 09:42:29    119s] Begin: Area Reclaim Optimization
[11/17 09:42:29    119s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:59.8/0:02:56.5 (0.7), mem = 1538.7M
[11/17 09:42:29    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.9
[11/17 09:42:29    119s] ### Creating RouteCongInterface, started
[11/17 09:42:29    119s] 
[11/17 09:42:29    119s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/17 09:42:29    119s] 
[11/17 09:42:29    119s] #optDebug: {0, 1.000}
[11/17 09:42:29    119s] ### Creating RouteCongInterface, finished
[11/17 09:42:29    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1538.7M
[11/17 09:42:29    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1538.7M
[11/17 09:42:30    120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1538.7M
[11/17 09:42:30    120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1538.7M
[11/17 09:42:30    120s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.03
[11/17 09:42:30    120s] +----------+---------+--------+--------+------------+--------+
[11/17 09:42:30    120s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/17 09:42:30    120s] +----------+---------+--------+--------+------------+--------+
[11/17 09:42:30    120s] |    73.03%|        -|   0.000|   0.000|   0:00:00.0| 1538.7M|
[11/17 09:42:30    120s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/17 09:42:30    120s] |    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
[11/17 09:42:30    120s] |    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
[11/17 09:42:30    120s] |    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
[11/17 09:42:30    120s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/17 09:42:30    120s] |    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
[11/17 09:42:30    120s] +----------+---------+--------+--------+------------+--------+
[11/17 09:42:30    120s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.03
[11/17 09:42:30    120s] 
[11/17 09:42:30    120s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/17 09:42:30    120s] --------------------------------------------------------------
[11/17 09:42:30    120s] |                                   | Total     | Sequential |
[11/17 09:42:30    120s] --------------------------------------------------------------
[11/17 09:42:30    120s] | Num insts resized                 |       0  |       0    |
[11/17 09:42:30    120s] | Num insts undone                  |       0  |       0    |
[11/17 09:42:30    120s] | Num insts Downsized               |       0  |       0    |
[11/17 09:42:30    120s] | Num insts Samesized               |       0  |       0    |
[11/17 09:42:30    120s] | Num insts Upsized                 |       0  |       0    |
[11/17 09:42:30    120s] | Num multiple commits+uncommits    |       0  |       -    |
[11/17 09:42:30    120s] --------------------------------------------------------------
[11/17 09:42:30    120s] Bottom Preferred Layer:
[11/17 09:42:30    120s] +---------------+------------+----------+
[11/17 09:42:30    120s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:42:30    120s] +---------------+------------+----------+
[11/17 09:42:30    120s] | metal4 (z=4)  |          5 | default  |
[11/17 09:42:30    120s] +---------------+------------+----------+
[11/17 09:42:30    120s] Via Pillar Rule:
[11/17 09:42:30    120s]     None
[11/17 09:42:30    120s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[11/17 09:42:30    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:       Starting CMU at level 4, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.025, MEM:1557.8M
[11/17 09:42:30    120s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.025, REAL:0.025, MEM:1557.8M
[11/17 09:42:30    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3014419.4
[11/17 09:42:30    120s] OPERPROF: Starting RefinePlace at level 1, MEM:1557.8M
[11/17 09:42:30    120s] *** Starting refinePlace (0:02:01 mem=1557.8M) ***
[11/17 09:42:30    120s] Total net bbox length = 6.435e+04 (2.849e+04 3.585e+04) (ext = 1.617e+03)
[11/17 09:42:30    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:42:30    120s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/17 09:42:30    120s] Type 'man IMPSP-5140' for more detail.
[11/17 09:42:30    120s] **WARN: (IMPSP-315):	Found 16457 instances insts with no PG Term connections.
[11/17 09:42:30    120s] Type 'man IMPSP-315' for more detail.
[11/17 09:42:30    120s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1557.8M
[11/17 09:42:30    120s] Starting refinePlace ...
[11/17 09:42:30    120s] One DDP V2 for no tweak run.
[11/17 09:42:30    120s] 
[11/17 09:42:30    120s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[11/17 09:42:30    120s] Move report: legalization moves 27 insts, mean move: 0.96 um, max move: 2.16 um
[11/17 09:42:30    120s] 	Max move on inst (g417611): (29.07, 119.84) --> (29.83, 121.24)
[11/17 09:42:30    120s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1560.8MB) @(0:02:01 - 0:02:01).
[11/17 09:42:30    120s] Move report: Detail placement moves 27 insts, mean move: 0.96 um, max move: 2.16 um
[11/17 09:42:30    120s] 	Max move on inst (g417611): (29.07, 119.84) --> (29.83, 121.24)
[11/17 09:42:30    120s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.8MB
[11/17 09:42:30    120s] Statistics of distance of Instance movement in refine placement:
[11/17 09:42:30    120s]   maximum (X+Y) =         2.16 um
[11/17 09:42:30    120s]   inst (g417611) with max move: (29.07, 119.84) -> (29.83, 121.24)
[11/17 09:42:30    120s]   mean    (X+Y) =         0.96 um
[11/17 09:42:30    120s] Summary Report:
[11/17 09:42:30    120s] Instances move: 27 (out of 13644 movable)
[11/17 09:42:30    120s] Instances flipped: 0
[11/17 09:42:30    120s] Mean displacement: 0.96 um
[11/17 09:42:30    120s] Max displacement: 2.16 um (Instance: g417611) (29.07, 119.84) -> (29.83, 121.24)
[11/17 09:42:30    120s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[11/17 09:42:30    120s] Total instances moved : 27
[11/17 09:42:30    120s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.201, REAL:0.202, MEM:1560.8M
[11/17 09:42:30    120s] Total net bbox length = 6.437e+04 (2.850e+04 3.587e+04) (ext = 1.617e+03)
[11/17 09:42:30    120s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.8MB
[11/17 09:42:30    120s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1560.8MB) @(0:02:01 - 0:02:01).
[11/17 09:42:30    120s] *** Finished refinePlace (0:02:01 mem=1560.8M) ***
[11/17 09:42:30    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3014419.4
[11/17 09:42:30    120s] OPERPROF: Finished RefinePlace at level 1, CPU:0.223, REAL:0.224, MEM:1560.8M
[11/17 09:42:30    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1560.8M
[11/17 09:42:30    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1560.8M
[11/17 09:42:30    120s] *** maximum move = 2.16 um ***
[11/17 09:42:31    120s] *** Finished re-routing un-routed nets (1560.8M) ***
[11/17 09:42:31    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF:     Starting CMU at level 3, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1560.8M
[11/17 09:42:31    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:1560.8M
[11/17 09:42:31    120s] 
[11/17 09:42:31    120s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1560.8M) ***
[11/17 09:42:31    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.9
[11/17 09:42:31    120s] *** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:00.9/0:02:57.6 (0.7), mem = 1560.8M
[11/17 09:42:31    120s] 
[11/17 09:42:31    120s] =============================================================================================
[11/17 09:42:31    120s]  Step TAT Report for AreaOpt #3
[11/17 09:42:31    120s] =============================================================================================
[11/17 09:42:31    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:42:31    120s] ---------------------------------------------------------------------------------------------
[11/17 09:42:31    120s] [ RefinePlace            ]      1   0:00:00.4  (  33.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/17 09:42:31    120s] [ SlackTraversorInit     ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:31    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:31    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[11/17 09:42:31    120s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:31    120s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.8
[11/17 09:42:31    120s] [ OptGetWeight           ]    404   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    4.9
[11/17 09:42:31    120s] [ OptEval                ]    404   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.0    0.6
[11/17 09:42:31    120s] [ OptCommit              ]    404   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[11/17 09:42:31    120s] [ PostCommitDelayUpdate  ]    405   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.5
[11/17 09:42:31    120s] [ MISC                   ]          0:00:00.5  (  46.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/17 09:42:31    120s] ---------------------------------------------------------------------------------------------
[11/17 09:42:31    120s]  AreaOpt #3 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/17 09:42:31    120s] ---------------------------------------------------------------------------------------------
[11/17 09:42:31    120s] 
[11/17 09:42:31    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1541.7M
[11/17 09:42:31    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1541.7M
[11/17 09:42:31    120s] TotalInstCnt at PhyDesignMc Destruction: 13,644
[11/17 09:42:31    120s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1519.73M, totSessionCpu=0:02:01).
[11/17 09:42:31    121s] GigaOpt: WNS changes during reclaim: -922337203685477.625 -> -922337203685477.625 (bump 0.0, threshold 0.101) 1
[11/17 09:42:31    121s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[11/17 09:42:31    121s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 50.5) 1
[11/17 09:42:31    121s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[11/17 09:42:31    121s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 50.5) 1
[11/17 09:42:31    121s] Begin: GigaOpt postEco DRV Optimization
[11/17 09:42:31    121s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[11/17 09:42:31    121s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:01.1/0:02:57.8 (0.7), mem = 1519.7M
[11/17 09:42:31    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3014419.10
[11/17 09:42:31    121s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/17 09:42:31    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1519.7M
[11/17 09:42:31    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1519.7M
[11/17 09:42:31    121s] z: 2, totalTracks: 1
[11/17 09:42:31    121s] z: 4, totalTracks: 1
[11/17 09:42:31    121s] z: 6, totalTracks: 1
[11/17 09:42:31    121s] z: 8, totalTracks: 1
[11/17 09:42:31    121s] #spOpts: minPadR=1.1 mergeVia=F 
[11/17 09:42:31    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1519.7M
[11/17 09:42:31    121s] OPERPROF:     Starting CMU at level 3, MEM:1519.7M
[11/17 09:42:31    121s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1519.7M
[11/17 09:42:31    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1519.7M
[11/17 09:42:31    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1519.7MB).
[11/17 09:42:31    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:1519.7M
[11/17 09:42:31    121s] TotalInstCnt at PhyDesignMc Initialization: 13,644
[11/17 09:42:31    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1519.7M
[11/17 09:42:31    121s] ### Creating RouteCongInterface, started
[11/17 09:42:31    121s] 
[11/17 09:42:31    121s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/17 09:42:31    121s] 
[11/17 09:42:31    121s] #optDebug: {0, 1.000}
[11/17 09:42:31    121s] ### Creating RouteCongInterface, finished
[11/17 09:42:31    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1519.7M
[11/17 09:42:31    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1519.7M
[11/17 09:42:32    122s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1538.8M
[11/17 09:42:32    122s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1538.8M
[11/17 09:42:32    122s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:42:32    122s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/17 09:42:32    122s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:42:32    122s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/17 09:42:32    122s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:42:32    122s] Info: violation cost 0.000112 (cap = 0.000112, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:42:32    122s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  73.03|          |         |
[11/17 09:42:34    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:42:34    124s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       9|       0|       2|  73.08| 0:00:02.0|  1637.3M|
[11/17 09:42:34    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 09:42:34    124s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  73.08| 0:00:00.0|  1637.3M|
[11/17 09:42:34    124s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 09:42:34    124s] Bottom Preferred Layer:
[11/17 09:42:34    124s] +---------------+------------+----------+
[11/17 09:42:34    124s] |     Layer     |   OPT_LA   |   Rule   |
[11/17 09:42:34    124s] +---------------+------------+----------+
[11/17 09:42:34    124s] | metal4 (z=4)  |          3 | default  |
[11/17 09:42:34    124s] +---------------+------------+----------+
[11/17 09:42:34    124s] Via Pillar Rule:
[11/17 09:42:34    124s]     None
[11/17 09:42:34    124s] 
[11/17 09:42:34    124s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1637.3M) ***
[11/17 09:42:34    124s] 
[11/17 09:42:34    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:       Starting CMU at level 4, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.025, REAL:0.025, MEM:1637.3M
[11/17 09:42:34    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3014419.5
[11/17 09:42:34    124s] OPERPROF: Starting RefinePlace at level 1, MEM:1637.3M
[11/17 09:42:34    124s] *** Starting refinePlace (0:02:04 mem=1637.3M) ***
[11/17 09:42:34    124s] Total net bbox length = 6.481e+04 (2.881e+04 3.600e+04) (ext = 1.617e+03)
[11/17 09:42:34    124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 09:42:34    124s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/17 09:42:34    124s] Type 'man IMPSP-5140' for more detail.
[11/17 09:42:34    124s] **WARN: (IMPSP-315):	Found 16466 instances insts with no PG Term connections.
[11/17 09:42:34    124s] Type 'man IMPSP-315' for more detail.
[11/17 09:42:34    124s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1637.3M
[11/17 09:42:34    124s] Starting refinePlace ...
[11/17 09:42:34    124s] One DDP V2 for no tweak run.
[11/17 09:42:34    124s] 
[11/17 09:42:34    124s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[11/17 09:42:34    124s] Move report: legalization moves 23 insts, mean move: 0.56 um, max move: 1.40 um
[11/17 09:42:34    124s] 	Max move on inst (g405742): (50.16, 119.84) --> (50.16, 121.24)
[11/17 09:42:34    124s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1637.3MB) @(0:02:05 - 0:02:05).
[11/17 09:42:34    124s] Move report: Detail placement moves 23 insts, mean move: 0.56 um, max move: 1.40 um
[11/17 09:42:34    124s] 	Max move on inst (g405742): (50.16, 119.84) --> (50.16, 121.24)
[11/17 09:42:34    124s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1637.3MB
[11/17 09:42:34    124s] Statistics of distance of Instance movement in refine placement:
[11/17 09:42:34    124s]   maximum (X+Y) =         1.40 um
[11/17 09:42:34    124s]   inst (g405742) with max move: (50.16, 119.84) -> (50.16, 121.24)
[11/17 09:42:34    124s]   mean    (X+Y) =         0.56 um
[11/17 09:42:34    124s] Summary Report:
[11/17 09:42:34    124s] Instances move: 23 (out of 13653 movable)
[11/17 09:42:34    124s] Instances flipped: 0
[11/17 09:42:34    124s] Mean displacement: 0.56 um
[11/17 09:42:34    124s] Max displacement: 1.40 um (Instance: g405742) (50.16, 119.84) -> (50.16, 121.24)
[11/17 09:42:34    124s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[11/17 09:42:34    124s] Total instances moved : 23
[11/17 09:42:34    124s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.201, REAL:0.201, MEM:1637.3M
[11/17 09:42:34    124s] Total net bbox length = 6.482e+04 (2.882e+04 3.600e+04) (ext = 1.617e+03)
[11/17 09:42:34    124s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1637.3MB
[11/17 09:42:34    124s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1637.3MB) @(0:02:04 - 0:02:05).
[11/17 09:42:34    124s] *** Finished refinePlace (0:02:05 mem=1637.3M) ***
[11/17 09:42:34    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3014419.5
[11/17 09:42:34    124s] OPERPROF: Finished RefinePlace at level 1, CPU:0.222, REAL:0.223, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1637.3M
[11/17 09:42:34    124s] *** maximum move = 1.40 um ***
[11/17 09:42:34    124s] *** Finished re-routing un-routed nets (1637.3M) ***
[11/17 09:42:34    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:     Starting CMU at level 3, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1637.3M
[11/17 09:42:34    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.023, MEM:1637.3M
[11/17 09:42:34    124s] 
[11/17 09:42:34    124s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1637.3M) ***
[11/17 09:42:34    124s] Total-nets :: 13802, Stn-nets :: 36, ratio :: 0.260832 %
[11/17 09:42:34    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1618.2M
[11/17 09:42:34    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:1618.2M
[11/17 09:42:34    124s] TotalInstCnt at PhyDesignMc Destruction: 13,653
[11/17 09:42:34    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3014419.10
[11/17 09:42:34    124s] *** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:02:04.9/0:03:01.5 (0.7), mem = 1618.2M
[11/17 09:42:34    124s] 
[11/17 09:42:34    124s] =============================================================================================
[11/17 09:42:34    124s]  Step TAT Report for DrvOpt #3
[11/17 09:42:34    124s] =============================================================================================
[11/17 09:42:34    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:42:34    124s] ---------------------------------------------------------------------------------------------
[11/17 09:42:34    124s] [ RefinePlace            ]      1   0:00:00.4  (  10.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/17 09:42:34    124s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/17 09:42:34    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:34    124s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:34    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/17 09:42:34    124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:34    124s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/17 09:42:34    124s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:34    124s] [ OptEval                ]      3   0:00:00.8  (  20.4 % )     0:00:00.8 /  0:00:00.8    1.0
[11/17 09:42:34    124s] [ OptCommit              ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 09:42:34    124s] [ IncrTimingUpdate       ]      3   0:00:00.5  (  12.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/17 09:42:34    124s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.1
[11/17 09:42:34    124s] [ IncrDelayCalc          ]     22   0:00:00.3  (   8.5 % )     0:00:00.3 /  0:00:00.4    1.1
[11/17 09:42:34    124s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 09:42:34    124s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/17 09:42:34    124s] [ MISC                   ]          0:00:01.4  (  38.7 % )     0:00:01.4 /  0:00:01.5    1.0
[11/17 09:42:34    124s] ---------------------------------------------------------------------------------------------
[11/17 09:42:34    124s]  DrvOpt #3 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.7    1.0
[11/17 09:42:34    124s] ---------------------------------------------------------------------------------------------
[11/17 09:42:34    124s] 
[11/17 09:42:34    124s] End: GigaOpt postEco DRV Optimization
[11/17 09:42:35    124s] 
[11/17 09:42:35    124s] Active setup views:
[11/17 09:42:35    124s]  _default_view_
[11/17 09:42:35    124s]   Dominating endpoints: 0
[11/17 09:42:35    124s]   Dominating TNS: -0.000
[11/17 09:42:35    124s] 
[11/17 09:42:35    125s] Extraction called for design 'top' of instances=16466 and nets=13804 using extraction engine 'preRoute' .
[11/17 09:42:35    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 09:42:35    125s] Type 'man IMPEXT-3530' for more detail.
[11/17 09:42:35    125s] PreRoute RC Extraction called for design top.
[11/17 09:42:35    125s] RC Extraction called in multi-corner(1) mode.
[11/17 09:42:35    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 09:42:35    125s] Type 'man IMPEXT-6197' for more detail.
[11/17 09:42:35    125s] RCMode: PreRoute
[11/17 09:42:35    125s]       RC Corner Indexes            0   
[11/17 09:42:35    125s] Capacitance Scaling Factor   : 1.00000 
[11/17 09:42:35    125s] Resistance Scaling Factor    : 1.00000 
[11/17 09:42:35    125s] Clock Cap. Scaling Factor    : 1.00000 
[11/17 09:42:35    125s] Clock Res. Scaling Factor    : 1.00000 
[11/17 09:42:35    125s] Shrink Factor                : 1.00000
[11/17 09:42:35    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 09:42:35    125s] RC Grid backup saved.
[11/17 09:42:35    125s] LayerId::1 widthSet size::1
[11/17 09:42:35    125s] LayerId::2 widthSet size::1
[11/17 09:42:35    125s] LayerId::3 widthSet size::1
[11/17 09:42:35    125s] LayerId::4 widthSet size::1
[11/17 09:42:35    125s] LayerId::5 widthSet size::1
[11/17 09:42:35    125s] LayerId::6 widthSet size::1
[11/17 09:42:35    125s] LayerId::7 widthSet size::1
[11/17 09:42:35    125s] LayerId::8 widthSet size::1
[11/17 09:42:35    125s] LayerId::9 widthSet size::1
[11/17 09:42:35    125s] LayerId::10 widthSet size::1
[11/17 09:42:35    125s] Skipped RC grid update for preRoute extraction.
[11/17 09:42:35    125s] Initializing multi-corner resistance tables ...
[11/17 09:42:35    125s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:42:35    125s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276386 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.849400 ; wcR: 0.535700 ; newSi: 0.077900 ; pMod: 81 ; 
[11/17 09:42:35    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1608.660M)
[11/17 09:42:35    125s] Skewing Data Summary (End_of_FINAL)
[11/17 09:42:35    125s] --------------------------------------------------
[11/17 09:42:35    125s]  Total skewed count:0
[11/17 09:42:35    125s] --------------------------------------------------
[11/17 09:42:35    125s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Import and model ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Create place DB ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Import place data ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read instances and placement ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read nets ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Import place data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Create place DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Create route DB ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       == Non-default Options ==
[11/17 09:42:35    125s] (I)       Build term to term wires                           : false
[11/17 09:42:35    125s] (I)       Maximum routing layer                              : 10
[11/17 09:42:35    125s] (I)       Number of threads                                  : 1
[11/17 09:42:35    125s] (I)       Method to set GCell size                           : row
[11/17 09:42:35    125s] (I)       Counted 506 PG shapes. We will not process PG shapes layer by layer.
[11/17 09:42:35    125s] (I)       Started Import route data ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Use row-based GCell size
[11/17 09:42:35    125s] (I)       Use row-based GCell align
[11/17 09:42:35    125s] (I)       GCell unit size   : 2800
[11/17 09:42:35    125s] (I)       GCell multiplier  : 1
[11/17 09:42:35    125s] (I)       GCell row height  : 2800
[11/17 09:42:35    125s] (I)       Actual row height : 2800
[11/17 09:42:35    125s] (I)       GCell align ref   : 9880 10080
[11/17 09:42:35    125s] [NR-eGR] Track table information for default rule: 
[11/17 09:42:35    125s] [NR-eGR] metal1 has no routable track
[11/17 09:42:35    125s] [NR-eGR] metal2 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal3 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal4 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal5 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal6 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal7 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal8 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal9 has single uniform track structure
[11/17 09:42:35    125s] [NR-eGR] metal10 has single uniform track structure
[11/17 09:42:35    125s] (I)       ===========================================================================
[11/17 09:42:35    125s] (I)       == Report All Rule Vias ==
[11/17 09:42:35    125s] (I)       ===========================================================================
[11/17 09:42:35    125s] (I)        Via Rule : (Default)
[11/17 09:42:35    125s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/17 09:42:35    125s] (I)       ---------------------------------------------------------------------------
[11/17 09:42:35    125s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/17 09:42:35    125s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/17 09:42:35    125s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/17 09:42:35    125s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/17 09:42:35    125s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/17 09:42:35    125s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/17 09:42:35    125s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/17 09:42:35    125s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/17 09:42:35    125s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/17 09:42:35    125s] (I)       ===========================================================================
[11/17 09:42:35    125s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read routing blockages ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read instance blockages ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read PG blockages ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] [NR-eGR] Read 208 PG shapes
[11/17 09:42:35    125s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read boundary cut boxes ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] [NR-eGR] #Routing Blockages  : 0
[11/17 09:42:35    125s] [NR-eGR] #Instance Blockages : 0
[11/17 09:42:35    125s] [NR-eGR] #PG Blockages       : 208
[11/17 09:42:35    125s] [NR-eGR] #Halo Blockages     : 0
[11/17 09:42:35    125s] [NR-eGR] #Boundary Blockages : 0
[11/17 09:42:35    125s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read blackboxes ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/17 09:42:35    125s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read prerouted ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 09:42:35    125s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read unlegalized nets ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read nets ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] [NR-eGR] Read numTotalNets=13802  numIgnoredNets=0
[11/17 09:42:35    125s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Set up via pillars ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       early_global_route_priority property id does not exist.
[11/17 09:42:35    125s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Model blockages into capacity
[11/17 09:42:35    125s] (I)       Read Num Blocks=208  Num Prerouted Wires=0  Num CS=0
[11/17 09:42:35    125s] (I)       Started Initialize 3D capacity ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Layer 1 (V) : #blockages 208 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 09:42:35    125s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       -- layer congestion ratio --
[11/17 09:42:35    125s] (I)       Layer 1 : 0.100000
[11/17 09:42:35    125s] (I)       Layer 2 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 3 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 4 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 5 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 6 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 7 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 8 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 9 : 0.700000
[11/17 09:42:35    125s] (I)       Layer 10 : 0.700000
[11/17 09:42:35    125s] (I)       ----------------------------
[11/17 09:42:35    125s] (I)       Number of ignored nets                =      0
[11/17 09:42:35    125s] (I)       Number of connected nets              =      0
[11/17 09:42:35    125s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/17 09:42:35    125s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/17 09:42:35    125s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 09:42:35    125s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Read aux data ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Others data preparation ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Create route kernel ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Ndr track 0 does not exist
[11/17 09:42:35    125s] (I)       ---------------------Grid Graph Info--------------------
[11/17 09:42:35    125s] (I)       Routing area        : (0, 0) - (291840, 292040)
[11/17 09:42:35    125s] (I)       Core area           : (9880, 10080) - (281960, 281960)
[11/17 09:42:35    125s] (I)       Site width          :   380  (dbu)
[11/17 09:42:35    125s] (I)       Row height          :  2800  (dbu)
[11/17 09:42:35    125s] (I)       GCell row height    :  2800  (dbu)
[11/17 09:42:35    125s] (I)       GCell width         :  2800  (dbu)
[11/17 09:42:35    125s] (I)       GCell height        :  2800  (dbu)
[11/17 09:42:35    125s] (I)       Grid                :   104   104    10
[11/17 09:42:35    125s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/17 09:42:35    125s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/17 09:42:35    125s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/17 09:42:35    125s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/17 09:42:35    125s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/17 09:42:35    125s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/17 09:42:35    125s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/17 09:42:35    125s] (I)       First track coord   :     0   190   140   550   700   550  1820  1670  3820  3350
[11/17 09:42:35    125s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/17 09:42:35    125s] (I)       Total num of tracks :     0   768  1043   520   521   520   173   173    90    86
[11/17 09:42:35    125s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/17 09:42:35    125s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/17 09:42:35    125s] (I)       --------------------------------------------------------
[11/17 09:42:35    125s] 
[11/17 09:42:35    125s] [NR-eGR] ============ Routing rule table ============
[11/17 09:42:35    125s] [NR-eGR] Rule id: 0  Nets: 13802 
[11/17 09:42:35    125s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/17 09:42:35    125s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/17 09:42:35    125s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:42:35    125s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/17 09:42:35    125s] [NR-eGR] ========================================
[11/17 09:42:35    125s] [NR-eGR] 
[11/17 09:42:35    125s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer2 : = 3280 / 79872 (4.11%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer3 : = 0 / 108472 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer4 : = 0 / 54080 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer5 : = 0 / 54184 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer6 : = 0 / 54080 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer7 : = 0 / 17992 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer8 : = 0 / 17992 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer9 : = 0 / 9360 (0.00%)
[11/17 09:42:35    125s] (I)       blocked tracks on layer10 : = 0 / 8944 (0.00%)
[11/17 09:42:35    125s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Reset routing kernel
[11/17 09:42:35    125s] (I)       Started Global Routing ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Initialization ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       totalPins=46160  totalGlobalPin=39819 (86.26%)
[11/17 09:42:35    125s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Net group 1 ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Net group 1 ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Generate topology ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       total 2D Cap : 401697 = (190008 H, 211689 V)
[11/17 09:42:35    125s] [NR-eGR] Layer group 1: route 13802 net(s) in layer range [2, 10]
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] (I)       ============  Phase 1a Route ============
[11/17 09:42:35    125s] (I)       Started Phase 1a ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Pattern routing ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Usage: 53321 = (24260 H, 29061 V) = (12.77% H, 13.73% V) = (3.396e+04um H, 4.069e+04um V)
[11/17 09:42:35    125s] (I)       Started Add via demand to 2D ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] (I)       ============  Phase 1b Route ============
[11/17 09:42:35    125s] (I)       Started Phase 1b ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Usage: 53321 = (24260 H, 29061 V) = (12.77% H, 13.73% V) = (3.396e+04um H, 4.069e+04um V)
[11/17 09:42:35    125s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.464940e+04um
[11/17 09:42:35    125s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] (I)       ============  Phase 1c Route ============
[11/17 09:42:35    125s] (I)       Started Phase 1c ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Usage: 53321 = (24260 H, 29061 V) = (12.77% H, 13.73% V) = (3.396e+04um H, 4.069e+04um V)
[11/17 09:42:35    125s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] (I)       ============  Phase 1d Route ============
[11/17 09:42:35    125s] (I)       Started Phase 1d ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Usage: 53321 = (24260 H, 29061 V) = (12.77% H, 13.73% V) = (3.396e+04um H, 4.069e+04um V)
[11/17 09:42:35    125s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] (I)       ============  Phase 1e Route ============
[11/17 09:42:35    125s] (I)       Started Phase 1e ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Route legalization ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Usage: 53321 = (24260 H, 29061 V) = (12.77% H, 13.73% V) = (3.396e+04um H, 4.069e+04um V)
[11/17 09:42:35    125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.464940e+04um
[11/17 09:42:35    125s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] (I)       ============  Phase 1l Route ============
[11/17 09:42:35    125s] (I)       Started Phase 1l ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Layer assignment (1T) ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Clean cong LA ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/17 09:42:35    125s] (I)       Layer  2:      75840     34690         0         744       78186    ( 0.94%) 
[11/17 09:42:35    125s] (I)       Layer  3:     107429     27023         0           0      107120    ( 0.00%) 
[11/17 09:42:35    125s] (I)       Layer  4:      53560     12962         1           0       53560    ( 0.00%) 
[11/17 09:42:35    125s] (I)       Layer  5:      53663      1722         0           0       53560    ( 0.00%) 
[11/17 09:42:35    125s] (I)       Layer  6:      53560      2987         0           0       53560    ( 0.00%) 
[11/17 09:42:35    125s] (I)       Layer  7:      17819        62         0           0       17853    ( 0.00%) 
[11/17 09:42:35    125s] (I)       Layer  8:      17819       136         0           0       17853    ( 0.00%) 
[11/17 09:42:35    125s] (I)       Layer  9:       9270         0         0        1261        8111    (13.45%) 
[11/17 09:42:35    125s] (I)       Layer 10:       8858         0         0        1545        7381    (17.31%) 
[11/17 09:42:35    125s] (I)       Total:        397818     79582         1        3550      397184    ( 0.89%) 
[11/17 09:42:35    125s] (I)       
[11/17 09:42:35    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 09:42:35    125s] [NR-eGR]                        OverCon            
[11/17 09:42:35    125s] [NR-eGR]                         #Gcell     %Gcell
[11/17 09:42:35    125s] [NR-eGR]       Layer                (1)    OverCon 
[11/17 09:42:35    125s] [NR-eGR] ----------------------------------------------
[11/17 09:42:35    125s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[11/17 09:42:35    125s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR] ----------------------------------------------
[11/17 09:42:35    125s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[11/17 09:42:35    125s] [NR-eGR] 
[11/17 09:42:35    125s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Started Export 3D cong map ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       total 2D Cap : 401700 = (190008 H, 211692 V)
[11/17 09:42:35    125s] (I)       Started Export 2D cong map ( Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/17 09:42:35    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 09:42:35    125s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1608.66 MB )
[11/17 09:42:35    125s] OPERPROF: Starting HotSpotCal at level 1, MEM:1608.7M
[11/17 09:42:35    125s] [hotspot] +------------+---------------+---------------+
[11/17 09:42:35    125s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 09:42:35    125s] [hotspot] +------------+---------------+---------------+
[11/17 09:42:35    125s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 09:42:35    125s] [hotspot] +------------+---------------+---------------+
[11/17 09:42:35    125s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:42:35    125s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 09:42:35    125s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1608.7M
[11/17 09:42:35    125s] Starting delay calculation for Setup views
[11/17 09:42:35    125s] #################################################################################
[11/17 09:42:35    125s] # Design Stage: PreRoute
[11/17 09:42:35    125s] # Design Name: top
[11/17 09:42:35    125s] # Design Mode: 90nm
[11/17 09:42:35    125s] # Analysis Mode: MMMC Non-OCV 
[11/17 09:42:35    125s] # Parasitics Mode: No SPEF/RCDB 
[11/17 09:42:35    125s] # Signoff Settings: SI Off 
[11/17 09:42:35    125s] #################################################################################
[11/17 09:42:35    125s] Calculate delays in Single mode...
[11/17 09:42:35    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1598.7M, InitMEM = 1598.7M)
[11/17 09:42:35    125s] Start delay calculation (fullDC) (1 T). (MEM=1598.66)
[11/17 09:42:35    125s] End AAE Lib Interpolated Model. (MEM=1610.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:42:38    127s] Total number of fetched objects 13802
[11/17 09:42:38    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:42:38    127s] End delay calculation. (MEM=1578.18 CPU=0:00:02.0 REAL=0:00:02.0)
[11/17 09:42:38    127s] End delay calculation (fullDC). (MEM=1578.18 CPU=0:00:02.4 REAL=0:00:03.0)
[11/17 09:42:38    127s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1578.2M) ***
[11/17 09:42:38    128s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:02:08 mem=1578.2M)
[11/17 09:42:38    128s] Reported timing to dir ./timingReports
[11/17 09:42:38    128s] **optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1357.1M, totSessionCpu=0:02:08 **
[11/17 09:42:38    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1479.2M
[11/17 09:42:38    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:1479.2M
[11/17 09:42:38    128s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.076%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1353.7M, totSessionCpu=0:02:09 **
[11/17 09:42:38    128s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/17 09:42:38    128s] Type 'man IMPOPT-3195' for more detail.
[11/17 09:42:38    128s] *** Finished optDesign ***
[11/17 09:42:38    128s] 
[11/17 09:42:38    128s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:07 real=  0:01:07)
[11/17 09:42:38    128s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[11/17 09:42:38    128s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[11/17 09:42:38    128s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.7 real=0:00:02.7)
[11/17 09:42:38    128s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:10.2 real=0:00:10.2)
[11/17 09:42:38    128s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[11/17 09:42:38    128s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[11/17 09:42:38    128s] Info: pop threads available for lower-level modules during optimization.
[11/17 09:42:38    128s] Deleting Lib Analyzer.
[11/17 09:42:38    128s] clean pInstBBox. size 0
[11/17 09:42:38    128s] All LLGs are deleted
[11/17 09:42:38    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1494.4M
[11/17 09:42:38    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1494.4M
[11/17 09:42:38    128s] Deleting Cell Server ...
[11/17 09:42:38    128s] #optDebug: fT-D <X 1 0 0 0>
[11/17 09:42:38    128s] VSMManager cleared!
[11/17 09:42:38    128s] **place_opt_design ... cpu = 0:01:23, real = 0:01:23, mem = 1418.4M **
[11/17 09:42:38    128s] *** Finished GigaPlace ***
[11/17 09:42:39    128s] 
[11/17 09:42:39    128s] *** Summary of all messages that are not suppressed in this session:
[11/17 09:42:39    128s] Severity  ID               Count  Summary                                  
[11/17 09:42:39    128s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[11/17 09:42:39    128s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[11/17 09:42:39    128s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/17 09:42:39    128s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[11/17 09:42:39    128s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[11/17 09:42:39    128s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[11/17 09:42:39    128s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/17 09:42:39    128s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/17 09:42:39    128s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[11/17 09:42:39    128s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[11/17 09:42:39    128s] *** Message Summary: 28 warning(s), 1 error(s)
[11/17 09:42:39    128s] 
[11/17 09:42:39    128s] 
[11/17 09:42:39    128s] =============================================================================================
[11/17 09:42:39    128s]  Final TAT Report for place_opt_design
[11/17 09:42:39    128s] =============================================================================================
[11/17 09:42:39    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 09:42:39    128s] ---------------------------------------------------------------------------------------------
[11/17 09:42:39    128s] [ WnsOpt                 ]      1   0:00:04.2  (   5.0 % )     0:00:04.2 /  0:00:04.2    1.0
[11/17 09:42:39    128s] [ TnsOpt                 ]      1   0:00:04.2  (   5.1 % )     0:00:04.2 /  0:00:04.2    1.0
[11/17 09:42:39    128s] [ GlobalOpt              ]      1   0:00:04.3  (   5.1 % )     0:00:04.3 /  0:00:04.2    1.0
[11/17 09:42:39    128s] [ DrvOpt                 ]      3   0:00:14.2  (  17.1 % )     0:00:14.6 /  0:00:14.6    1.0
[11/17 09:42:39    128s] [ SimplifyNetlist        ]      1   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.2    1.0
[11/17 09:42:39    128s] [ AreaOpt                ]      3   0:00:11.6  (  13.9 % )     0:00:12.0 /  0:00:11.9    1.0
[11/17 09:42:39    128s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 09:42:39    128s] [ IncrReplace            ]      1   0:00:10.2  (  12.2 % )     0:00:10.2 /  0:00:10.2    1.0
[11/17 09:42:39    128s] [ RefinePlace            ]      2   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/17 09:42:39    128s] [ TimingUpdate           ]      4   0:00:00.4  (   0.5 % )     0:00:05.8 /  0:00:05.9    1.0
[11/17 09:42:39    128s] [ FullDelayCalc          ]      2   0:00:05.5  (   6.6 % )     0:00:05.5 /  0:00:05.6    1.0
[11/17 09:42:39    128s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:03.9 /  0:00:03.6    0.9
[11/17 09:42:39    128s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/17 09:42:39    128s] [ DrvReport              ]      2   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:00.5    0.6
[11/17 09:42:39    128s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/17 09:42:39    128s] [ MISC                   ]          0:00:25.8  (  30.9 % )     0:00:25.8 /  0:00:25.8    1.0
[11/17 09:42:39    128s] ---------------------------------------------------------------------------------------------
[11/17 09:42:39    128s]  place_opt_design TOTAL             0:01:23.3  ( 100.0 % )     0:01:23.3 /  0:01:23.1    1.0
[11/17 09:42:39    128s] ---------------------------------------------------------------------------------------------
[11/17 09:42:39    128s] 
[11/17 09:42:39    128s] <CMD> saveDesign top_placed.inn
[11/17 09:42:39    128s] #% Begin save design ... (date=11/17 09:42:39, mem=1273.6M)
[11/17 09:42:39    128s] % Begin Save ccopt configuration ... (date=11/17 09:42:39, mem=1276.5M)
[11/17 09:42:39    128s] % End Save ccopt configuration ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1278.0M, current mem=1278.0M)
[11/17 09:42:39    128s] % Begin Save netlist data ... (date=11/17 09:42:39, mem=1278.0M)
[11/17 09:42:39    128s] Writing Binary DB to top_placed.inn.dat/top.v.bin in single-threaded mode...
[11/17 09:42:39    128s] % End Save netlist data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1278.9M, current mem=1278.9M)
[11/17 09:42:39    128s] Saving symbol-table file ...
[11/17 09:42:39    128s] Saving congestion map file top_placed.inn.dat/top.route.congmap.gz ...
[11/17 09:42:39    128s] % Begin Save AAE data ... (date=11/17 09:42:39, mem=1279.1M)
[11/17 09:42:39    128s] Saving AAE Data ...
[11/17 09:42:39    128s] % End Save AAE data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.1M, current mem=1279.1M)
[11/17 09:42:39    128s] Saving preference file top_placed.inn.dat/gui.pref.tcl ...
[11/17 09:42:39    128s] Saving mode setting ...
[11/17 09:42:39    128s] Saving global file ...
[11/17 09:42:39    128s] % Begin Save floorplan data ... (date=11/17 09:42:39, mem=1280.5M)
[11/17 09:42:39    128s] Saving floorplan file ...
[11/17 09:42:39    128s] % End Save floorplan data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
[11/17 09:42:39    128s] Saving Drc markers ...
[11/17 09:42:39    128s] ... No Drc file written since there is no markers found.
[11/17 09:42:39    128s] % Begin Save placement data ... (date=11/17 09:42:39, mem=1280.6M)
[11/17 09:42:39    128s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/17 09:42:39    128s] Save Adaptive View Pruning View Names to Binary file
[11/17 09:42:39    128s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1422.0M) ***
[11/17 09:42:39    128s] % End Save placement data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.9M, current mem=1280.9M)
[11/17 09:42:39    128s] % Begin Save routing data ... (date=11/17 09:42:39, mem=1280.9M)
[11/17 09:42:39    128s] Saving route file ...
[11/17 09:42:39    128s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1419.0M) ***
[11/17 09:42:39    129s] % End Save routing data ... (date=11/17 09:42:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1281.1M, current mem=1281.1M)
[11/17 09:42:39    129s] Saving property file top_placed.inn.dat/top.prop
[11/17 09:42:39    129s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1422.0M) ***
[11/17 09:42:39    129s] Saving rc congestion map top_placed.inn.dat/top.congmap.gz ...
[11/17 09:42:39    129s] % Begin Save power constraints data ... (date=11/17 09:42:39, mem=1282.2M)
[11/17 09:42:39    129s] % End Save power constraints data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1282.2M, current mem=1282.2M)
[11/17 09:42:44    133s] Generated self-contained design top_placed.inn.dat
[11/17 09:42:44    133s] #% End save design ... (date=11/17 09:42:44, total cpu=0:00:05.1, real=0:00:05.0, peak res=1283.7M, current mem=1283.7M)
[11/17 09:42:44    133s] *** Message Summary: 0 warning(s), 0 error(s)
[11/17 09:42:44    133s] 
[11/17 09:42:44    133s] <CMD> setNanoRouteMode -reset
[11/17 09:42:44    133s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -drouteUseMinSpacingForBlockage false
[11/17 09:42:44    133s] <CMD> routeDesign
[11/17 09:42:44    133s] #% Begin routeDesign (date=11/17 09:42:44, mem=1283.7M)
[11/17 09:42:44    133s] ### Time Record (routeDesign) is installed.
[11/17 09:42:44    133s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.73 (MB), peak = 1516.99 (MB)
[11/17 09:42:44    133s] **INFO: User settings:
[11/17 09:42:44    133s] setNanoRouteMode -drouteUseMinSpacingForBlockage                false
[11/17 09:42:44    133s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[11/17 09:42:44    133s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/17 09:42:44    133s] setExtractRCMode -engine                                        preRoute
[11/17 09:42:44    133s] setDelayCalMode -enable_high_fanout                             true
[11/17 09:42:44    133s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/17 09:42:44    133s] setDelayCalMode -engine                                         aae
[11/17 09:42:44    133s] setDelayCalMode -ignoreNetLoad                                  false
[11/17 09:42:44    133s] setSIMode -separate_delta_delay_on_data                         true
[11/17 09:42:44    133s] 
[11/17 09:42:44    133s] #_default_rc_corner_ has no qx tech file defined
[11/17 09:42:44    133s] #No active RC corner or QRC tech file is missing.
[11/17 09:42:44    133s] #**INFO: setDesignMode -flowEffort standard
[11/17 09:42:44    133s] #**INFO: multi-cut via swapping will be performed after routing.
[11/17 09:42:44    133s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/17 09:42:44    133s] OPERPROF: Starting checkPlace at level 1, MEM:1455.2M
[11/17 09:42:44    133s] z: 2, totalTracks: 1
[11/17 09:42:44    133s] z: 4, totalTracks: 1
[11/17 09:42:44    133s] z: 6, totalTracks: 1
[11/17 09:42:44    133s] z: 8, totalTracks: 1
[11/17 09:42:44    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1455.2M
[11/17 09:42:44    133s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1455.2M
[11/17 09:42:44    133s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:42:44    133s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1455.2M
[11/17 09:42:44    133s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.015, REAL:0.004, MEM:1472.0M
[11/17 09:42:44    133s] SiteArray: non-trimmed site array dimensions = 97 x 716
[11/17 09:42:44    133s] SiteArray: use 299,008 bytes
[11/17 09:42:44    133s] SiteArray: current memory after site array memory allocation 1472.0M
[11/17 09:42:44    133s] SiteArray: FP blocked sites are writable
[11/17 09:42:44    133s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.006, MEM:1472.0M
[11/17 09:42:44    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.007, MEM:1472.0M
[11/17 09:42:44    133s] Begin checking placement ... (start mem=1455.2M, init mem=1472.0M)
[11/17 09:42:44    133s] 
[11/17 09:42:44    133s] Running CheckPlace using 1 thread in normal mode...
[11/17 09:42:44    133s] 
[11/17 09:42:44    133s] ...checkPlace normal is done!
[11/17 09:42:44    133s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1472.0M
[11/17 09:42:44    133s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:1472.0M
[11/17 09:42:44    133s] *info: Placed = 16466          (Fixed = 2813)
[11/17 09:42:44    133s] *info: Unplaced = 0           
[11/17 09:42:44    133s] Placement Density:73.08%(12953/17726)
[11/17 09:42:44    133s] Placement Density (including fixed std cells):74.17%(13702/18474)
[11/17 09:42:44    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1472.0M
[11/17 09:42:44    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1472.0M
[11/17 09:42:44    133s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1472.0M)
[11/17 09:42:44    133s] OPERPROF: Finished checkPlace at level 1, CPU:0.158, REAL:0.147, MEM:1472.0M
[11/17 09:42:44    133s] Turning off fast DC mode./n
[11/17 09:42:44    134s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/17 09:42:44    134s] *** Changed status on (0) nets in Clock.
[11/17 09:42:44    134s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1462.5M) ***
[11/17 09:42:44    134s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[11/17 09:42:44    134s] % Begin globalDetailRoute (date=11/17 09:42:44, mem=1263.8M)
[11/17 09:42:44    134s] 
[11/17 09:42:44    134s] globalDetailRoute
[11/17 09:42:44    134s] 
[11/17 09:42:44    134s] ### Time Record (globalDetailRoute) is installed.
[11/17 09:42:44    134s] #Start globalDetailRoute on Fri Nov 17 09:42:44 2023
[11/17 09:42:44    134s] #
[11/17 09:42:44    134s] ### Time Record (Pre Callback) is installed.
[11/17 09:42:44    134s] ### Time Record (Pre Callback) is uninstalled.
[11/17 09:42:44    134s] ### Time Record (DB Import) is installed.
[11/17 09:42:44    134s] ### Time Record (Timing Data Generation) is installed.
[11/17 09:42:44    134s] #Generating timing data, please wait...
[11/17 09:42:44    134s] #13802 total nets, 13802 already routed, 13802 will ignore in trialRoute
[11/17 09:42:44    134s] ### run_trial_route starts on Fri Nov 17 09:42:44 2023 with memory = 1264.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:44    134s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[11/17 09:42:44    134s] ### dump_timing_file starts on Fri Nov 17 09:42:44 2023 with memory = 1276.35 (MB), peak = 1516.99 (MB)
[11/17 09:42:44    134s] ### extractRC starts on Fri Nov 17 09:42:44 2023 with memory = 1276.35 (MB), peak = 1516.99 (MB)
[11/17 09:42:44    134s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 09:42:44    134s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 09:42:44    134s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[11/17 09:42:45    134s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[11/17 09:42:45    134s] #Dump tif for version 2.1
[11/17 09:42:45    134s] End AAE Lib Interpolated Model. (MEM=1476.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:42:47    137s] Total number of fetched objects 13802
[11/17 09:42:47    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 09:42:47    137s] End delay calculation. (MEM=1492.04 CPU=0:00:02.1 REAL=0:00:02.0)
[11/17 09:42:49    138s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1270.21 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    138s] ### dump_timing_file cpu:00:00:04, real:00:00:04, mem:1.2 GB, peak:1.5 GB
[11/17 09:42:49    138s] #Done generating timing data.
[11/17 09:42:49    138s] ### Time Record (Timing Data Generation) is uninstalled.
[11/17 09:42:49    138s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/17 09:42:49    138s] ### Net info: total nets: 13804
[11/17 09:42:49    138s] ### Net info: dirty nets: 36
[11/17 09:42:49    138s] ### Net info: marked as disconnected nets: 0
[11/17 09:42:49    138s] #num needed restored net=0
[11/17 09:42:49    138s] #need_extraction net=0 (total=13804)
[11/17 09:42:49    138s] ### Net info: fully routed nets: 0
[11/17 09:42:49    138s] ### Net info: trivial (< 2 pins) nets: 2
[11/17 09:42:49    138s] ### Net info: unrouted nets: 13802
[11/17 09:42:49    138s] ### Net info: re-extraction nets: 0
[11/17 09:42:49    138s] ### Net info: ignored nets: 0
[11/17 09:42:49    138s] ### Net info: skip routing nets: 0
[11/17 09:42:49    138s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 09:42:49    138s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 09:42:49    138s] #Start reading timing information from file .timing_file_3014419.tif.gz ...
[11/17 09:42:49    138s] #WARNING (NRDB-194) 
[11/17 09:42:49    138s] #No setup time constraints read in
[11/17 09:42:49    138s] #Read in timing information for 192 ports, 13653 instances from timing file .timing_file_3014419.tif.gz.
[11/17 09:42:49    138s] ### import design signature (8): route=770335931 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1720320868 dirty_area=516203767 del_dirty_area=0 cell=2034444292 placement=559644380 pin_access=1 halo=0
[11/17 09:42:49    138s] ### Time Record (DB Import) is uninstalled.
[11/17 09:42:49    138s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[11/17 09:42:49    138s] #RTESIG:78da8dcf3d6fc2301006e0cefc8a9361482542cf8ec9c70aeada56a86545a63982a5c491
[11/17 09:42:49    138s] #       ecf3c0bfafd54ead2065bd7beee39d2ff6cf3b100a5752e641167890f0b2538835aa5ca9
[11/17 09:42:49    138s] #       75f5a45249e61f1b319b2f5edfde55d9c0c9f481203b8e63bf84f6e2cc603fa1a593893d
[11/17 09:42:49    138s] #       432066ebbac71fae510342661d53477e093190ff434a6c400c69d46e230bc802fbd4bc4e
[11/17 09:42:49    138s] #       b504f17d3d3926ef8cbfdc800588b3edced3fba496ea779aaba8be03ad1b7dd7c5b24210
[11/17 09:42:49    138s] #       818d6b8d6f932517875b328575a3a34955971ad8c7c9df9aa2fadf689c300f5fa1c6a7eb
[11/17 09:42:49    138s] #
[11/17 09:42:49    138s] ### Time Record (Data Preparation) is installed.
[11/17 09:42:49    138s] #RTESIG:78da8dd0b14ec330100660669ee2e47608520367c77592b555d7822a6045a671534b8923
[11/17 09:42:49    138s] #       d9e7a16f8f5506046a4dd7f377fef5df6cfebed90113f8c8791978851f1cb63b81d8a028
[11/17 09:42:49    138s] #       8558d64f228d78f9b662f7b3f9f3cbab502d1cf4100c149fd3342ca03b393dda3d74e6a0
[11/17 09:42:49    138s] #       e340100c9175fdc337972801a1b08e4c6ffc026230fe0f51d8021bd3aa5d47625004f2e9
[11/17 09:42:49    138s] #       f132951cd8393d3932de697fba022b6047db1ff3ff71c9c5ef36175173035ab6f2a64455
[11/17 09:42:49    138s] #       23b040da75da77c91a17c76b32957593335955a3fa39492eb85112c8c76c89b6aaff3712
[11/17 09:42:49    138s] #       33e6ee0b8137b49d
[11/17 09:42:49    138s] #
[11/17 09:42:49    138s] ### Time Record (Data Preparation) is uninstalled.
[11/17 09:42:49    138s] ### Time Record (Global Routing) is installed.
[11/17 09:42:49    138s] ### Time Record (Global Routing) is uninstalled.
[11/17 09:42:49    138s] ### Time Record (Data Preparation) is installed.
[11/17 09:42:49    138s] #Start routing data preparation on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    138s] #
[11/17 09:42:49    138s] #Minimum voltage of a net in the design = 0.000.
[11/17 09:42:49    138s] #Maximum voltage of a net in the design = 1.100.
[11/17 09:42:49    138s] #Voltage range [0.000 - 1.100] has 13802 nets.
[11/17 09:42:49    138s] #Voltage range [1.100 - 1.100] has 1 net.
[11/17 09:42:49    138s] #Voltage range [0.000 - 0.000] has 1 net.
[11/17 09:42:49    138s] ### Time Record (Cell Pin Access) is installed.
[11/17 09:42:49    138s] #Rebuild pin access data for design.
[11/17 09:42:49    138s] #Initial pin access analysis.
[11/17 09:42:49    138s] #Detail pin access analysis.
[11/17 09:42:49    138s] ### Time Record (Cell Pin Access) is uninstalled.
[11/17 09:42:49    138s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/17 09:42:49    138s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/17 09:42:49    138s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/17 09:42:49    138s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/17 09:42:49    138s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/17 09:42:49    138s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/17 09:42:49    138s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/17 09:42:49    138s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/17 09:42:49    138s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/17 09:42:49    138s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/17 09:42:49    138s] #Monitoring time of adding inner blkg by smac
[11/17 09:42:49    138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.73 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    138s] #Regenerating Ggrids automatically.
[11/17 09:42:49    138s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/17 09:42:49    138s] #Using automatically generated G-grids.
[11/17 09:42:49    138s] #Done routing data preparation.
[11/17 09:42:49    138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.21 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Finished routing data preparation on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Cpu time = 00:00:00
[11/17 09:42:49    139s] #Elapsed time = 00:00:00
[11/17 09:42:49    139s] #Increased memory = 9.25 (MB)
[11/17 09:42:49    139s] #Total memory = 1290.21 (MB)
[11/17 09:42:49    139s] #Peak memory = 1516.99 (MB)
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] ### Time Record (Data Preparation) is uninstalled.
[11/17 09:42:49    139s] ### Time Record (Global Routing) is installed.
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Start global routing on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Start global routing initialization on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Number of eco nets is 0
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Start global routing data preparation on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] ### build_merged_routing_blockage_rect_list starts on Fri Nov 17 09:42:49 2023 with memory = 1290.21 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] #Start routing resource analysis on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] ### init_is_bin_blocked starts on Fri Nov 17 09:42:49 2023 with memory = 1290.21 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Nov 17 09:42:49 2023 with memory = 1291.35 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### adjust_flow_cap starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### adjust_partial_route_blockage starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### set_via_blocked starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### copy_flow starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] #Routing resource analysis is done on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] ### report_flow_cap starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] #  Resource Analysis:
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/17 09:42:49    139s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/17 09:42:49    139s] #  --------------------------------------------------------------
[11/17 09:42:49    139s] #  metal1         H        1009          34        4830    81.59%
[11/17 09:42:49    139s] #  metal2         V         722          46        4830     4.27%
[11/17 09:42:49    139s] #  metal3         H        1043           0        4830     0.00%
[11/17 09:42:49    139s] #  metal4         V         521           0        4830     0.00%
[11/17 09:42:49    139s] #  metal5         H         521           0        4830     0.00%
[11/17 09:42:49    139s] #  metal6         V         521           0        4830     0.00%
[11/17 09:42:49    139s] #  metal7         H         173           0        4830     0.00%
[11/17 09:42:49    139s] #  metal8         V         173           0        4830     0.00%
[11/17 09:42:49    139s] #  metal9         H          70           0        4830     0.00%
[11/17 09:42:49    139s] #  metal10        V          69           0        4830     0.00%
[11/17 09:42:49    139s] #  --------------------------------------------------------------
[11/17 09:42:49    139s] #  Total                   4822       0.92%       48300     8.59%
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### analyze_m2_tracks starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### report_initial_resource starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### mark_pg_pins_accessibility starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### set_net_region starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Global routing data preparation is done on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] ### prepare_level starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### init level 1 starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### Level 1 hgrid = 69 X 70
[11/17 09:42:49    139s] ### prepare_level_flow starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #Global routing initialization is done on Fri Nov 17 09:42:49 2023
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] #
[11/17 09:42:49    139s] #start global routing iteration 1...
[11/17 09:42:49    139s] ### init_flow_edge starts on Fri Nov 17 09:42:49 2023 with memory = 1291.65 (MB), peak = 1516.99 (MB)
[11/17 09:42:49    139s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:49    139s] ### routing at level 1 (topmost level) iter 0
[11/17 09:42:54    144s] ### measure_qor starts on Fri Nov 17 09:42:54 2023 with memory = 1327.06 (MB), peak = 1516.99 (MB)
[11/17 09:42:54    144s] ### measure_congestion starts on Fri Nov 17 09:42:54 2023 with memory = 1327.06 (MB), peak = 1516.99 (MB)
[11/17 09:42:54    144s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:54    144s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:54    144s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1304.45 (MB), peak = 1516.99 (MB)
[11/17 09:42:54    144s] #
[11/17 09:42:54    144s] #start global routing iteration 2...
[11/17 09:42:54    144s] ### routing at level 1 (topmost level) iter 1
[11/17 09:42:55    145s] ### measure_qor starts on Fri Nov 17 09:42:55 2023 with memory = 1319.39 (MB), peak = 1516.99 (MB)
[11/17 09:42:55    145s] ### measure_congestion starts on Fri Nov 17 09:42:55 2023 with memory = 1319.39 (MB), peak = 1516.99 (MB)
[11/17 09:42:55    145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:55    145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:55    145s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:55    145s] #
[11/17 09:42:56    145s] ### route_end starts on Fri Nov 17 09:42:55 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/17 09:42:56    145s] #Total number of routable nets = 13802.
[11/17 09:42:56    145s] #Total number of nets in the design = 13804.
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #13802 routable nets have only global wires.
[11/17 09:42:56    145s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #Routed nets constraints summary:
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #        Rules   Pref Layer   Unconstrained  
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #      Default            3           13799  
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #        Total            3           13799  
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #Routing constraints summary of the whole design:
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #        Rules   Pref Layer   Unconstrained  
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #      Default            3           13799  
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #        Total            3           13799  
[11/17 09:42:56    145s] #------------------------------------------
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] ### cal_base_flow starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### init_flow_edge starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### cal_flow starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### report_overcon starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #                 OverCon       OverCon       OverCon          
[11/17 09:42:56    145s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/17 09:42:56    145s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[11/17 09:42:56    145s] #  --------------------------------------------------------------------------
[11/17 09:42:56    145s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.82  
[11/17 09:42:56    145s] #  metal2       36(0.78%)      8(0.17%)      4(0.09%)   (1.04%)     0.64  
[11/17 09:42:56    145s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.48  
[11/17 09:42:56    145s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.35  
[11/17 09:42:56    145s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[11/17 09:42:56    145s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[11/17 09:42:56    145s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[11/17 09:42:56    145s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[11/17 09:42:56    145s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[11/17 09:42:56    145s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[11/17 09:42:56    145s] #  --------------------------------------------------------------------------
[11/17 09:42:56    145s] #     Total     36(0.08%)      8(0.02%)      4(0.01%)   (0.11%)
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[11/17 09:42:56    145s] #  Overflow after GR: 0.00% H + 0.11% V
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### cal_base_flow starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### init_flow_edge starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### cal_flow starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### export_cong_map starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### PDZT_Export::export_cong_map starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### import_cong_map starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] #Hotspot report including placement blocked areas
[11/17 09:42:56    145s] OPERPROF: Starting HotSpotCal at level 1, MEM:1459.3M
[11/17 09:42:56    145s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/17 09:42:56    145s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/17 09:42:56    145s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/17 09:42:56    145s] [hotspot] |   metal1(H)    |            523.00 |            523.00 |     5.59    11.20   140.00   140.00 |
[11/17 09:42:56    145s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[11/17 09:42:56    145s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/17 09:42:56    145s] [hotspot] |      worst     | (metal1)   523.00 | (metal1)   523.00 |                                     |
[11/17 09:42:56    145s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/17 09:42:56    145s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/17 09:42:56    145s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/17 09:42:56    145s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:42:56    145s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/17 09:42:56    145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 09:42:56    145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.008, MEM:1459.3M
[11/17 09:42:56    145s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### update starts on Fri Nov 17 09:42:56 2023 with memory = 1307.12 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] #Complete Global Routing.
[11/17 09:42:56    145s] #Total wire length = 71785 um.
[11/17 09:42:56    145s] #Total half perimeter of net bounding box = 75707 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal1 = 170 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal2 = 17203 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal3 = 29740 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal4 = 18876 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal5 = 3524 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal6 = 2272 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal7 = 0 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal8 = 0 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal9 = 0 um.
[11/17 09:42:56    145s] #Total wire length on LAYER metal10 = 0 um.
[11/17 09:42:56    145s] #Total number of vias = 71198
[11/17 09:42:56    145s] #Up-Via Summary (total 71198):
[11/17 09:42:56    145s] #           
[11/17 09:42:56    145s] #-----------------------
[11/17 09:42:56    145s] # metal1          42454
[11/17 09:42:56    145s] # metal2          21121
[11/17 09:42:56    145s] # metal3           6697
[11/17 09:42:56    145s] # metal4            695
[11/17 09:42:56    145s] # metal5            231
[11/17 09:42:56    145s] #-----------------------
[11/17 09:42:56    145s] #                 71198 
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### report_overcon starts on Fri Nov 17 09:42:56 2023 with memory = 1307.56 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### report_overcon starts on Fri Nov 17 09:42:56 2023 with memory = 1307.56 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] #Max overcon = 3 tracks.
[11/17 09:42:56    145s] #Total overcon = 0.11%.
[11/17 09:42:56    145s] #Worst layer Gcell overcon rate = 0.00%.
[11/17 09:42:56    145s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### global_route design signature (11): route=2010557817 net_attr=1368388325
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #Global routing statistics:
[11/17 09:42:56    145s] #Cpu time = 00:00:06
[11/17 09:42:56    145s] #Elapsed time = 00:00:06
[11/17 09:42:56    145s] #Increased memory = 17.02 (MB)
[11/17 09:42:56    145s] #Total memory = 1307.23 (MB)
[11/17 09:42:56    145s] #Peak memory = 1516.99 (MB)
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #Finished global routing on Fri Nov 17 09:42:56 2023
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] #
[11/17 09:42:56    145s] ### Time Record (Global Routing) is uninstalled.
[11/17 09:42:56    145s] ### Time Record (Data Preparation) is installed.
[11/17 09:42:56    145s] ### Time Record (Data Preparation) is uninstalled.
[11/17 09:42:56    145s] ### track-assign external-init starts on Fri Nov 17 09:42:56 2023 with memory = 1306.09 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### Time Record (Track Assignment) is installed.
[11/17 09:42:56    145s] ### Time Record (Track Assignment) is uninstalled.
[11/17 09:42:56    145s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.09 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### track-assign engine-init starts on Fri Nov 17 09:42:56 2023 with memory = 1306.09 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] ### Time Record (Track Assignment) is installed.
[11/17 09:42:56    145s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:56    145s] ### track-assign core-engine starts on Fri Nov 17 09:42:56 2023 with memory = 1306.09 (MB), peak = 1516.99 (MB)
[11/17 09:42:56    145s] #Start Track Assignment.
[11/17 09:42:56    146s] #Done with 13429 horizontal wires in 3 hboxes and 13040 vertical wires in 3 hboxes.
[11/17 09:42:57    146s] #Done with 3252 horizontal wires in 3 hboxes and 2559 vertical wires in 3 hboxes.
[11/17 09:42:57    146s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[11/17 09:42:57    146s] #
[11/17 09:42:57    146s] #Track assignment summary:
[11/17 09:42:57    146s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/17 09:42:57    146s] #------------------------------------------------------------------------
[11/17 09:42:57    146s] # metal1       169.82 	  0.00%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal2     16818.65 	  0.09%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal3     28696.19 	  0.14%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal4     18643.11 	  0.05%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal5      3549.82 	  0.00%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal6      2285.15 	  0.01%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/17 09:42:57    146s] #------------------------------------------------------------------------
[11/17 09:42:57    146s] # All       70162.73  	  0.09% 	  0.00% 	  0.00%
[11/17 09:42:57    146s] #Complete Track Assignment.
[11/17 09:42:57    146s] #Total wire length = 77705 um.
[11/17 09:42:57    146s] #Total half perimeter of net bounding box = 75707 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal1 = 5236 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal2 = 16522 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal3 = 31319 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal4 = 18768 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal5 = 3568 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal6 = 2293 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal7 = 0 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal8 = 0 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal9 = 0 um.
[11/17 09:42:57    146s] #Total wire length on LAYER metal10 = 0 um.
[11/17 09:42:57    146s] #Total number of vias = 71198
[11/17 09:42:57    146s] #Up-Via Summary (total 71198):
[11/17 09:42:57    146s] #           
[11/17 09:42:57    146s] #-----------------------
[11/17 09:42:57    146s] # metal1          42454
[11/17 09:42:57    146s] # metal2          21121
[11/17 09:42:57    146s] # metal3           6697
[11/17 09:42:57    146s] # metal4            695
[11/17 09:42:57    146s] # metal5            231
[11/17 09:42:57    146s] #-----------------------
[11/17 09:42:57    146s] #                 71198 
[11/17 09:42:57    146s] #
[11/17 09:42:57    146s] ### track_assign design signature (14): route=330713914
[11/17 09:42:57    146s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[11/17 09:42:57    146s] ### Time Record (Track Assignment) is uninstalled.
[11/17 09:42:57    146s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1306.26 (MB), peak = 1516.99 (MB)
[11/17 09:42:57    146s] #
[11/17 09:42:57    146s] #number of short segments in preferred routing layers
[11/17 09:42:57    146s] #	metal4    metal5    Total 
[11/17 09:42:57    146s] #	22        23        45        
[11/17 09:42:57    146s] #
[11/17 09:42:57    146s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/17 09:42:57    146s] #Cpu time = 00:00:08
[11/17 09:42:57    146s] #Elapsed time = 00:00:08
[11/17 09:42:57    146s] #Increased memory = 25.55 (MB)
[11/17 09:42:57    146s] #Total memory = 1306.51 (MB)
[11/17 09:42:57    146s] #Peak memory = 1516.99 (MB)
[11/17 09:42:57    146s] ### Time Record (Detail Routing) is installed.
[11/17 09:42:57    146s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/17 09:42:57    147s] #
[11/17 09:42:57    147s] #Start Detail Routing..
[11/17 09:42:57    147s] #start initial detail routing ...
[11/17 09:42:57    147s] ### Design has 0 dirty nets
[11/17 09:43:30    179s] #   number of violations = 3
[11/17 09:43:30    179s] #
[11/17 09:43:30    179s] #    By Layer and Type :
[11/17 09:43:30    179s] #	         MetSpc   Totals
[11/17 09:43:30    179s] #	metal1        2        2
[11/17 09:43:30    179s] #	metal2        1        1
[11/17 09:43:30    179s] #	Totals        3        3
[11/17 09:43:30    179s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1312.36 (MB), peak = 1516.99 (MB)
[11/17 09:43:30    179s] #start 1st optimization iteration ...
[11/17 09:43:30    179s] #   number of violations = 0
[11/17 09:43:30    179s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.98 (MB), peak = 1516.99 (MB)
[11/17 09:43:30    180s] #Complete Detail Routing.
[11/17 09:43:30    180s] #Total wire length = 79566 um.
[11/17 09:43:30    180s] #Total half perimeter of net bounding box = 75707 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal1 = 3289 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal2 = 33360 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal3 = 24202 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal4 = 13802 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal5 = 2807 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal6 = 2106 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal7 = 0 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal8 = 0 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal9 = 0 um.
[11/17 09:43:30    180s] #Total wire length on LAYER metal10 = 0 um.
[11/17 09:43:30    180s] #Total number of vias = 71766
[11/17 09:43:30    180s] #Up-Via Summary (total 71766):
[11/17 09:43:30    180s] #           
[11/17 09:43:30    180s] #-----------------------
[11/17 09:43:30    180s] # metal1          44906
[11/17 09:43:30    180s] # metal2          21406
[11/17 09:43:30    180s] # metal3           4648
[11/17 09:43:30    180s] # metal4            577
[11/17 09:43:30    180s] # metal5            229
[11/17 09:43:30    180s] #-----------------------
[11/17 09:43:30    180s] #                 71766 
[11/17 09:43:30    180s] #
[11/17 09:43:30    180s] #Total number of DRC violations = 0
[11/17 09:43:30    180s] ### Time Record (Detail Routing) is uninstalled.
[11/17 09:43:30    180s] #Cpu time = 00:00:33
[11/17 09:43:30    180s] #Elapsed time = 00:00:33
[11/17 09:43:30    180s] #Increased memory = 3.35 (MB)
[11/17 09:43:30    180s] #Total memory = 1309.86 (MB)
[11/17 09:43:30    180s] #Peak memory = 1516.99 (MB)
[11/17 09:43:31    180s] ### Time Record (Post Route Via Swapping) is installed.
[11/17 09:43:31    180s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/17 09:43:31    180s] #
[11/17 09:43:31    180s] #Start Post Route via swapping...
[11/17 09:43:31    180s] #99.98% of area are rerouted by ECO routing.
[11/17 09:43:32    181s] #   number of violations = 0
[11/17 09:43:32    181s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1309.39 (MB), peak = 1516.99 (MB)
[11/17 09:43:32    181s] #CELL_VIEW top,init has no DRC violation.
[11/17 09:43:32    181s] #Total number of DRC violations = 0
[11/17 09:43:32    181s] #No via is swapped.
[11/17 09:43:32    181s] #Post Route via swapping is done.
[11/17 09:43:32    181s] ### Time Record (Post Route Via Swapping) is uninstalled.
[11/17 09:43:32    182s] #Total wire length = 79566 um.
[11/17 09:43:32    182s] #Total half perimeter of net bounding box = 75707 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal1 = 3289 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal2 = 33360 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal3 = 24202 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal4 = 13802 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal5 = 2807 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal6 = 2106 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal7 = 0 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal8 = 0 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal9 = 0 um.
[11/17 09:43:32    182s] #Total wire length on LAYER metal10 = 0 um.
[11/17 09:43:32    182s] #Total number of vias = 71766
[11/17 09:43:32    182s] #Up-Via Summary (total 71766):
[11/17 09:43:32    182s] #           
[11/17 09:43:32    182s] #-----------------------
[11/17 09:43:32    182s] # metal1          44906
[11/17 09:43:32    182s] # metal2          21406
[11/17 09:43:32    182s] # metal3           4648
[11/17 09:43:32    182s] # metal4            577
[11/17 09:43:32    182s] # metal5            229
[11/17 09:43:32    182s] #-----------------------
[11/17 09:43:32    182s] #                 71766 
[11/17 09:43:32    182s] #
[11/17 09:43:32    182s] ### Time Record (Post Route Wire Spreading) is installed.
[11/17 09:43:33    182s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/17 09:43:33    182s] #
[11/17 09:43:33    182s] #Start Post Route wire spreading..
[11/17 09:43:33    182s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/17 09:43:33    182s] #
[11/17 09:43:33    182s] #Start DRC checking..
[11/17 09:43:35    184s] #   number of violations = 0
[11/17 09:43:35    184s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1311.04 (MB), peak = 1516.99 (MB)
[11/17 09:43:35    184s] #CELL_VIEW top,init has no DRC violation.
[11/17 09:43:35    184s] #Total number of DRC violations = 0
[11/17 09:43:35    184s] #
[11/17 09:43:35    184s] #Start data preparation for wire spreading...
[11/17 09:43:35    184s] #
[11/17 09:43:35    184s] #Data preparation is done on Fri Nov 17 09:43:35 2023
[11/17 09:43:35    184s] #
[11/17 09:43:35    184s] ### track-assign engine-init starts on Fri Nov 17 09:43:35 2023 with memory = 1311.04 (MB), peak = 1516.99 (MB)
[11/17 09:43:35    185s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/17 09:43:35    185s] #
[11/17 09:43:35    185s] #Start Post Route Wire Spread.
[11/17 09:43:36    185s] #Done with 1734 horizontal wires in 5 hboxes and 853 vertical wires in 5 hboxes.
[11/17 09:43:36    185s] #Complete Post Route Wire Spread.
[11/17 09:43:36    185s] #
[11/17 09:43:36    185s] #Total wire length = 80331 um.
[11/17 09:43:36    185s] #Total half perimeter of net bounding box = 75707 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal1 = 3293 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal2 = 33439 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal3 = 24597 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal4 = 14031 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal5 = 2838 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal6 = 2133 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal7 = 0 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal8 = 0 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal9 = 0 um.
[11/17 09:43:36    185s] #Total wire length on LAYER metal10 = 0 um.
[11/17 09:43:36    185s] #Total number of vias = 71766
[11/17 09:43:36    185s] #Up-Via Summary (total 71766):
[11/17 09:43:36    185s] #           
[11/17 09:43:36    185s] #-----------------------
[11/17 09:43:36    185s] # metal1          44906
[11/17 09:43:36    185s] # metal2          21406
[11/17 09:43:36    185s] # metal3           4648
[11/17 09:43:36    185s] # metal4            577
[11/17 09:43:36    185s] # metal5            229
[11/17 09:43:36    185s] #-----------------------
[11/17 09:43:36    185s] #                 71766 
[11/17 09:43:36    185s] #
[11/17 09:43:36    185s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/17 09:43:36    185s] #
[11/17 09:43:36    185s] #Start DRC checking..
[11/17 09:43:39    188s] #   number of violations = 0
[11/17 09:43:39    188s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1312.12 (MB), peak = 1516.99 (MB)
[11/17 09:43:39    188s] #CELL_VIEW top,init has no DRC violation.
[11/17 09:43:39    188s] #Total number of DRC violations = 0
[11/17 09:43:39    188s] #   number of violations = 0
[11/17 09:43:39    188s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1312.12 (MB), peak = 1516.99 (MB)
[11/17 09:43:39    188s] #CELL_VIEW top,init has no DRC violation.
[11/17 09:43:39    188s] #Total number of DRC violations = 0
[11/17 09:43:39    188s] #Post Route wire spread is done.
[11/17 09:43:39    188s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/17 09:43:39    188s] #Total wire length = 80331 um.
[11/17 09:43:39    188s] #Total half perimeter of net bounding box = 75707 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal1 = 3293 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal2 = 33439 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal3 = 24597 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal4 = 14031 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal5 = 2838 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal6 = 2133 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal7 = 0 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal8 = 0 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal9 = 0 um.
[11/17 09:43:39    188s] #Total wire length on LAYER metal10 = 0 um.
[11/17 09:43:39    188s] #Total number of vias = 71766
[11/17 09:43:39    188s] #Up-Via Summary (total 71766):
[11/17 09:43:39    188s] #           
[11/17 09:43:39    188s] #-----------------------
[11/17 09:43:39    188s] # metal1          44906
[11/17 09:43:39    188s] # metal2          21406
[11/17 09:43:39    188s] # metal3           4648
[11/17 09:43:39    188s] # metal4            577
[11/17 09:43:39    188s] # metal5            229
[11/17 09:43:39    188s] #-----------------------
[11/17 09:43:39    188s] #                 71766 
[11/17 09:43:39    188s] #
[11/17 09:43:39    188s] #detailRoute Statistics:
[11/17 09:43:39    188s] #Cpu time = 00:00:42
[11/17 09:43:39    188s] #Elapsed time = 00:00:42
[11/17 09:43:39    188s] #Increased memory = 3.49 (MB)
[11/17 09:43:39    188s] #Total memory = 1310.00 (MB)
[11/17 09:43:39    188s] #Peak memory = 1516.99 (MB)
[11/17 09:43:39    188s] ### global_detail_route design signature (38): route=69450470 flt_obj=0 vio=1905142130 shield_wire=1
[11/17 09:43:39    188s] ### Time Record (DB Export) is installed.
[11/17 09:43:39    188s] ### export design design signature (39): route=69450470 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=365946193 dirty_area=0 del_dirty_area=0 cell=2034444292 placement=559644380 pin_access=1456200643 halo=573708656
[11/17 09:43:39    188s] ### Time Record (DB Export) is uninstalled.
[11/17 09:43:39    188s] ### Time Record (Post Callback) is installed.
[11/17 09:43:39    188s] ### Time Record (Post Callback) is uninstalled.
[11/17 09:43:39    188s] #
[11/17 09:43:39    188s] #globalDetailRoute statistics:
[11/17 09:43:39    188s] #Cpu time = 00:00:55
[11/17 09:43:39    188s] #Elapsed time = 00:00:55
[11/17 09:43:39    188s] #Increased memory = 42.41 (MB)
[11/17 09:43:39    188s] #Total memory = 1306.21 (MB)
[11/17 09:43:39    188s] #Peak memory = 1516.99 (MB)
[11/17 09:43:39    188s] #Number of warnings = 4
[11/17 09:43:39    188s] #Total number of warnings = 5
[11/17 09:43:39    188s] #Number of fails = 0
[11/17 09:43:39    188s] #Total number of fails = 0
[11/17 09:43:39    188s] #Complete globalDetailRoute on Fri Nov 17 09:43:39 2023
[11/17 09:43:39    188s] #
[11/17 09:43:39    188s] ### import design signature (40): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1456200643 halo=0
[11/17 09:43:39    188s] ### Time Record (globalDetailRoute) is uninstalled.
[11/17 09:43:39    188s] % End globalDetailRoute (date=11/17 09:43:39, total cpu=0:00:54.8, real=0:00:55.0, peak res=1338.7M, current mem=1302.4M)
[11/17 09:43:39    188s] #Default setup view is reset to _default_view_.
[11/17 09:43:39    188s] #Default setup view is reset to _default_view_.
[11/17 09:43:39    188s] #routeDesign: cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1281.23 (MB), peak = 1516.99 (MB)
[11/17 09:43:39    188s] 
[11/17 09:43:39    188s] *** Summary of all messages that are not suppressed in this session:
[11/17 09:43:39    188s] Severity  ID               Count  Summary                                  
[11/17 09:43:39    188s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[11/17 09:43:39    188s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/17 09:43:39    188s] *** Message Summary: 2 warning(s), 0 error(s)
[11/17 09:43:39    188s] 
[11/17 09:43:39    188s] ### Time Record (routeDesign) is uninstalled.
[11/17 09:43:39    188s] ### 
[11/17 09:43:39    188s] ###   Scalability Statistics
[11/17 09:43:39    188s] ### 
[11/17 09:43:39    188s] ### --------------------------------+----------------+----------------+----------------+
[11/17 09:43:39    188s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/17 09:43:39    188s] ### --------------------------------+----------------+----------------+----------------+
[11/17 09:43:39    188s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/17 09:43:39    188s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/17 09:43:39    188s] ###   Timing Data Generation        |        00:00:04|        00:00:04|             1.0|
[11/17 09:43:39    188s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/17 09:43:39    188s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/17 09:43:39    188s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/17 09:43:39    188s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/17 09:43:39    188s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[11/17 09:43:39    188s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[11/17 09:43:39    188s] ###   Detail Routing                |        00:00:33|        00:00:33|             1.0|
[11/17 09:43:39    188s] ###   Post Route Via Swapping       |        00:00:02|        00:00:02|             1.0|
[11/17 09:43:39    188s] ###   Post Route Wire Spreading     |        00:00:06|        00:00:06|             1.0|
[11/17 09:43:39    188s] ###   Entire Command                |        00:00:55|        00:00:55|             1.0|
[11/17 09:43:39    188s] ### --------------------------------+----------------+----------------+----------------+
[11/17 09:43:39    188s] ### 
[11/17 09:43:39    188s] #% End routeDesign (date=11/17 09:43:39, total cpu=0:00:55.1, real=0:00:55.0, peak res=1338.7M, current mem=1281.2M)
[11/17 09:43:39    188s] <CMD> saveDesign top_routed.inn
[11/17 09:43:39    188s] #% Begin save design ... (date=11/17 09:43:39, mem=1281.2M)
[11/17 09:43:39    188s] % Begin Save ccopt configuration ... (date=11/17 09:43:39, mem=1281.2M)
[11/17 09:43:39    188s] % End Save ccopt configuration ... (date=11/17 09:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1281.5M, current mem=1281.5M)
[11/17 09:43:39    188s] % Begin Save netlist data ... (date=11/17 09:43:39, mem=1281.5M)
[11/17 09:43:39    188s] Writing Binary DB to top_routed.inn.dat/top.v.bin in single-threaded mode...
[11/17 09:43:39    189s] % End Save netlist data ... (date=11/17 09:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1281.5M, current mem=1281.5M)
[11/17 09:43:39    189s] Saving symbol-table file ...
[11/17 09:43:40    189s] Saving congestion map file top_routed.inn.dat/top.route.congmap.gz ...
[11/17 09:43:40    189s] % Begin Save AAE data ... (date=11/17 09:43:40, mem=1282.1M)
[11/17 09:43:40    189s] Saving AAE Data ...
[11/17 09:43:40    189s] AAE DB initialization (MEM=1456.82 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/17 09:43:40    189s] % End Save AAE data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.0M, current mem=1283.0M)
[11/17 09:43:40    189s] Saving preference file top_routed.inn.dat/gui.pref.tcl ...
[11/17 09:43:40    189s] Saving mode setting ...
[11/17 09:43:40    189s] Saving global file ...
[11/17 09:43:40    189s] % Begin Save floorplan data ... (date=11/17 09:43:40, mem=1283.7M)
[11/17 09:43:40    189s] Saving floorplan file ...
[11/17 09:43:40    189s] % End Save floorplan data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.7M, current mem=1283.7M)
[11/17 09:43:40    189s] Saving Drc markers ...
[11/17 09:43:40    189s] ... No Drc file written since there is no markers found.
[11/17 09:43:40    189s] % Begin Save placement data ... (date=11/17 09:43:40, mem=1283.7M)
[11/17 09:43:40    189s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/17 09:43:40    189s] Save Adaptive View Pruning View Names to Binary file
[11/17 09:43:40    189s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1460.3M) ***
[11/17 09:43:40    189s] % End Save placement data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.7M, current mem=1283.7M)
[11/17 09:43:40    189s] % Begin Save routing data ... (date=11/17 09:43:40, mem=1283.7M)
[11/17 09:43:40    189s] Saving route file ...
[11/17 09:43:40    189s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1457.3M) ***
[11/17 09:43:40    189s] % End Save routing data ... (date=11/17 09:43:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.8M, current mem=1283.8M)
[11/17 09:43:40    189s] Saving property file top_routed.inn.dat/top.prop
[11/17 09:43:40    189s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1460.3M) ***
[11/17 09:43:40    189s] #Saving pin access data to file top_routed.inn.dat/top.apa ...
[11/17 09:43:40    189s] #
[11/17 09:43:40    189s] % Begin Save power constraints data ... (date=11/17 09:43:40, mem=1284.0M)
[11/17 09:43:40    189s] % End Save power constraints data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.0M, current mem=1284.0M)
[11/17 09:43:45    194s] Generated self-contained design top_routed.inn.dat
[11/17 09:43:45    194s] #% End save design ... (date=11/17 09:43:45, total cpu=0:00:05.2, real=0:00:06.0, peak res=1285.6M, current mem=1285.6M)
[11/17 09:43:45    194s] *** Message Summary: 0 warning(s), 0 error(s)
[11/17 09:43:45    194s] 
[11/17 09:43:45    194s] <CMD> addFiller -prefix FILLER -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[11/17 09:43:45    194s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/17 09:43:45    194s] Type 'man IMPSP-5217' for more detail.
[11/17 09:43:45    194s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1459.4M
[11/17 09:43:45    194s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1459.4M
[11/17 09:43:45    194s] z: 2, totalTracks: 1
[11/17 09:43:45    194s] z: 4, totalTracks: 1
[11/17 09:43:45    194s] z: 6, totalTracks: 1
[11/17 09:43:45    194s] z: 8, totalTracks: 1
[11/17 09:43:45    194s] All LLGs are deleted
[11/17 09:43:45    194s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1459.4M
[11/17 09:43:45    194s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1459.4M
[11/17 09:43:45    194s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1459.4M
[11/17 09:43:45    194s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1459.4M
[11/17 09:43:45    194s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/17 09:43:45    194s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1459.4M
[11/17 09:43:45    194s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.556, REAL:0.072, MEM:1475.4M
[11/17 09:43:45    194s] SiteArray: non-trimmed site array dimensions = 97 x 716
[11/17 09:43:45    194s] SiteArray: use 299,008 bytes
[11/17 09:43:45    194s] SiteArray: current memory after site array memory allocation 1475.4M
[11/17 09:43:45    194s] SiteArray: FP blocked sites are writable
[11/17 09:43:45    194s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 09:43:45    194s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1475.4M
[11/17 09:43:45    194s] Process 174098 wires and vias for routing blockage and capacity analysis
[11/17 09:43:45    194s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.050, REAL:0.050, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.611, REAL:0.127, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.617, REAL:0.133, MEM:1475.4M
[11/17 09:43:45    194s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=1475.4MB).
[11/17 09:43:45    194s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.630, REAL:0.146, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1475.4M
[11/17 09:43:45    194s]   Signal wire search tree: 174455 elements. (cpu=0:00:00.0, mem=0.0M)
[11/17 09:43:45    194s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.041, REAL:0.041, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1475.4M
[11/17 09:43:45    194s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1475.4M
[11/17 09:43:45    194s] AddFiller init all instances time CPU:0.001, REAL:0.001
[11/17 09:43:46    195s] AddFiller main function time CPU:0.421, REAL:0.423
[11/17 09:43:46    195s] Filler instance commit time CPU:0.114, REAL:0.113
[11/17 09:43:46    195s] *INFO: Adding fillers to top-module.
[11/17 09:43:46    195s] *INFO:   Added 0 filler inst  (cell FILLCELL_X32 / prefix FILLER).
[11/17 09:43:46    195s] *INFO:   Added 48 filler insts (cell FILLCELL_X16 / prefix FILLER).
[11/17 09:43:46    195s] *INFO:   Added 211 filler insts (cell FILLCELL_X8 / prefix FILLER).
[11/17 09:43:46    195s] *INFO:   Added 1159 filler insts (cell FILLCELL_X4 / prefix FILLER).
[11/17 09:43:46    195s] *INFO:   Added 3137 filler insts (cell FILLCELL_X2 / prefix FILLER).
[11/17 09:43:46    195s] *INFO:   Added 4576 filler insts (cell FILLCELL_X1 / prefix FILLER).
[11/17 09:43:46    195s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.423, REAL:0.424, MEM:1475.4M
[11/17 09:43:46    195s] *INFO: Total 9131 filler insts added - prefix FILLER (CPU: 0:00:01.1).
[11/17 09:43:46    195s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.423, REAL:0.424, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1475.4M
[11/17 09:43:46    195s] For 9131 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/17 09:43:46    195s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.425, REAL:0.426, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.425, REAL:0.426, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.005, REAL:0.005, MEM:1475.4M
[11/17 09:43:46    195s] All LLGs are deleted
[11/17 09:43:46    195s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.034, REAL:0.034, MEM:1475.4M
[11/17 09:43:46    195s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.153, REAL:0.671, MEM:1475.4M
[11/17 09:43:46    195s] <CMD> saveDesign top_final.inn
[11/17 09:43:46    195s] #% Begin save design ... (date=11/17 09:43:46, mem=1283.4M)
[11/17 09:43:46    195s] % Begin Save ccopt configuration ... (date=11/17 09:43:46, mem=1283.4M)
[11/17 09:43:46    195s] % End Save ccopt configuration ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:46    195s] % Begin Save netlist data ... (date=11/17 09:43:46, mem=1283.6M)
[11/17 09:43:46    195s] Writing Binary DB to top_final.inn.dat/top.v.bin in single-threaded mode...
[11/17 09:43:46    195s] % End Save netlist data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:46    195s] Saving symbol-table file ...
[11/17 09:43:46    195s] Saving congestion map file top_final.inn.dat/top.route.congmap.gz ...
[11/17 09:43:46    195s] % Begin Save AAE data ... (date=11/17 09:43:46, mem=1283.6M)
[11/17 09:43:46    195s] Saving AAE Data ...
[11/17 09:43:46    195s] % End Save AAE data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:46    195s] Saving preference file top_final.inn.dat/gui.pref.tcl ...
[11/17 09:43:46    195s] Saving mode setting ...
[11/17 09:43:46    195s] Saving global file ...
[11/17 09:43:46    195s] % Begin Save floorplan data ... (date=11/17 09:43:46, mem=1283.6M)
[11/17 09:43:46    195s] Saving floorplan file ...
[11/17 09:43:46    195s] % End Save floorplan data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:46    195s] Saving Drc markers ...
[11/17 09:43:46    195s] ... No Drc file written since there is no markers found.
[11/17 09:43:46    195s] % Begin Save placement data ... (date=11/17 09:43:46, mem=1283.6M)
[11/17 09:43:46    195s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/17 09:43:46    195s] Save Adaptive View Pruning View Names to Binary file
[11/17 09:43:46    195s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1478.9M) ***
[11/17 09:43:46    195s] % End Save placement data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:46    195s] % Begin Save routing data ... (date=11/17 09:43:46, mem=1283.6M)
[11/17 09:43:46    195s] Saving route file ...
[11/17 09:43:46    195s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1475.9M) ***
[11/17 09:43:46    195s] % End Save routing data ... (date=11/17 09:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:46    195s] Saving property file top_final.inn.dat/top.prop
[11/17 09:43:46    195s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1478.9M) ***
[11/17 09:43:46    195s] #Saving pin access data to file top_final.inn.dat/top.apa ...
[11/17 09:43:47    195s] #
[11/17 09:43:47    195s] % Begin Save power constraints data ... (date=11/17 09:43:47, mem=1283.6M)
[11/17 09:43:47    195s] % End Save power constraints data ... (date=11/17 09:43:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
[11/17 09:43:51    200s] Generated self-contained design top_final.inn.dat
[11/17 09:43:51    200s] #% End save design ... (date=11/17 09:43:51, total cpu=0:00:05.2, real=0:00:05.0, peak res=1284.8M, current mem=1284.8M)
[11/17 09:43:51    200s] *** Message Summary: 0 warning(s), 0 error(s)
[11/17 09:43:51    200s] 
[11/17 09:43:51    200s] <CMD> set dbgLefDefOutVersion 5.8
[11/17 09:43:51    200s] <CMD> set dbgLefDefOutVersion 5.8
[11/17 09:43:51    200s] <CMD> defOut -floorplan -netlist -routing top.def
[11/17 09:43:51    200s] Writing DEF file 'top.def', current time is Fri Nov 17 09:43:51 2023 ...
[11/17 09:43:51    200s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[11/17 09:43:51    200s] DEF file 'top.def' is written, current time is Fri Nov 17 09:43:51 2023 ...
[11/17 09:43:51    200s] <CMD> set dbgLefDefOutVersion 5.8
[11/17 09:43:51    200s] <CMD> set dbgLefDefOutVersion 5.8
[11/17 09:43:51    200s] <CMD> streamOut top.gds -merge { /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds} -units 10000 -mode ALL
[11/17 09:43:51    200s] Merge file: /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds has version number: 600
[11/17 09:43:51    200s] Parse flat map file...
[11/17 09:43:51    200s] Writing GDSII file ...
[11/17 09:43:51    200s] 	****** db unit per micron = 2000 ******
[11/17 09:43:51    200s] 	****** output gds2 file unit per micron = 10000 ******
[11/17 09:43:51    200s] 	****** unit scaling factor = 5 ******
[11/17 09:43:51    200s] Output for instance
[11/17 09:43:52    200s] Output for bump
[11/17 09:43:52    200s] Output for physical terminals
[11/17 09:43:52    200s] Output for logical terminals
[11/17 09:43:52    200s] Output for regular nets
[11/17 09:43:52    200s] Output for special nets and metal fills
[11/17 09:43:52    200s] Output for via structure generation total number 13
[11/17 09:43:52    200s] Statistics for GDS generated (version 600)
[11/17 09:43:52    200s] ----------------------------------------
[11/17 09:43:52    200s] Stream Out Layer Mapping Information:
[11/17 09:43:52    200s] GDS Layer Number          GDS Layer Name
[11/17 09:43:52    200s] ----------------------------------------
[11/17 09:43:52    200s]     205                             COMP
[11/17 09:43:52    200s]     206                          DIEAREA
[11/17 09:43:52    200s]     195                          metal10
[11/17 09:43:52    200s]     193                          metal10
[11/17 09:43:52    200s]     192                          metal10
[11/17 09:43:52    200s]     191                          metal10
[11/17 09:43:52    200s]     190                          metal10
[11/17 09:43:52    200s]     189                             via9
[11/17 09:43:52    200s]     188                             via9
[11/17 09:43:52    200s]     184                             via9
[11/17 09:43:52    200s]     174                           metal9
[11/17 09:43:52    200s]     172                           metal9
[11/17 09:43:52    200s]     171                           metal9
[11/17 09:43:52    200s]     170                           metal9
[11/17 09:43:52    200s]     169                           metal9
[11/17 09:43:52    200s]     168                             via8
[11/17 09:43:52    200s]     167                             via8
[11/17 09:43:52    200s]     163                             via8
[11/17 09:43:52    200s]     153                           metal8
[11/17 09:43:52    200s]     151                           metal8
[11/17 09:43:52    200s]     150                           metal8
[11/17 09:43:52    200s]     149                           metal8
[11/17 09:43:52    200s]     148                           metal8
[11/17 09:43:52    200s]     147                             via7
[11/17 09:43:52    200s]     146                             via7
[11/17 09:43:52    200s]     142                             via7
[11/17 09:43:52    200s]     136                           metal7
[11/17 09:43:52    200s]     135                           metal7
[11/17 09:43:52    200s]     134                           metal7
[11/17 09:43:52    200s]     133                           metal7
[11/17 09:43:52    200s]     132                           metal7
[11/17 09:43:52    200s]     131                           metal7
[11/17 09:43:52    200s]     130                           metal7
[11/17 09:43:52    200s]     129                           metal7
[11/17 09:43:52    200s]     128                           metal7
[11/17 09:43:52    200s]     127                           metal7
[11/17 09:43:52    200s]     126                             via6
[11/17 09:43:52    200s]     125                             via6
[11/17 09:43:52    200s]     124                             via6
[11/17 09:43:52    200s]     123                             via6
[11/17 09:43:52    200s]     122                             via6
[11/17 09:43:52    200s]     121                             via6
[11/17 09:43:52    200s]     196                          metal10
[11/17 09:43:52    200s]     58                              via3
[11/17 09:43:52    200s]     57                              via3
[11/17 09:43:52    200s]     50                            metal3
[11/17 09:43:52    200s]     107                           metal6
[11/17 09:43:52    200s]     46                            metal3
[11/17 09:43:52    200s]     45                            metal3
[11/17 09:43:52    200s]     44                            metal3
[11/17 09:43:52    200s]     63                              via3
[11/17 09:43:52    200s]     120                             via6
[11/17 09:43:52    200s]     43                            metal3
[11/17 09:43:52    200s]     199                          metal10
[11/17 09:43:52    200s]     62                              via3
[11/17 09:43:52    200s]     178                           metal9
[11/17 09:43:52    200s]     41                              via2
[11/17 09:43:52    200s]     22                            metal2
[11/17 09:43:52    200s]     173                           metal9
[11/17 09:43:52    200s]     40                              via2
[11/17 09:43:52    200s]     175                           metal9
[11/17 09:43:52    200s]     37                              via2
[11/17 09:43:52    200s]     36                              via2
[11/17 09:43:52    200s]     165                             via8
[11/17 09:43:52    200s]     31                            metal2
[11/17 09:43:52    200s]     88                            metal5
[11/17 09:43:52    200s]     29                            metal2
[11/17 09:43:52    200s]     86                            metal5
[11/17 09:43:52    200s]     105                             via5
[11/17 09:43:52    200s]     143                             via7
[11/17 09:43:52    200s]     9                             metal1
[11/17 09:43:52    200s]     66                            metal4
[11/17 09:43:52    200s]     42                              via2
[11/17 09:43:52    200s]     23                            metal2
[11/17 09:43:52    200s]     99                              via5
[11/17 09:43:52    200s]     152                           metal8
[11/17 09:43:52    200s]     19                              via1
[11/17 09:43:52    200s]     8                             metal1
[11/17 09:43:52    200s]     65                            metal4
[11/17 09:43:52    200s]     84                              via4
[11/17 09:43:52    200s]     164                             via8
[11/17 09:43:52    200s]     30                            metal2
[11/17 09:43:52    200s]     87                            metal5
[11/17 09:43:52    200s]     141                             via7
[11/17 09:43:52    200s]     7                             metal1
[11/17 09:43:52    200s]     145                             via7
[11/17 09:43:52    200s]     6                             metal1
[11/17 09:43:52    200s]     64                            metal4
[11/17 09:43:52    200s]     83                              via4
[11/17 09:43:52    200s]     177                           metal9
[11/17 09:43:52    200s]     39                              via2
[11/17 09:43:52    200s]     154                           metal8
[11/17 09:43:52    200s]     16                              via1
[11/17 09:43:52    200s]     5                             metal1
[11/17 09:43:52    200s]     81                              via4
[11/17 09:43:52    200s]     176                           metal9
[11/17 09:43:52    200s]     38                              via2
[11/17 09:43:52    200s]     15                              via1
[11/17 09:43:52    200s]     144                             via7
[11/17 09:43:52    200s]     10                            metal1
[11/17 09:43:52    200s]     67                            metal4
[11/17 09:43:52    200s]     185                             via9
[11/17 09:43:52    200s]     51                            metal3
[11/17 09:43:52    200s]     108                           metal6
[11/17 09:43:52    200s]     162                             via8
[11/17 09:43:52    200s]     28                            metal2
[11/17 09:43:52    200s]     1                             metal1
[11/17 09:43:52    200s]     157                           metal8
[11/17 09:43:52    200s]     20                              via1
[11/17 09:43:52    200s]     186                             via9
[11/17 09:43:52    200s]     52                            metal3
[11/17 09:43:52    200s]     109                           metal6
[11/17 09:43:52    200s]     2                             metal1
[11/17 09:43:52    200s]     21                              via1
[11/17 09:43:52    200s]     78                              via4
[11/17 09:43:52    200s]     166                             via8
[11/17 09:43:52    200s]     27                            metal2
[11/17 09:43:52    200s]     85                            metal5
[11/17 09:43:52    200s]     104                             via5
[11/17 09:43:52    200s]     4                             metal1
[11/17 09:43:52    200s]     155                           metal8
[11/17 09:43:52    200s]     17                              via1
[11/17 09:43:52    200s]     183                             via9
[11/17 09:43:52    200s]     49                            metal3
[11/17 09:43:52    200s]     156                           metal8
[11/17 09:43:52    200s]     18                              via1
[11/17 09:43:52    200s]     47                            metal3
[11/17 09:43:52    200s]     24                            metal2
[11/17 09:43:52    200s]     100                             via5
[11/17 09:43:52    200s]     187                             via9
[11/17 09:43:52    200s]     48                            metal3
[11/17 09:43:52    200s]     106                           metal6
[11/17 09:43:52    200s]     25                            metal2
[11/17 09:43:52    200s]     3                             metal1
[11/17 09:43:52    200s]     79                              via4
[11/17 09:43:52    200s]     26                            metal2
[11/17 09:43:52    200s]     102                             via5
[11/17 09:43:52    200s]     197                          metal10
[11/17 09:43:52    200s]     59                              via3
[11/17 09:43:52    200s]     198                          metal10
[11/17 09:43:52    200s]     60                              via3
[11/17 09:43:52    200s]     194                          metal10
[11/17 09:43:52    200s]     61                              via3
[11/17 09:43:52    200s]     68                            metal4
[11/17 09:43:52    200s]     69                            metal4
[11/17 09:43:52    200s]     70                            metal4
[11/17 09:43:52    200s]     71                            metal4
[11/17 09:43:52    200s]     72                            metal4
[11/17 09:43:52    200s]     73                            metal4
[11/17 09:43:52    200s]     80                              via4
[11/17 09:43:52    200s]     82                              via4
[11/17 09:43:52    200s]     89                            metal5
[11/17 09:43:52    200s]     90                            metal5
[11/17 09:43:52    200s]     91                            metal5
[11/17 09:43:52    200s]     92                            metal5
[11/17 09:43:52    200s]     93                            metal5
[11/17 09:43:52    200s]     94                            metal5
[11/17 09:43:52    200s]     101                             via5
[11/17 09:43:52    200s]     103                             via5
[11/17 09:43:52    200s]     110                           metal6
[11/17 09:43:52    200s]     111                           metal6
[11/17 09:43:52    200s]     112                           metal6
[11/17 09:43:52    200s]     113                           metal6
[11/17 09:43:52    200s]     114                           metal6
[11/17 09:43:52    200s]     115                           metal6
[11/17 09:43:52    200s]     203                          metal10
[11/17 09:43:52    200s]     202                          metal10
[11/17 09:43:52    200s]     201                          metal10
[11/17 09:43:52    200s]     200                          metal10
[11/17 09:43:52    200s]     182                           metal9
[11/17 09:43:52    200s]     181                           metal9
[11/17 09:43:52    200s]     180                           metal9
[11/17 09:43:52    200s]     179                           metal9
[11/17 09:43:52    200s]     161                           metal8
[11/17 09:43:52    200s]     160                           metal8
[11/17 09:43:52    200s]     159                           metal8
[11/17 09:43:52    200s]     158                           metal8
[11/17 09:43:52    200s]     140                           metal7
[11/17 09:43:52    200s]     139                           metal7
[11/17 09:43:52    200s]     138                           metal7
[11/17 09:43:52    200s]     137                           metal7
[11/17 09:43:52    200s]     117                           metal6
[11/17 09:43:52    200s]     56                            metal3
[11/17 09:43:52    200s]     55                            metal3
[11/17 09:43:52    200s]     54                            metal3
[11/17 09:43:52    200s]     53                            metal3
[11/17 09:43:52    200s]     32                            metal2
[11/17 09:43:52    200s]     98                            metal5
[11/17 09:43:52    200s]     96                            metal5
[11/17 09:43:52    200s]     76                            metal4
[11/17 09:43:52    200s]     33                            metal2
[11/17 09:43:52    200s]     75                            metal4
[11/17 09:43:52    200s]     97                            metal5
[11/17 09:43:52    200s]     74                            metal4
[11/17 09:43:52    200s]     77                            metal4
[11/17 09:43:52    200s]     118                           metal6
[11/17 09:43:52    200s]     11                            metal1
[11/17 09:43:52    200s]     119                           metal6
[11/17 09:43:52    200s]     12                            metal1
[11/17 09:43:52    200s]     95                            metal5
[11/17 09:43:52    200s]     14                            metal1
[11/17 09:43:52    200s]     34                            metal2
[11/17 09:43:52    200s]     116                           metal6
[11/17 09:43:52    200s]     35                            metal2
[11/17 09:43:52    200s]     13                            metal1
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Stream Out Information Processed for GDS version 600:
[11/17 09:43:52    200s] Units: 10000 DBU
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Object                             Count
[11/17 09:43:52    200s] ----------------------------------------
[11/17 09:43:52    200s] Instances                          25597
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Ports/Pins                           192
[11/17 09:43:52    200s]     metal layer metal2                92
[11/17 09:43:52    200s]     metal layer metal3                88
[11/17 09:43:52    200s]     metal layer metal4                 9
[11/17 09:43:52    200s]     metal layer metal5                 2
[11/17 09:43:52    200s]     metal layer metal6                 1
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Nets                              102689
[11/17 09:43:52    200s]     metal layer metal1             10735
[11/17 09:43:52    200s]     metal layer metal2             60660
[11/17 09:43:52    200s]     metal layer metal3             25068
[11/17 09:43:52    200s]     metal layer metal4              5296
[11/17 09:43:52    200s]     metal layer metal5               595
[11/17 09:43:52    200s]     metal layer metal6               335
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s]     Via Instances                  71766
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Special Nets                         302
[11/17 09:43:52    200s]     metal layer metal1               298
[11/17 09:43:52    200s]     metal layer metal2                 4
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s]     Via Instances                    204
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Metal Fills                            0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s]     Via Instances                      0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Metal FillOPCs                         0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s]     Via Instances                      0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Metal FillDRCs                         0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s]     Via Instances                      0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Text                               13996
[11/17 09:43:52    200s]     metal layer metal1              2244
[11/17 09:43:52    200s]     metal layer metal2             10107
[11/17 09:43:52    200s]     metal layer metal3              1448
[11/17 09:43:52    200s]     metal layer metal4               181
[11/17 09:43:52    200s]     metal layer metal5                 7
[11/17 09:43:52    200s]     metal layer metal6                 9
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Blockages                              0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Custom Text                            0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Custom Box                             0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Trim Metal                             0
[11/17 09:43:52    200s] 
[11/17 09:43:52    200s] Scanning GDS file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds to register cell name ......
[11/17 09:43:52    200s] Merging GDS file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds ......
[11/17 09:43:52    200s] 	****** Merge file: /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds has version number: 600.
[11/17 09:43:52    200s] 	****** Merge file: /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds has units: 10000 per micron.
[11/17 09:43:52    200s] 	****** unit scaling factor = 1 ******
[11/17 09:43:52    200s] ######Streamout is finished!
[11/17 09:44:01    202s] <CMD> zoomBox -62.66450 -42.20000 348.23200 156.98350
[11/17 09:44:08    202s] <CMD> zoomBox -146.69500 -80.19550 422.02050 195.49150
[11/17 09:44:08    202s] <CMD> zoomBox -245.23850 -132.78350 541.91200 248.79050
[11/17 09:44:09    203s] <CMD> zoomBox -384.23050 -205.35250 705.25100 322.77750
[11/17 09:44:10    203s] <CMD> zoomBox -675.93050 -356.28750 1098.10850 503.68450
[11/17 09:44:11    203s] <CMD> zoomBox -311.94300 -163.35450 614.11700 285.55650
[11/17 09:44:11    203s] <CMD> zoomBox -159.39550 -81.77200 409.32150 193.91550
[11/17 09:44:56    208s] 
[11/17 09:44:56    208s] *** Memory Usage v#2 (Current mem = 1495.918M, initial mem = 278.039M) ***
[11/17 09:44:56    208s] 
[11/17 09:44:56    208s] *** Summary of all messages that are not suppressed in this session:
[11/17 09:44:56    208s] Severity  ID               Count  Summary                                  
[11/17 09:44:56    208s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[11/17 09:44:56    208s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[11/17 09:44:56    208s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[11/17 09:44:56    208s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[11/17 09:44:56    208s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[11/17 09:44:56    208s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/17 09:44:56    208s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/17 09:44:56    208s] WARNING   IMPPP-4022           2  Option "-%s" is obsolete and has been re...
[11/17 09:44:56    208s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[11/17 09:44:56    208s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[11/17 09:44:56    208s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/17 09:44:56    208s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/17 09:44:56    208s] WARNING   IMPSP-5134           1  Setting %s to %0.3f (microns) as a multi...
[11/17 09:44:56    208s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[11/17 09:44:56    208s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/17 09:44:56    208s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[11/17 09:44:56    208s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[11/17 09:44:56    208s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/17 09:44:56    208s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/17 09:44:56    208s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[11/17 09:44:56    208s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[11/17 09:44:56    208s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/17 09:44:56    208s] *** Message Summary: 77 warning(s), 1 error(s)
[11/17 09:44:56    208s] 
[11/17 09:44:56    208s] --- Ending "Innovus" (totcpu=0:03:28, real=0:05:24, mem=1495.9M) ---
