{
  "constraints": {
    "clocks__count": 1,
    "clocks__details": [
      "core_clock: 5.1902"
    ]
  },
  "cts": {
    "clock__skew__hold": 0.00611111,
    "clock__skew__setup": 0.00611111,
    "cpu__total": 2.14,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7773.71,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7773.71,
    "design__instance__count": 1266,
    "design__instance__count__cover": 0,
    "design__instance__count__hold_buffer": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1266,
    "design__instance__displacement__max": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__total": 0,
    "design__instance__utilization": 0.447881,
    "design__instance__utilization__stdcell": 0.447881,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 138488.0,
    "power__internal__total": 0.00121259,
    "power__leakage__total": 3.47143e-09,
    "power__switching__total": 0.000457638,
    "power__total": 0.00167023,
    "route__wirelength__estimated": 15995.2,
    "runtime__total": "0:01.99",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.760234,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.547042,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 255899000.0,
    "timing__fmax__clock:core_clock": 255899000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.425178,
    "timing__setup__tns": 0,
    "timing__setup__ws": 1.28241
  },
  "design": {
    "io__hpwl": 569846,
    "violations": 0
  },
  "detailedplace": {
    "cpu__total": 1.83,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7468.41,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7468.41,
    "design__instance__count": 1250,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1250,
    "design__instance__displacement__max": 6.919,
    "design__instance__displacement__mean": 1.353,
    "design__instance__displacement__total": 1692.38,
    "design__instance__utilization": 0.430291,
    "design__instance__utilization__stdcell": 0.430291,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 114716.0,
    "power__internal__total": 0.00085138,
    "power__leakage__total": 3.32921e-09,
    "power__switching__total": 0.00016244,
    "power__total": 0.00101382,
    "route__wirelength__estimated": 16329.8,
    "runtime__total": "0:01.77",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.760234,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.547047,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 255621000.0,
    "timing__fmax__clock:core_clock": 255621000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.416008,
    "timing__setup__tns": 0,
    "timing__setup__ws": 1.27816
  },
  "detailedroute": {
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna_diodes_count": 0,
    "clock__skew__hold": 0.00107317,
    "clock__skew__setup": 0.00107317,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7773.71,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7773.71,
    "design__instance__count": 1266,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1266,
    "design__instance__utilization": 0.447881,
    "design__instance__utilization__stdcell": 0.447881,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "flow__errors__count": 0,
    "flow__warnings__count": 10,
    "flow__warnings__count:DRT-0349": 10,
    "flow__warnings__type_count": 1,
    "power__internal__total": 0.00120877,
    "power__leakage__total": 3.47143e-09,
    "power__switching__total": 0.000299704,
    "power__total": 0.00150848,
    "route__drc_errors": 0,
    "route__drc_errors__iter:0": 532,
    "route__drc_errors__iter:1": 220,
    "route__drc_errors__iter:2": 239,
    "route__drc_errors__iter:3": 62,
    "route__drc_errors__iter:4": 18,
    "route__drc_errors__iter:5": 0,
    "route__net": 1104,
    "route__net__special": 2,
    "route__vias": 6358,
    "route__vias__multicut": 0,
    "route__vias__singlecut": 6358,
    "route__wirelength": 19112,
    "route__wirelength__iter:0": 19447,
    "route__wirelength__iter:1": 19284,
    "route__wirelength__iter:2": 19155,
    "route__wirelength__iter:3": 19127,
    "route__wirelength__iter:4": 19117,
    "route__wirelength__iter:5": 19112,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.919542,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.74466,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 342139000.0,
    "timing__fmax__clock:core_clock": 342139000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.406456,
    "timing__setup__tns": 0,
    "timing__setup__ws": 2.26741
  },
  "finish": {
    "clock__skew__hold": 0.00675846,
    "clock__skew__setup": 0.00675846,
    "cpu__total": 2.36,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7773.71,
    "design__instance__area__class:clock_buffer": 225.216,
    "design__instance__area__class:clock_inverter": 80.0768,
    "design__instance__area__class:fill_cell": 9582.94,
    "design__instance__area__class:inverter": 412.896,
    "design__instance__area__class:multi_input_combinational_cell": 4266.59,
    "design__instance__area__class:sequential_cell": 2422.32,
    "design__instance__area__class:tap_cell": 281.52,
    "design__instance__area__class:timing_repair_buffer": 85.0816,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7773.71,
    "design__instance__count": 1266,
    "design__instance__count__class:clock_buffer": 9,
    "design__instance__count__class:clock_inverter": 7,
    "design__instance__count__class:fill_cell": 1711,
    "design__instance__count__class:inverter": 110,
    "design__instance__count__class:multi_input_combinational_cell": 815,
    "design__instance__count__class:sequential_cell": 89,
    "design__instance__count__class:tap_cell": 225,
    "design__instance__count__class:timing_repair_buffer": 11,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1266,
    "design__instance__utilization": 0.447881,
    "design__instance__utilization__stdcell": 0.447881,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
    "design_powergrid__drop__average__net:VSS__corner:default": 1.5523e-05,
    "design_powergrid__drop__worst__net:VDD__corner:default": 0.000189681,
    "design_powergrid__drop__worst__net:VSS__corner:default": 0.000168674,
    "design_powergrid__voltage__worst__net:VDD__corner:default": 1.79981,
    "design_powergrid__voltage__worst__net:VSS__corner:default": 0.000168674,
    "flow__errors__count": 0,
    "flow__warnings__count": 1,
    "flow__warnings__count:GUI-0076": 1,
    "flow__warnings__type_count": 1,
    "mem__peak": 183796.0,
    "power__internal__total": 0.00121268,
    "power__leakage__total": 3.47143e-09,
    "power__switching__total": 0.000437705,
    "power__total": 0.00165039,
    "runtime__total": "0:02.26",
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.748846,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.53766,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 256955000.0,
    "timing__fmax__clock:core_clock": 256955000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.421,
    "timing__setup__tns": 0,
    "timing__setup__ws": 1.29846,
    "timing__wns_percent_delay": 33.395057
  },
  "finish_merge": {
    "cpu__total": 2.13,
    "mem__peak": 439276.0,
    "runtime__total": "0:03.81"
  },
  "floorplan": {
    "cpu__total": 1.49,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7467.16,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7467.16,
    "design__instance__count": 1066,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1066,
    "design__instance__utilization": 0.430219,
    "design__instance__utilization__stdcell": 0.430219,
    "design__io": 34,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "flow__errors__count": 0,
    "flow__warnings__count": 3,
    "flow__warnings__count:EST-0027": 1,
    "flow__warnings__count:IFP-0028": 1,
    "flow__warnings__count:STA-0347": 1,
    "flow__warnings__type_count": 3,
    "mem__peak": 134156.0,
    "power__internal__total": 0.000848153,
    "power__leakage__total": 3.53008e-09,
    "power__switching__total": 0.000114938,
    "power__total": 0.000963094,
    "runtime__total": "0:01.92",
    "timing__fmax": 320093000.0,
    "timing__fmax__clock:core_clock": 320093000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.399219,
    "timing__setup__tns": 0,
    "timing__setup__ws": 2.06615
  },
  "flow": {
    "errors__count": 0,
    "warnings__count": 0,
    "warnings__type_count": 0
  },
  "globalplace": {
    "cpu__total": 146.52,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7468.41,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7468.41,
    "design__instance__count": 1250,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1250,
    "design__instance__utilization": 0.430291,
    "design__instance__utilization__stdcell": 0.430291,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 197020.0,
    "power__internal__total": 0.000851437,
    "power__leakage__total": 3.32921e-09,
    "power__switching__total": 0.000163233,
    "power__total": 0.00101467,
    "runtime__total": "0:12.18",
    "timing__fmax": 255367000.0,
    "timing__fmax__clock:core_clock": 255367000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.415614,
    "timing__setup__tns": 0,
    "timing__setup__ws": 1.27427
  },
  "globalplace_io": {
    "cpu__total": 0.36,
    "mem__peak": 107264.0,
    "runtime__total": "0:00.41"
  },
  "globalplace_skip_io": {
    "cpu__total": 16.79,
    "mem__peak": 109856.0,
    "runtime__total": "0:02.38"
  },
  "globalroute": {
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna_diodes_count": 0,
    "clock__skew__hold": 0.00929076,
    "clock__skew__setup": 0.00929076,
    "cpu__total": 70.75,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7773.71,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7773.71,
    "design__instance__count": 1266,
    "design__instance__count__cover": 0,
    "design__instance__count__hold_buffer": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__stdcell": 1266,
    "design__instance__displacement__max": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__total": 0,
    "design__instance__utilization": 0.447881,
    "design__instance__utilization__stdcell": 0.447881,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "design__violations": 0,
    "flow__errors__count": 0,
    "flow__warnings__count": 10,
    "flow__warnings__count:DRT-0349": 10,
    "flow__warnings__type_count": 1,
    "global_route__vias": 5806,
    "global_route__wirelength": 30863,
    "mem__peak": 211320.0,
    "power__internal__total": 0.00121502,
    "power__leakage__total": 3.47143e-09,
    "power__switching__total": 0.000525841,
    "power__total": 0.00174086,
    "route__net": 1104,
    "route__net__special": 2,
    "route__wirelength__estimated": 15995.2,
    "runtime__total": "0:15.14",
    "timing__clock__slack": 0.975,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.758843,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.494139,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 237214000.0,
    "timing__fmax__clock:core_clock": 237214000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.445146,
    "timing__setup__tns": 0,
    "timing__setup__ws": 0.9746
  },
  "placeopt": {
    "cpu__total": 1.41,
    "design__core__area": 17356.6,
    "design__die__area": 19542.2,
    "design__instance__area": 7468.41,
    "design__instance__area__cover": 0,
    "design__instance__area__macros": 0,
    "design__instance__area__padcells": 0,
    "design__instance__area__stdcell": 7468.41,
    "design__instance__count": 1250,
    "design__instance__count__cover": 0,
    "design__instance__count__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__count__stdcell": 1250,
    "design__instance__utilization": 0.430291,
    "design__instance__utilization__stdcell": 0.430291,
    "design__io": 36,
    "design__rows": 48,
    "design__rows:unithd": 48,
    "design__sites": 13872,
    "design__sites:unithd": 13872,
    "flow__errors__count": 0,
    "flow__warnings__count": 0,
    "flow__warnings__type_count": 0,
    "mem__peak": 129936.0,
    "power__internal__total": 0.000851437,
    "power__leakage__total": 3.32921e-09,
    "power__switching__total": 0.000163233,
    "power__total": 0.00101467,
    "runtime__total": "0:01.76",
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "timing__drv__hold_violation_count": 0,
    "timing__drv__max_cap": 0,
    "timing__drv__max_cap_limit": 0.754703,
    "timing__drv__max_fanout": 0,
    "timing__drv__max_fanout_limit": 0,
    "timing__drv__max_slew": 0,
    "timing__drv__max_slew_limit": 0.552035,
    "timing__drv__setup_violation_count": 0,
    "timing__fmax": 255367000.0,
    "timing__fmax__clock:core_clock": 255367000.0,
    "timing__hold__tns": 0,
    "timing__hold__ws": 0.415614,
    "timing__setup__tns": 0,
    "timing__setup__ws": 1.27427
  },
  "run": {
    "flow__design": "miniRISC",
    "flow__generate_date": "2025-12-26 12:40",
    "flow__metrics_version": "Metrics_2.1.2",
    "flow__openroad_commit": "N/A",
    "flow__openroad_version": "24Q3-10178-g83ff256997",
    "flow__platform": "sky130hd",
    "flow__platform__capacitance_units": "1pF",
    "flow__platform__current_units": "1mA",
    "flow__platform__distance_units": "1um",
    "flow__platform__power_units": "1nW",
    "flow__platform__resistance_units": "1kohm",
    "flow__platform__time_units": "1ns",
    "flow__platform__voltage_units": "1v",
    "flow__platform_commit": "N/A",
    "flow__scripts_commit": "not a git repo",
    "flow__uuid": "fcd251a7-975d-4e2d-9bdf-c74f66b821bf",
    "flow__variant": "miniRISC_tune-tune/variant-AutoTunerBase-beabd40e-or-0"
  },
  "synth": {
    "cpu__total": 3.38,
    "design__instance__area__stdcell": 7339.5392,
    "design__instance__count__stdcell": "N/A",
    "mem__peak": 60920.0,
    "runtime__total": "0:03.59"
  }
}