 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:07:28 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.45
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      1.54
  Total Negative Slack:         -0.10
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1586
  Buf/Inv Cell Count:             198
  Buf Cell Count:                  13
  Inv Cell Count:                 185
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1391
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3029.904786
  Noncombinational Area:  1293.084713
  Buf/Inv Area:            285.403713
  Total Buffer Area:            37.36
  Total Inverter Area:         248.04
  Macro/Black Box Area:      0.000000
  Net Area:               1063.039216
  -----------------------------------
  Cell Area:              4322.989499
  Design Area:            5386.028715


  Design Rules
  -----------------------------------
  Total Number of Nets:          1775
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.33
  Logic Optimization:                  3.67
  Mapping Optimization:               80.52
  -----------------------------------------
  Overall Compile Time:              122.22
  Overall Compile Wall Clock Time:   124.79

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.10  Number of Violating Paths: 17


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
