Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 64CA93B4E9D
	for <linux-arm-msm@vger.kernel.org>; Thu,  1 Oct 2026 02:39:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1790822399; cv=none; b=ERjfZ/F2rCtNc1l7BiXwmsyQ4kdAwlgACNaLDCsnxmzHUWYOQkt6O7M1o+GtvFsw4e+fX4h42bmijvS2JKQUWnXfuRgFsXYl64LZoyvq9SCY6N1UQiqeqqtTSIVeSmOyVWFRcc014M1OgmPquzOmgSVC9W+ZG8qt7WjbXdJziEs=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1790822399; c=relaxed/simple;
	bh=AQTbNMnp7jI59zx3g6v4uJ72Ia7b6VauhiXnwjKup54=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=nc4nz6luCMLxctNXjlGp+UQEnHUUQgS6WyFeJP2HzypAnXcYT+DDXZ/UsoxcBGgUGX2ynw75WzsZeid1Ivzf5cexXeAH7dayfKFR2lwembu0FCrsvZ+0vMlt9gN0EZVtuwwBmUQvyVQiWue+UCZJWuqrAvaQf0cz0XU37tP/uPc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ok4GVxs6; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kJm5TiFh; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ok4GVxs6";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kJm5TiFh"
Received: from pps.filterd (m0279866.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6910jXge271286
	for <linux-arm-msm@vger.kernel.org>; Thu, 1 Oct 2026 02:39:56 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-type:date:from:in-reply-to:message-id:mime-version
	:references:subject:to; s=qcppdkim1; bh=yV+S3P5jvvM8EKpEwldy3Siv
	yc4WzqDSMEhXoGR4RgQ=; b=Ok4GVxs68iJYunI5nhauD3cKd+DxWRTgTtM/HqOe
	/L8l7ACxHEdeJEzjwfMEc+yPFkbYf+W6N8jcm3hEEmBOd2c9yqloq9wjoRWebz+S
	Krcd/U4PCAJaKSsoobkOzLI/ZGti3m9A5BQw1u+vSE11DPebiB8CUCtrg/S5kkTs
	tdgjAEtvlQmJfY+awzNBtsO89oFC2gUUziMo/mHYoOqvN2ZOUBSxBgdD2bx70HD8
	fslJzdps4R+cX2PukniSVGmao/sj274pgDHLSDvn89Qy/TkEzyy1ebCWaii8YxDl
	wojPtJN2a+rZY3yUjRTUVXA6Avj/Wzm8XYlIEh1BZ3NCZQ==
Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4h17mvsk4f-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-arm-msm@vger.kernel.org>; Thu, 01 Oct 2026 02:39:55 +0000 (GMT)
Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-936aa34873bso1108354785a.3
        for <linux-arm-msm@vger.kernel.org>; Wed, 30 Sep 2026 19:39:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1790822395; x=1791427195; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:content-type:mime-version
         :references:message-id:subject:cc:to:from:date:from:to:cc:subject
         :date:message-id:reply-to:content-type;
        bh=yV+S3P5jvvM8EKpEwldy3Sivyc4WzqDSMEhXoGR4RgQ=;
        b=kJm5TiFhQ8A8ic4tAHXXhTvlAe8dhkM7JczrwX/CyYdNTb6qzqdpOBWIihRyNwj8xY
         LQDu//dgi2aebnyECulsGPvIP6srM1orL6EXd5S++YcRnr2NYeyQyyOTyeO3kQ+DUVib
         hkUGSkyo06mCEbkuKm2pInkoGkE89Plh687FoC5wwab9s7xmny/6Qvumy9za+qY5Mnfn
         nHeWUc8fmmoR3mWdpGkgnjd/KQM9nuL5QY0XZz/3qvOYvFrj01aze8qcMky6BuoompbG
         wx5kmGvrwHqTm/Og5fgJLdN/MZhseQ8ENHVF1E7q/dyhNo5xS0c2HsMaxhoX7lab8M0D
         UQPQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1790822395; x=1791427195;
        h=in-reply-to:content-disposition:content-type:mime-version
         :references:message-id:subject:cc:to:from:date:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=yV+S3P5jvvM8EKpEwldy3Sivyc4WzqDSMEhXoGR4RgQ=;
        b=FDjW8bTu0cd9xhY4VAC85EumJHfRXrDGwQjiLaVYLKIFsuZJrPyMG5/aGei87Hxagm
         imLIR3uGwiEW2qHYJ74i3GWg6Xfw+3eg1827OPl755CX8emq7kTk6yN9ku5LQ5qM/Tow
         +15pj5NReRkKATtdmTOUtWNb9oHNzSQR1heY+VymHjcb8/ZsFW9cGj9y59Junvm0Twxt
         3gMi4+y9J581T1M6EhPkUbrE7hEtdf5wdbeg4gA1btvhs2ryy4PlgdrPj1j19UAgR2QS
         s4MlSKgaVD17cP9kKzXotfJsKp8gvCy6bPAJPkDOCdZombP/39DPkEGRmOCXh8FkfUa2
         +g6g==
X-Forwarded-Encrypted: i=1; AKwUvBxGhFQ8QYPPzQ+JWucMRHmRDMdnqUy9EHD+4JVmBaes6Ff68KM/iqlTFiVU/HjE2G2Pp+8+CQR5nGyd13KU@vger.kernel.org
X-Gm-Message-State: AFuF++l7sQIZNtzzAMhvayHRbzbaBqVbe6EcPhWr/2UOz89hAt8N6ddQ
	Qcc+PhFOHIbnymmveOTHQuNdcuLyDsG73R6wTVgnQr3pvo0FN2K134Y+uacLxNgIKUETzG15QKx
	B/qsTjETPoDKNAKYRiDq+HGeoIY/ChZTYu0jIf+yedgFSsWE4Vp4tT0LRMZez43A5JLpD
X-Gm-Gg: AYBFou09iGdb+jT9WBrFfe8if4mSJHSfJHRsB+CanR29HBlupKcgPgOHBiSoBsp2FXF
	3oJg2fA7kAXcBeIiIqCAVGTZG6oB3xVQVEys2Zbk0owwwaIRuadR3sKr8H6+3y2Wcei6W1Zgz44
	wWe7AZ3q6a2LMbOHblshNMralJFS2++qF4ZetR+eHDHmStYOICTTMnsLNXlrdtQHycrVOB3Fju7
	ybvLudwRO1JSfjh0R9O7X46tBYsWWUNo9cY+pq+TQ9prPZhDkgeGe0johz0AG4PdptmEKFeXSYL
	v8vXUqNJwLV0VSPthWUf0qk+PbXbUz3WEfWtumCqR/LxEFyqfuZqd5bIN1eIfLjhG/Ys8DyvrwM
	2YpbVsUSsq4iQ6tPCZwmwImx5mQHHsWRODgqoKR4YrIgihfbLTGQDWZ9yGKOyyDeHygjTw4pAPF
	qJGuAsgFoE4hQ7
X-Received: by 2002:a05:620a:4056:b0:93c:bdb4:2be7 with SMTP id af79cd13be357-93cbdb43333mr28831085a.60.1790822394773;
        Wed, 30 Sep 2026 19:39:54 -0700 (PDT)
X-Received: by 2002:a05:620a:4056:b0:93c:bdb4:2be7 with SMTP id af79cd13be357-93cbdb43333mr28828085a.60.1790822394239;
        Wed, 30 Sep 2026 19:39:54 -0700 (PDT)
Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a])
        by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5ba42fb2970sm385438e87.41.2026.09.30.19.39.52
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 30 Sep 2026 19:39:52 -0700 (PDT)
Date: Thu, 1 Oct 2026 05:39:50 +0300
From: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
To: Joonhoe Kim <26rote@gmail.com>
Cc: robin.clark@oss.qualcomm.com, lumag@kernel.org, abhinav.kumar@linux.dev,
        jesszhan0024@gmail.com, sean@poorly.run, marijn.suijten@somainline.org,
        airlied@gmail.com, simona@ffwll.ch, linux-arm-msm@vger.kernel.org,
        dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org,
        linux-kernel@vger.kernel.org
Subject: Re: [PATCH] drm/msm/dpu: stop all video interfaces before cleaning
 up a split encoder
Message-ID: <tcpvnconbaogukmtektdvzbmz623txosdpvlmcemmirekzc4pd@jf64s7vwfbvi>
References: <20260929130621.943-1-26rote@gmail.com>
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260929130621.943-1-26rote@gmail.com>
X-Proofpoint-ORIG-GUID: GzAsxxDsTQ4p9vouJTQXt6Xb3co-8Ecc
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYxMDAxMDAxMCBTYWx0ZWRfX0aokmufV3weT
 TnIRhrfruI/NOuSVlFePnB25kFjt9l9OB2sycajeOCb+KxXNsjdKIKlqi2KwxjLU8rwXg0n9a0L
 PVtEynWr0XnBz89LRsHpzyY0nP2Vh8mOYZUt8LRJKBZO4j5AUvkjJ2VN4ECS5TnI8S19hLK4ggZ
 Z1OrKDet+/Fj+Vff0SeI9/RbQAjA1ayRWyRaV2F3/uRfC6vjq5wMftb9e2qzSMwEcAiLyP4H6p1
 CjXNI4eRz5QF9m0VBlvl4HEQwuve2cDQpS/iT45b1ovtV+3jkXFnVIDvq9rJAYaJ7YStQiTiYJK
 LaonJYe+rlZ/Yqnzl8U1w6TWCqAl7iUKzGw1CRodFmtsuIpDYIYNKUFOM+uayciFQeKrPFVr4AT
 lo2DoEQUl6lhTafoyuqXm6ts90WaSSgFhNUh0B/zcyp9txRz/k0Liz5cYTjBSJz8AArI7PBvTxP
 M+s4Xyo43XHIZ3Pa8qw==
X-Proofpoint-GUID: GzAsxxDsTQ4p9vouJTQXt6Xb3co-8Ecc
X-Proofpoint-Spam-Info: AW1haW4tMjYxMDAxMDAxMCBTYWx0ZWRfX91jolzzdXLya
 Hn0JFI1SA0ELRUYYAJ/k15mEsUepnb3xxlLaxEWOTJcvCwVzA7gnkeKVqD0XvgKQqZM4t3i6KLg
 aoJDut0Ks+aYpLww+ZKN3lUUvjyUsNA=
X-Authority-Analysis: v=2.4 cv=KuvYSmWN c=1 sm=1 tr=0 ts=6abdc7fb cx=c_pps
 a=HLyN3IcIa5EE8TELMZ618Q==:117 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10
 a=660iZSQnnn4A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22
 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=VwQbUJbxAAAA:8
 a=pGLkceISAAAA:8 a=oWT2rLAf9-omjay-2P0A:9 a=CjuIK1q_8ugA:10
 a=bTQJ7kPSJx9SKPbeHEYW:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-10-01_01,2026-09-21_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 bulkscore=0 malwarescore=0 spamscore=0 phishscore=0 impostorscore=0
 adultscore=0 suspectscore=0 priorityscore=1501 clxscore=1015
 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000
 definitions=main-2610010010

On Tue, Sep 29, 2026 at 10:06:21PM +0900, Joonhoe Kim wrote:
> dpu_encoder_virt_atomic_disable() disables the physical encoders one by
> one. For a video-mode master, dpu_encoder_phys_vid_disable() stops its
> timing engine, waits for the frame to finish and then runs
> dpu_encoder_helper_phys_cleanup(), which resets the CTL. With a split
> display (two interfaces driven from one CTL, e.g. bonded DSI) that CTL
> is shared with the slave, whose timing engine is still running at that
> point: the source pipe starts fetching the slave's next frame and is
> left stalled half-way through it (on SM8850, SSPP_CMN_STATUS 0x10030
> with the fetch and unpack counters frozen, where an idle pipe shows
> 0x10003).
> 
> The stall is cleared by a power collapse of the MDSS core GDSC, which
> normally happens between a disable and the next enable, so it goes
> unnoticed. When MDSS stays powered across the disable -- a full modeset
> within one commit, or another runtime-active user of MDSS such as the
> DP controller -- the next enable of the bonded DSI panel scans out
> nothing: the DPU keeps committing frames, the layer mixers produce no
> output (CRC 0), and the panel shows black with the backlight on. A CTL
> reset at enable does not clear it.
> 
> Stop the timing engine of every video interface of the encoder before
> any of them is cleaned up. The master's existing wait for the frame to
> complete then covers both halves.
> 
> Seen on a Lenovo Legion Tab Y700 gen 5 (TB323FU, SM8850) with a bonded
> DSI video-mode panel (CSOT PP8807HB1-1). It reproduces without any
> external display by keeping MDSS runtime-active:
> 
>   echo on > /sys/bus/platform/devices/9800000.display-subsystem/power/control
> 
> then DPMS off and on from the compositor: black 3/3 before this change.
> Every full modeset (e.g. a refresh rate change) went black the same way.
> With this change: DPMS off/on 13/13 and full modesets 4/4 show the
> picture, and an attached DP display is unaffected. Only tested on this
> device.
> 
> Fixes: 22cb02bc96ff ("drm/msm/disp/dpu: reset the datapath after timing engine disable")
> Assisted-by: LLM
> Signed-off-by: Joonhoe Kim <26rote@gmail.com>
> ---
> Saim Shujah's "drm/msm/dpu: clear pending flush state before physical cleanup"
> (https://lore.kernel.org/all/20260826182459.1506522-1-saimzst@gmail.com/)
> alone does not help here: still black 3/3 with only that change.
> 
>  drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 32 +++++++++++++++++++++
>  1 file changed, 32 insertions(+)
> 
> diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c
> index 1f20695f81e3..a14156408126 100644
> --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c
> +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c
> @@ -1380,6 +1380,35 @@ static void dpu_encoder_virt_atomic_enable(struct drm_encoder *drm_enc,
>  	mutex_unlock(&dpu_enc->enc_lock);
>  }
>  
> +/*
> + * Stop the timing engine of every video-mode interface of the encoder before
> + * any of them is cleaned up. With a split display (two interfaces on one CTL,
> + * e.g. bonded DSI) the master's cleanup resets the shared CTL while the
> + * slave's timing engine would still be running; the source pipes then start
> + * fetching the slave's next frame and stall half-way through it. The stall
> + * survives until the MDSS core GDSC is power-collapsed, so when something else
> + * keeps MDSS powered (an active DP controller) the next enable scans out
> + * nothing.
> + */

Please instruct your AI to stop generating the narrative comments which
duplicate commit messages. Otherwise LGTM (please respond to Sashiko
though).

> +static void dpu_encoder_stop_video_timing(struct dpu_encoder_virt *dpu_enc)
> +{
> +	unsigned long lock_flags;
> +	int i;
> +
> +	for (i = 0; i < dpu_enc->num_phys_encs; i++) {
> +		struct dpu_encoder_phys *phys = dpu_enc->phys_encs[i];
> +
> +		if (phys->intf_mode != INTF_MODE_VIDEO || !phys->hw_intf ||
> +		    !phys->hw_intf->ops.enable_timing ||
> +		    phys->enable_state == DPU_ENC_DISABLED)
> +			continue;
> +
> +		spin_lock_irqsave(phys->enc_spinlock, lock_flags);
> +		phys->hw_intf->ops.enable_timing(phys->hw_intf, 0);
> +		spin_unlock_irqrestore(phys->enc_spinlock, lock_flags);
> +	}
> +}
> +
>  static void dpu_encoder_virt_atomic_disable(struct drm_encoder *drm_enc,
>  					struct drm_atomic_commit *state)
>  {

-- 
With best wishes
Dmitry
