$date
	Sun Mar  9 04:13:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hazard_detection_unit_tb $end
$var wire 1 ! stall $end
$var reg 1 " clk $end
$var reg 5 # ex_mem_rd_addr [4:0] $end
$var reg 1 $ ex_mem_reg_write $end
$var reg 1 % id_ex_mem_read $end
$var reg 5 & id_ex_rs1_addr [4:0] $end
$var reg 5 ' id_ex_rs2_addr [4:0] $end
$var reg 5 ( mem_wb_rd_addr [4:0] $end
$var reg 1 ) mem_wb_reg_write $end
$var reg 1 * reset $end
$scope module hdu $end
$var wire 5 + ex_mem_rd_addr [4:0] $end
$var wire 1 $ ex_mem_reg_write $end
$var wire 1 % id_ex_mem_read $end
$var wire 5 , id_ex_rs1_addr [4:0] $end
$var wire 5 - id_ex_rs2_addr [4:0] $end
$var wire 5 . mem_wb_rd_addr [4:0] $end
$var wire 1 ) mem_wb_reg_write $end
$var reg 1 ! stall $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
1*
0)
b0 (
b0 '
b0 &
0%
0$
b0 #
0"
0!
$end
#1000
1"
#2000
0"
#3000
1"
#4000
0"
#5000
1"
#6000
1!
0"
1)
1$
1%
b100 (
b100 .
b1 #
b1 +
b10 '
b10 -
b1 &
b1 ,
0*
#7000
1"
#8000
0"
#9000
1"
#10000
0"
#11000
1"
#12000
0"
#13000
1"
#14000
0"
#15000
1"
#16000
0"
#17000
1"
#18000
0"
