# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 08:58:50  September 19, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY Test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:58:50  SEPTEMBER 19, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_N2 -to 50Mh
set_location_assignment PIN_G26 -to ARaz_n
set_location_assignment PIN_D25 -to Signal
set_global_assignment -name MISC_FILE "C:/Users/Nico/Desktop/Barre_Franche/Code_embarqué/Composants/F1_1_Test/Test.dpf"
set_location_assignment PIN_AF10 -to unite[0]
set_location_assignment PIN_AB12 -to unite[1]
set_location_assignment PIN_AC12 -to unite[2]
set_location_assignment PIN_AD11 -to unite[3]
set_location_assignment PIN_AE11 -to unite[4]
set_location_assignment PIN_V14 -to unite[5]
set_location_assignment PIN_V13 -to unite[6]
set_location_assignment PIN_V20 -to dizaine[0]
set_location_assignment PIN_V21 -to dizaine[1]
set_location_assignment PIN_W21 -to dizaine[2]
set_location_assignment PIN_Y22 -to dizaine[3]
set_location_assignment PIN_AA24 -to dizaine[4]
set_location_assignment PIN_AA23 -to dizaine[5]
set_location_assignment PIN_AB24 -to dizaine[6]
set_location_assignment PIN_AB23 -to centaine[0]
set_location_assignment PIN_V22 -to centaine[1]
set_location_assignment PIN_AC25 -to centaine[2]
set_location_assignment PIN_AC26 -to centaine[3]
set_location_assignment PIN_AB26 -to centaine[4]
set_location_assignment PIN_AB25 -to centaine[5]
set_location_assignment PIN_Y24 -to centaine[6]
set_global_assignment -name VHDL_FILE ../Reg/Reg.vhd
set_global_assignment -name VHDL_FILE ../Bascule_D/Bascule_D.VHD
set_global_assignment -name BDF_FILE ../Afficheur/afficheur.bdf
set_global_assignment -name VHDL_FILE ../Afficheur/TranscodeurBCD.vhd
set_global_assignment -name VHDL_FILE ../Afficheur/Deco7Seg.vhd
set_global_assignment -name VHDL_FILE ../Div/Div.vhd
set_global_assignment -name VHDL_FILE ../Detect_FM/Detect_FM.vhd
set_global_assignment -name VHDL_FILE ../Cpt/Cpt.vhd
set_global_assignment -name BDF_FILE Test.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE ../Div/Test.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Test.vwf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE Test.vwf
set_location_assignment PIN_AE23 -to pin_name
set_global_assignment -name VHDL_FILE ../MEF/MEF.vhd
set_location_assignment PIN_N25 -to Continu
set_location_assignment PIN_N23 -to Start_Stop
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top