<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="./source/lab3_z2.c:5:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="lab3_z2" ARG_PragmaIsValid="1" ARG_PragmaOptions="ap_fifo port=inA_ar" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="./source/lab3_z2.c:5:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="lab3_z2" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=lab3_z2" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="./source/lab3_z2.c:9:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="lab3_z2" ARG_PragmaIsValid="1" ARG_PragmaOptions="off" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="./source/lab3_z2.c:4:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'inA_ar'">
        <args Name="inA_ar"/>
    </msg>
</xilinx:hls_fe_msgs>

