{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 16:37:31 2009 " "Info: Processing started: Wed Sep 02 16:37:31 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "PHY_Tx\[0\] " "Warning: Node \"PHY_Tx\[0\]\" is a latch" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PHY_Tx\[1\] " "Warning: Node \"PHY_Tx\[1\]\" is a latch" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PHY_Tx\[2\] " "Warning: Node \"PHY_Tx\[2\]\" is a latch" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PHY_Tx\[3\] " "Warning: Node \"PHY_Tx\[3\]\" is a latch" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Rx_clock " "Info: Assuming node \"Rx_clock\" is an undefined clock" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "35 " "Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[3\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[3\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[3\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[3\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[10\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[10\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[2\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[2\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[10\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[10\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[2\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[2\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[4\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[4\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[7\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[7\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[7\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[7\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[4\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[4\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[0\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[0\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[0\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[0\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[11\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[11\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|data_wire\[3\]~9 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|data_wire\[3\]~9\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 29 11 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|data_wire\[3\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[9\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[9\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~0 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[9\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[9\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[8\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[8\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[5\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[5\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[5\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[5\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[8\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[8\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~4 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~4\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[1\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[1\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[1\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[1\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[6\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[6\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[6\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[6\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[12\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[12\]\" as buffer" {  } { { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[12\] " "Info: Detected ripple clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[12\]\" as buffer" {  } { { "db/dffpipe_f09.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_f09.tdf" 32 8 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|alt_synch_pipe_lv7:rs_dgwp\|dffpipe_f09:dffpipe5\|dffe7a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~1 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~2 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~3 " "Info: Detected gated clock \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 289 0 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Tx_read_clock memory Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[3\] 5.081 ns " "Info: Slack time is 5.081 ns for clock \"IFCLK\" between source register \"Tx_read_clock\" and destination memory \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "93.7 MHz 10.672 ns " "Info: Fmax is 93.7 MHz (period= 10.672 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.110 ns + Largest register memory " "Info: + Largest register to memory requirement is 10.110 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.043 ns + Largest " "Info: + Largest clock skew is 0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.885 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 2.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 166 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 166; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.815 ns) 2.885 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[3\] 3 MEM M4K_X27_Y10 1 " "Info: 3: + IC(0.801 ns) + CELL(0.815 ns) = 2.885 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 67.42 % ) " "Info: Total cell delay = 1.945 ns ( 67.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 32.58 % ) " "Info: Total interconnect delay = 0.940 ns ( 32.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.130ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.842 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 166 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 166; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.842 ns Tx_read_clock 3 REG LCFF_X17_Y12_N13 3 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = LCFF_X17_Y12_N13; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 263 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.19 % ) " "Info: Total cell delay = 1.796 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.81 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.130ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 263 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.130ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.029 ns - Longest register memory " "Info: - Longest register to memory delay is 5.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx_read_clock 1 REG LCFF_X17_Y12_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N13; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 263 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.624 ns) 1.793 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_rdreq 2 COMB LCCOMB_X19_Y12_N18 28 " "Info: 2: + IC(1.169 ns) + CELL(0.624 ns) = 1.793 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_60n1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.762 ns) 5.029 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[3\] 3 MEM M4K_X27_Y10 1 " "Info: 3: + IC(2.474 ns) + CELL(0.762 ns) = 5.029 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 27.56 % ) " "Info: Total cell delay = 1.386 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.643 ns ( 72.44 % ) " "Info: Total interconnect delay = 3.643 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { Tx_read_clock {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] {} } { 0.000ns 1.169ns 2.474ns } { 0.000ns 0.624ns 0.762ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.885 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.130ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { Tx_read_clock {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3] {} } { 0.000ns 1.169ns 2.474ns } { 0.000ns 0.624ns 0.762ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Rx_clock register PHY_Rx\[5\] memory Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4~portb_datain_reg1 8.747 ns " "Info: Slack time is 8.747 ns for clock \"Rx_clock\" between source register \"PHY_Rx\[5\]\" and destination memory \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4~portb_datain_reg1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.180 ns + Largest register memory " "Info: + Largest register to memory requirement is 10.180 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Rx_clock 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Rx_clock\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Rx_clock 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"Rx_clock\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.113 ns + Largest " "Info: + Largest clock skew is 0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock destination 2.957 ns + Shortest memory " "Info: + Shortest clock path from clock \"Rx_clock\" to destination memory is 2.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns Rx_clock~clkctrl 2 COMB CLKCTRL_G2 318 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 318; COMB Node = 'Rx_clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Rx_clock Rx_clock~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.858 ns) 2.957 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4~portb_datain_reg1 3 MEM M4K_X27_Y11 1 " "Info: 3: + IC(0.820 ns) + CELL(0.858 ns) = 2.957 ns; Loc. = M4K_X27_Y11; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4~portb_datain_reg1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 169 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 67.57 % ) " "Info: Total cell delay = 1.998 ns ( 67.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 32.43 % ) " "Info: Total interconnect delay = 0.959 ns ( 32.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Rx_clock Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.858ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock source 2.844 ns - Longest register " "Info: - Longest clock path from clock \"Rx_clock\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns Rx_clock~clkctrl 2 COMB CLKCTRL_G2 318 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 318; COMB Node = 'Rx_clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Rx_clock Rx_clock~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 2.844 ns PHY_Rx\[5\] 3 REG LCFF_X26_Y12_N19 1 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X26_Y12_N19; Fanout = 1; REG Node = 'PHY_Rx\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { Rx_clock~clkctrl PHY_Rx[5] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.50 % ) " "Info: Total cell delay = 1.806 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.038 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Rx_clock Rx_clock~clkctrl PHY_Rx[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} PHY_Rx[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Rx_clock Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.858ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Rx_clock Rx_clock~clkctrl PHY_Rx[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} PHY_Rx[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 384 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 169 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Rx_clock Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.858ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Rx_clock Rx_clock~clkctrl PHY_Rx[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} PHY_Rx[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.433 ns - Longest register memory " "Info: - Longest register to memory delay is 1.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHY_Rx\[5\] 1 REG LCFF_X26_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N19; Fanout = 1; REG Node = 'PHY_Rx\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_Rx[5] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.130 ns) 1.433 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4~portb_datain_reg1 2 MEM M4K_X27_Y11 1 " "Info: 2: + IC(1.303 ns) + CELL(0.130 ns) = 1.433 ns; Loc. = M4K_X27_Y11; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a4~portb_datain_reg1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { PHY_Rx[5] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 169 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 9.07 % ) " "Info: Total cell delay = 0.130 ns ( 9.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 90.93 % ) " "Info: Total interconnect delay = 1.303 ns ( 90.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { PHY_Rx[5] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.433 ns" { PHY_Rx[5] {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 {} } { 0.000ns 1.303ns } { 0.000ns 0.130ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.957 ns" { Rx_clock Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.957 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 {} } { 0.000ns 0.000ns 0.139ns 0.820ns } { 0.000ns 1.140ns 0.000ns 0.858ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Rx_clock Rx_clock~clkctrl PHY_Rx[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} PHY_Rx[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { PHY_Rx[5] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.433 ns" { PHY_Rx[5] {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1 {} } { 0.000ns 1.303ns } { 0.000ns 0.130ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register SLEN register SLEN 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"SLEN\" and destination register \"SLEN\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SLEN 1 REG LCFF_X14_Y11_N7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N7; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns SLEN~0 2 COMB LCCOMB_X14_Y11_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'SLEN~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { SLEN SLEN~0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns SLEN 3 REG LCFF_X14_Y11_N7 17 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y11_N7; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLEN~0 SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SLEN SLEN~0 SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SLEN {} SLEN~0 {} SLEN {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.828 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 166 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 166; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 2.828 ns SLEN 3 REG LCFF_X14_Y11_N7 17 " "Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X14_Y11_N7; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { IFCLK~clkctrl SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.51 % ) " "Info: Total cell delay = 1.796 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.032 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns IFCLK~clkctrl 2 COMB CLKCTRL_G1 166 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 166; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 2.828 ns SLEN 3 REG LCFF_X14_Y11_N7 17 " "Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X14_Y11_N7; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { IFCLK~clkctrl SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.51 % ) " "Info: Total cell delay = 1.796 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.032 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 281 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SLEN SLEN~0 SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SLEN {} SLEN~0 {} SLEN {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Rx_clock memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\] register PHY_Tx\[0\] -5.282 ns " "Info: Minimum slack time is -5.282 ns for clock \"Rx_clock\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\]\" and destination register \"PHY_Tx\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.553 ns + Shortest memory register " "Info: + Shortest memory to register delay is 2.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\] 1 MEM M4K_X11_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.366 ns) 1.516 ns PHY_Tx~8 2 COMB LCCOMB_X12_Y7_N24 1 " "Info: 2: + IC(1.041 ns) + CELL(0.366 ns) = 1.516 ns; Loc. = LCCOMB_X12_Y7_N24; Fanout = 1; COMB Node = 'PHY_Tx~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] PHY_Tx~8 } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 398 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.651 ns) 2.553 ns PHY_Tx\[0\] 3 REG LCCOMB_X12_Y7_N8 2 " "Info: 3: + IC(0.386 ns) + CELL(0.651 ns) = 2.553 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; REG Node = 'PHY_Tx\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { PHY_Tx~8 PHY_Tx[0] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 44.10 % ) " "Info: Total cell delay = 1.126 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 55.90 % ) " "Info: Total interconnect delay = 1.427 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] PHY_Tx~8 PHY_Tx[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] {} PHY_Tx~8 {} PHY_Tx[0] {} } { 0.000ns 1.041ns 0.386ns } { 0.109ns 0.366ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.835 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 7.835 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Rx_clock 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Destination clock \"Rx_clock\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Rx_clock 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"Rx_clock\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.095 ns + Smallest " "Info: + Smallest clock skew is 8.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock destination 11.023 ns + Longest register " "Info: + Longest clock path from clock \"Rx_clock\" to destination register is 11.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.513 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\] 2 REG LCFF_X13_Y9_N29 2 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.513 ns; Loc. = LCFF_X13_Y9_N29; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] } "NODE_NAME" } } { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.624 ns) 5.224 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X15_Y9_N0 1 " "Info: 3: + IC(1.087 ns) + CELL(0.624 ns) = 5.224 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 6.216 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6 4 COMB LCCOMB_X15_Y9_N30 2 " "Info: 4: + IC(0.368 ns) + CELL(0.624 ns) = 6.216 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 7.219 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\] 5 COMB LCCOMB_X15_Y9_N12 23 " "Info: 5: + IC(0.379 ns) + CELL(0.624 ns) = 7.219 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 23; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.000 ns) 9.396 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~clkctrl 6 COMB CLKCTRL_G4 4 " "Info: 6: + IC(2.177 ns) + CELL(0.000 ns) = 9.396 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 11.023 ns PHY_Tx\[0\] 7 REG LCCOMB_X12_Y7_N8 2 " "Info: 7: + IC(1.421 ns) + CELL(0.206 ns) = 11.023 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; REG Node = 'PHY_Tx\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[0] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.188 ns ( 37.99 % ) " "Info: Total cell delay = 4.188 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 62.01 % ) " "Info: Total interconnect delay = 6.835 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.023 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.023 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[0] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.421ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock source 2.928 ns - Shortest memory " "Info: - Shortest clock path from clock \"Rx_clock\" to source memory is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns Rx_clock~clkctrl 2 COMB CLKCTRL_G2 318 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 318; COMB Node = 'Rx_clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Rx_clock Rx_clock~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.815 ns) 2.928 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\] 3 MEM M4K_X11_Y7 1 " "Info: 3: + IC(0.834 ns) + CELL(0.815 ns) = 2.928 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram5\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { Rx_clock~clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 66.77 % ) " "Info: Total cell delay = 1.955 ns ( 66.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 33.23 % ) " "Info: Total interconnect delay = 0.973 ns ( 33.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Rx_clock Rx_clock~clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] {} } { 0.000ns 0.000ns 0.139ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.023 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.023 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[0] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.421ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Rx_clock Rx_clock~clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] {} } { 0.000ns 0.000ns 0.139ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aec1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.023 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.023 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[0] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.421ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Rx_clock Rx_clock~clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] {} } { 0.000ns 0.000ns 0.139ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] PHY_Tx~8 PHY_Tx[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.553 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] {} PHY_Tx~8 {} PHY_Tx[0] {} } { 0.000ns 1.041ns 0.386ns } { 0.109ns 0.366ns 0.651ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.023 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.023 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[0] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.421ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Rx_clock Rx_clock~clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0] {} } { 0.000ns 0.000ns 0.139ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "Rx_clock 8 " "Warning: Can't achieve minimum setup and hold requirement Rx_clock along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0~portb_we_reg Rx_CTL Rx_clock 8.367 ns memory " "Info: tsu for memory \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0~portb_we_reg\" (data pin = \"Rx_CTL\", clock pin = \"Rx_clock\") is 8.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.307 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns Rx_CTL 1 PIN PIN_176 9 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_176; Fanout = 9; PIN Node = 'Rx_CTL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_CTL } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.524 ns) + CELL(0.206 ns) 7.704 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_wrreq 2 COMB LCCOMB_X19_Y12_N20 124 " "Info: 2: + IC(6.524 ns) + CELL(0.206 ns) = 7.704 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 124; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { Rx_CTL Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_60n1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(0.825 ns) 11.307 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0~portb_we_reg 3 MEM M4K_X27_Y12 0 " "Info: 3: + IC(2.778 ns) + CELL(0.825 ns) = 11.307 ns; Loc. = M4K_X27_Y12; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0~portb_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_wrreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 17.73 % ) " "Info: Total cell delay = 2.005 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.302 ns ( 82.27 % ) " "Info: Total interconnect delay = 9.302 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.307 ns" { Rx_CTL Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_wrreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.307 ns" { Rx_CTL {} Rx_CTL~combout {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_wrreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg {} } { 0.000ns 0.000ns 6.524ns 2.778ns } { 0.000ns 0.974ns 0.206ns 0.825ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock destination 2.986 ns - Shortest memory " "Info: - Shortest clock path from clock \"Rx_clock\" to destination memory is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns Rx_clock~clkctrl 2 COMB CLKCTRL_G2 318 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 318; COMB Node = 'Rx_clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Rx_clock Rx_clock~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.878 ns) 2.986 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0~portb_we_reg 3 MEM M4K_X27_Y12 0 " "Info: 3: + IC(0.829 ns) + CELL(0.878 ns) = 2.986 ns; Loc. = M4K_X27_Y12; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|ram_block6a0~portb_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 67.58 % ) " "Info: Total cell delay = 2.018 ns ( 67.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 32.42 % ) " "Info: Total interconnect delay = 0.968 ns ( 32.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { Rx_clock Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg {} } { 0.000ns 0.000ns 0.139ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.307 ns" { Rx_CTL Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_wrreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.307 ns" { Rx_CTL {} Rx_CTL~combout {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_wrreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg {} } { 0.000ns 0.000ns 6.524ns 2.778ns } { 0.000ns 0.974ns 0.206ns 0.825ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { Rx_clock Rx_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { Rx_clock {} Rx_clock~combout {} Rx_clock~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg {} } { 0.000ns 0.000ns 0.139ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.878ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Rx_clock TD\[3\] PHY_Tx\[3\] 16.430 ns register " "Info: tco from clock \"Rx_clock\" to destination pin \"TD\[3\]\" through register \"PHY_Tx\[3\]\" is 16.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock source 11.022 ns + Longest register " "Info: + Longest clock path from clock \"Rx_clock\" to source register is 11.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.513 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\] 2 REG LCFF_X13_Y9_N29 2 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.513 ns; Loc. = LCFF_X13_Y9_N29; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] } "NODE_NAME" } } { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.624 ns) 5.224 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X15_Y9_N0 1 " "Info: 3: + IC(1.087 ns) + CELL(0.624 ns) = 5.224 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 6.216 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6 4 COMB LCCOMB_X15_Y9_N30 2 " "Info: 4: + IC(0.368 ns) + CELL(0.624 ns) = 6.216 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 7.219 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\] 5 COMB LCCOMB_X15_Y9_N12 23 " "Info: 5: + IC(0.379 ns) + CELL(0.624 ns) = 7.219 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 23; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.000 ns) 9.396 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~clkctrl 6 COMB CLKCTRL_G4 4 " "Info: 6: + IC(2.177 ns) + CELL(0.000 ns) = 9.396 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.206 ns) 11.022 ns PHY_Tx\[3\] 7 REG LCCOMB_X12_Y7_N14 2 " "Info: 7: + IC(1.420 ns) + CELL(0.206 ns) = 11.022 ns; Loc. = LCCOMB_X12_Y7_N14; Fanout = 2; REG Node = 'PHY_Tx\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[3] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.188 ns ( 38.00 % ) " "Info: Total cell delay = 4.188 ns ( 38.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.834 ns ( 62.00 % ) " "Info: Total interconnect delay = 6.834 ns ( 62.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.022 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.022 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[3] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.420ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.408 ns + Longest register pin " "Info: + Longest register to pin delay is 5.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHY_Tx\[3\] 1 REG LCCOMB_X12_Y7_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y7_N14; Fanout = 2; REG Node = 'PHY_Tx\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHY_Tx[3] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(3.106 ns) 5.408 ns TD\[3\] 2 PIN PIN_41 0 " "Info: 2: + IC(2.302 ns) + CELL(3.106 ns) = 5.408 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'TD\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { PHY_Tx[3] TD[3] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 57.43 % ) " "Info: Total cell delay = 3.106 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 42.57 % ) " "Info: Total interconnect delay = 2.302 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { PHY_Tx[3] TD[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { PHY_Tx[3] {} TD[3] {} } { 0.000ns 2.302ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.022 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.022 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[3] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.420ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { PHY_Tx[3] TD[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { PHY_Tx[3] {} TD[3] {} } { 0.000ns 2.302ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.337 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.246 ns) + CELL(3.076 ns) 11.337 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.09 % ) " "Info: Total cell delay = 4.091 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 63.91 % ) " "Info: Total interconnect delay = 7.246 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.337 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.337 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PHY_Tx\[1\] Rx_clock Rx_clock 6.674 ns register " "Info: th for register \"PHY_Tx\[1\]\" (data pin = \"Rx_clock\", clock pin = \"Rx_clock\") is 6.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Rx_clock destination 11.024 ns + Longest register " "Info: + Longest clock path from clock \"Rx_clock\" to destination register is 11.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.970 ns) 3.513 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\] 2 REG LCFF_X13_Y9_N29 2 " "Info: 2: + IC(1.403 ns) + CELL(0.970 ns) = 3.513 ns; Loc. = LCFF_X13_Y9_N29; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|rdptr_g\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] } "NODE_NAME" } } { "db/dcfifo_tgk1.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_tgk1.tdf" 68 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.624 ns) 5.224 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X15_Y9_N0 1 " "Info: 3: + IC(1.087 ns) + CELL(0.624 ns) = 5.224 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 6.216 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6 4 COMB LCCOMB_X15_Y9_N30 2 " "Info: 4: + IC(0.368 ns) + CELL(0.624 ns) = 6.216 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 7.219 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\] 5 COMB LCCOMB_X15_Y9_N12 23 " "Info: 5: + IC(0.379 ns) + CELL(0.624 ns) = 7.219 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 23; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.000 ns) 9.396 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~clkctrl 6 COMB CLKCTRL_G4 4 " "Info: 6: + IC(2.177 ns) + CELL(0.000 ns) = 9.396 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_tgk1:auto_generated\|cmpr_836:rdempty_eq_comp\|result_wire\[0\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl } "NODE_NAME" } } { "db/cmpr_836.tdf" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_836.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 11.024 ns PHY_Tx\[1\] 7 REG LCCOMB_X12_Y7_N2 2 " "Info: 7: + IC(1.422 ns) + CELL(0.206 ns) = 11.024 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; REG Node = 'PHY_Tx\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[1] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.188 ns ( 37.99 % ) " "Info: Total cell delay = 4.188 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.836 ns ( 62.01 % ) " "Info: Total interconnect delay = 6.836 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.024 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.024 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[1] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.422ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.350 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Rx_clock 1 CLK PIN_23 32 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 32; CLK Node = 'Rx_clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.589 ns) 3.357 ns PHY_Tx~9 2 COMB LCCOMB_X12_Y7_N18 1 " "Info: 2: + IC(1.628 ns) + CELL(0.589 ns) = 3.357 ns; Loc. = LCCOMB_X12_Y7_N18; Fanout = 1; COMB Node = 'PHY_Tx~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { Rx_clock PHY_Tx~9 } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 398 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 4.350 ns PHY_Tx\[1\] 3 REG LCCOMB_X12_Y7_N2 2 " "Info: 3: + IC(0.369 ns) + CELL(0.624 ns) = 4.350 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; REG Node = 'PHY_Tx\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { PHY_Tx~9 PHY_Tx[1] } "NODE_NAME" } } { "Ozy11.v" "" { Text "O:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 54.09 % ) " "Info: Total cell delay = 2.353 ns ( 54.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 45.91 % ) " "Info: Total interconnect delay = 1.997 ns ( 45.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.350 ns" { Rx_clock PHY_Tx~9 PHY_Tx[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.350 ns" { Rx_clock {} Rx_clock~combout {} PHY_Tx~9 {} PHY_Tx[1] {} } { 0.000ns 0.000ns 1.628ns 0.369ns } { 0.000ns 1.140ns 0.589ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.024 ns" { Rx_clock Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl PHY_Tx[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.024 ns" { Rx_clock {} Rx_clock~combout {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~5 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~6 {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0] {} Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:rdempty_eq_comp|result_wire[0]~clkctrl {} PHY_Tx[1] {} } { 0.000ns 0.000ns 1.403ns 1.087ns 0.368ns 0.379ns 2.177ns 1.422ns } { 0.000ns 1.140ns 0.970ns 0.624ns 0.624ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.350 ns" { Rx_clock PHY_Tx~9 PHY_Tx[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.350 ns" { Rx_clock {} Rx_clock~combout {} PHY_Tx~9 {} PHY_Tx[1] {} } { 0.000ns 0.000ns 1.628ns 0.369ns } { 0.000ns 1.140ns 0.589ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 16:37:35 2009 " "Info: Processing ended: Wed Sep 02 16:37:35 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
