
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+89 (git sha1 75eff54b3, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_LATTICE pass.

4.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10354$3898'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10337$3897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10065$3896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10046$3895'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10031$3894'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10384$2673'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10192$2583'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10174$2573'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10156$2563'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10138$2553'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$1395'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7525$1394'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7509$1379'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7501$1378'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7485$1363'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$1362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1347'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7453$1346'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5193$903'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Cleaned up 38 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$5030 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$5019 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$5018 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$5017 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$5016 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$4965 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$4962 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$4956 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$4935 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$4931 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$4927 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4924 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$4912 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$4909 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$4896 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$4889 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$4885 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$4871 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$4849 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$4846 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$4843 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$4842 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$4841 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4840 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$4839 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$4838 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$4835 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$4832 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$4831 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$4830 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$4829 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$4828 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$4827 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$4826 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$4825 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$4818 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$4817 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$4700 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4699 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$4692 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$4663 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4662 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4661 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$4660 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$4659 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$4658 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$4657 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$4656 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$4655 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$4489 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$4486 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$4485 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$4480 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4479 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$4471 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$4463 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$4460 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$4454 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$4453 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$4452 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$4451 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4437 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$4436 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$4435 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$4434 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$4430 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$4408 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$4407 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$4406 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$4405 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$4399 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$4389 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$4387 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$4384 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$4380 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$4376 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$4349 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$4348 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$4340 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$4339 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$4336 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$4335 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$4331 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$4330 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$4329 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$4327 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$4306 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4295 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$4294 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$4293 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$4290 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$4287 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$4277 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$4272 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$4248 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$4247 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$4244 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$4243 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$4224 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4217 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4215 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$4204 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$4190 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$4186 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$4182 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$4181 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$4175 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$4173 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$4169 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$4166 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$4159 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$4158 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$4157 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$4156 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$4155 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$4154 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$4153 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$4152 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$4151 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$4150 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$4149 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$4148 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$4147 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$4146 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$4145 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$4144 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$4143 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$4142 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$4141 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$4140 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$4139 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$4138 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$4137 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$4136 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$4135 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$4134 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$4133 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$4122 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$4120 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$4119 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$4118 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$4117 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$4116 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$4096 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$4095 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$4094 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497 in module colorlight_i5.
Marked 65 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279 in module colorlight_i5.
Marked 6 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194 in module colorlight_i5.
Marked 27 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7745$1445 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1438 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7711$1431 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7694$1424 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1417 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1344 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7411$1343 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7394$1342 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7377$1341 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7360$1340 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1339 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1336 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$1335 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7258$1334 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7241$1333 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1332 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7207$1331 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7190$1330 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7139$1327 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7106$1324 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7095$1323 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1322 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1120 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$379 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342 in module colorlight_i5.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 148 redundant assignments.
Promoted 1827 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3116$3887'.
  Set init value: \wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3111$3886'.
  Set init value: \wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3108$3885'.
  Set init value: \wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3093$3884'.
  Set init value: \wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3085$3883'.
  Set init value: \wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3082$3882'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$3881'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3080$3880'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3079$3879'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3072$3878'.
  Set init value: \wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3071$3877'.
  Set init value: \wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3069$3876'.
  Set init value: \wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3068$3875'.
  Set init value: \wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3067$3874'.
  Set init value: \wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3066$3873'.
  Set init value: \wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3065$3872'.
  Set init value: \wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3061$3871'.
  Set init value: \wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3060$3870'.
  Set init value: \wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3059$3869'.
  Set init value: \wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$3868'.
  Set init value: \wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3057$3867'.
  Set init value: \wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3056$3866'.
  Set init value: \wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3055$3865'.
  Set init value: \wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3054$3864'.
  Set init value: \wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3053$3863'.
  Set init value: \wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3047$3861'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3042$3860'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3041$3859'.
  Set init value: \vtg_vsync_start_storage = 12'001001011001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3040$3858'.
  Set init value: \vtg_vsync_start_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3038$3857'.
  Set init value: \vtg_vsync_end_storage = 12'001001011101
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3037$3856'.
  Set init value: \vtg_vsync_end_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3035$3855'.
  Set init value: \vtg_vscan_storage = 12'001001110011
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3034$3854'.
  Set init value: \vtg_vscan_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3032$3853'.
  Set init value: \vtg_vres_storage = 12'001001011000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3031$3852'.
  Set init value: \vtg_vres_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3029$3851'.
  Set init value: \vtg_vactive_clockdomainsrenamer0_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3028$3850'.
  Set init value: \vtg_vactive_clockdomainsrenamer0_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3027$3849'.
  Set init value: \vtg_vactive = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$3848'.
  Set init value: \vtg_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3024$3847'.
  Set init value: \vtg_source_payload_vsync_clockdomainsrenamer0_next_value_ce7 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3023$3846'.
  Set init value: \vtg_source_payload_vsync_clockdomainsrenamer0_next_value7 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3022$3845'.
  Set init value: \vtg_source_payload_vsync = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3021$3844'.
  Set init value: \vtg_source_payload_vres_clockdomainsrenamer0_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3020$3843'.
  Set init value: \vtg_source_payload_vres_clockdomainsrenamer0_next_value3 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3019$3842'.
  Set init value: \vtg_source_payload_vres = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3018$3841'.
  Set init value: \vtg_source_payload_vcount_clockdomainsrenamer0_next_value_ce5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3017$3840'.
  Set init value: \vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3016$3839'.
  Set init value: \vtg_source_payload_vcount = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3015$3838'.
  Set init value: \vtg_source_payload_hsync_clockdomainsrenamer0_next_value_ce6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3014$3837'.
  Set init value: \vtg_source_payload_hsync_clockdomainsrenamer0_next_value6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3013$3836'.
  Set init value: \vtg_source_payload_hsync = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3012$3835'.
  Set init value: \vtg_source_payload_hres_clockdomainsrenamer0_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3011$3834'.
  Set init value: \vtg_source_payload_hres_clockdomainsrenamer0_next_value2 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3010$3833'.
  Set init value: \vtg_source_payload_hres = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3009$3832'.
  Set init value: \vtg_source_payload_hcount_clockdomainsrenamer0_next_value_ce4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3008$3831'.
  Set init value: \vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3007$3830'.
  Set init value: \vtg_source_payload_hcount = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3005$3829'.
  Set init value: \vtg_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3004$3828'.
  Set init value: \vtg_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3002$3827'.
  Set init value: \vtg_hsync_start_storage = 12'001101001000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$3826'.
  Set init value: \vtg_hsync_start_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$3825'.
  Set init value: \vtg_hsync_end_storage = 12'001111001000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2998$3824'.
  Set init value: \vtg_hsync_end_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2996$3823'.
  Set init value: \vtg_hscan_storage = 12'010000011111
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2995$3822'.
  Set init value: \vtg_hscan_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2993$3821'.
  Set init value: \vtg_hres_storage = 12'001100100000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2992$3820'.
  Set init value: \vtg_hres_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2990$3819'.
  Set init value: \vtg_hactive_clockdomainsrenamer0_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2989$3818'.
  Set init value: \vtg_hactive_clockdomainsrenamer0_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2988$3817'.
  Set init value: \vtg_hactive = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2987$3816'.
  Set init value: \vtg_enable_storage = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2986$3815'.
  Set init value: \vtg_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2984$3814'.
  Set init value: \vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2983$3813'.
  Set init value: \vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2982$3812'.
  Set init value: \vt_y_term_rollover = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$3811'.
  Set init value: \vt_y_rollover = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2961$3810'.
  Set init value: \vt_uart_fifo_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2953$3809'.
  Set init value: \vt_uart_fifo_source_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2941$3807'.
  Set init value: \vt_uart_fifo_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2940$3806'.
  Set init value: \vt_uart_fifo_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2932$3805'.
  Set init value: \vt_uart_fifo_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2931$3804'.
  Set init value: \vt_term_wrport_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$3803'.
  Set init value: \vt_term_wrport_dat_w = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2928$3802'.
  Set init value: \vt_term_wrport_adr = 13'0000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2924$3801'.
  Set init value: \vt_term_dat_r = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2920$3800'.
  Set init value: \vt_source_source_payload_r = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$3799'.
  Set init value: \vt_source_source_payload_g = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2916$3798'.
  Set init value: \vt_source_source_payload_b = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2910$3796'.
  Set init value: \vt_csiinterpreter_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2908$3795'.
  Set init value: \vt_csiinterpreter_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2907$3794'.
  Set init value: \vt_csiinterpreter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2906$3793'.
  Set init value: \vt_csiinterpreter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2904$3792'.
  Set init value: \vt_csiinterpreter_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2900$3791'.
  Set init value: \vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$3790'.
  Set init value: \vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2898$3789'.
  Set init value: \vt_csiinterpreter_csi_final = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2897$3788'.
  Set init value: \vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2896$3787'.
  Set init value: \vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$3786'.
  Set init value: \vt_csiinterpreter_csi_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$3785'.
  Set init value: \vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$3784'.
  Set init value: \vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2892$3783'.
  Set init value: \vt_csiinterpreter_color = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2891$3782'.
  Set init value: \vt_csiinterpreter_clear_xy = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2890$3781'.
  Set init value: \vt_csiinterpreter7 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2889$3780'.
  Set init value: \vt_csiinterpreter6 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2888$3779'.
  Set init value: \vt_csiinterpreter5 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2887$3778'.
  Set init value: \vt_csiinterpreter4 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2886$3777'.
  Set init value: \vt_csiinterpreter3 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2885$3776'.
  Set init value: \vt_csiinterpreter2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2884$3775'.
  Set init value: \vt_csiinterpreter1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2883$3774'.
  Set init value: \vt_csiinterpreter0 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2860$3773'.
  Set init value: \vt_buffer1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2858$3772'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_vsync = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2857$3771'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_vres = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2856$3770'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_vcount = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2855$3769'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_hsync = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2854$3768'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_hres = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2853$3767'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_hcount = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2852$3766'.
  Set init value: \vt_buffer1_pipe_valid_source_payload_de = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2851$3765'.
  Set init value: \vt_buffer1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2850$3764'.
  Set init value: \vt_buffer1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2816$3763'.
  Set init value: \vt_buffer0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2814$3762'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_vsync = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2813$3761'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_vres = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2812$3760'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_vcount = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2811$3759'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_hsync = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2810$3758'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_hres = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2809$3757'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_hcount = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2808$3756'.
  Set init value: \vt_buffer0_pipe_valid_source_payload_de = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2807$3755'.
  Set init value: \vt_buffer0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2806$3754'.
  Set init value: \vt_buffer0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2794$3753'.
  Set init value: \vt_bit = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2775$3750'.
  Set init value: \videohdmi10to1serializer5_shift_register = 20'00000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2773$3749'.
  Set init value: \videohdmi10to1serializer5_o_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2772$3748'.
  Set init value: \videohdmi10to1serializer5_o_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2771$3747'.
  Set init value: \videohdmi10to1serializer5_level = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2768$3746'.
  Set init value: \videohdmi10to1serializer5_i_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2750$3745'.
  Set init value: \videohdmi10to1serializer5_cdc_graycounter11_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2748$3744'.
  Set init value: \videohdmi10to1serializer5_cdc_graycounter11_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$3743'.
  Set init value: \videohdmi10to1serializer5_cdc_graycounter11_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2745$3742'.
  Set init value: \videohdmi10to1serializer5_cdc_graycounter10_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2743$3741'.
  Set init value: \videohdmi10to1serializer5_cdc_graycounter10_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2742$3740'.
  Set init value: \videohdmi10to1serializer5_cdc_graycounter10_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2709$3737'.
  Set init value: \videohdmi10to1serializer4_shift_register = 20'00000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2707$3736'.
  Set init value: \videohdmi10to1serializer4_o_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2706$3735'.
  Set init value: \videohdmi10to1serializer4_o_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2705$3734'.
  Set init value: \videohdmi10to1serializer4_level = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2702$3733'.
  Set init value: \videohdmi10to1serializer4_i_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$3732'.
  Set init value: \videohdmi10to1serializer4_cdc_graycounter9_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2682$3731'.
  Set init value: \videohdmi10to1serializer4_cdc_graycounter9_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2681$3730'.
  Set init value: \videohdmi10to1serializer4_cdc_graycounter9_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2679$3729'.
  Set init value: \videohdmi10to1serializer4_cdc_graycounter8_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2677$3728'.
  Set init value: \videohdmi10to1serializer4_cdc_graycounter8_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2676$3727'.
  Set init value: \videohdmi10to1serializer4_cdc_graycounter8_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2643$3724'.
  Set init value: \videohdmi10to1serializer3_shift_register = 20'00000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2641$3723'.
  Set init value: \videohdmi10to1serializer3_o_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2640$3722'.
  Set init value: \videohdmi10to1serializer3_o_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2639$3721'.
  Set init value: \videohdmi10to1serializer3_level = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2636$3720'.
  Set init value: \videohdmi10to1serializer3_i_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2618$3719'.
  Set init value: \videohdmi10to1serializer3_cdc_graycounter7_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2616$3718'.
  Set init value: \videohdmi10to1serializer3_cdc_graycounter7_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2615$3717'.
  Set init value: \videohdmi10to1serializer3_cdc_graycounter7_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2613$3716'.
  Set init value: \videohdmi10to1serializer3_cdc_graycounter6_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2611$3715'.
  Set init value: \videohdmi10to1serializer3_cdc_graycounter6_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2610$3714'.
  Set init value: \videohdmi10to1serializer3_cdc_graycounter6_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2577$3711'.
  Set init value: \videohdmi10to1serializer2_shift_register = 20'00000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2575$3710'.
  Set init value: \videohdmi10to1serializer2_o_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2574$3709'.
  Set init value: \videohdmi10to1serializer2_o_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$3708'.
  Set init value: \videohdmi10to1serializer2_level = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2570$3707'.
  Set init value: \videohdmi10to1serializer2_i_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2552$3706'.
  Set init value: \videohdmi10to1serializer2_cdc_graycounter5_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2550$3705'.
  Set init value: \videohdmi10to1serializer2_cdc_graycounter5_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2549$3704'.
  Set init value: \videohdmi10to1serializer2_cdc_graycounter5_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2547$3703'.
  Set init value: \videohdmi10to1serializer2_cdc_graycounter4_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2545$3702'.
  Set init value: \videohdmi10to1serializer2_cdc_graycounter4_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2544$3701'.
  Set init value: \videohdmi10to1serializer2_cdc_graycounter4_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2511$3698'.
  Set init value: \videohdmi10to1serializer1_shift_register = 20'00000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$3697'.
  Set init value: \videohdmi10to1serializer1_o_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2508$3696'.
  Set init value: \videohdmi10to1serializer1_o_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2507$3695'.
  Set init value: \videohdmi10to1serializer1_level = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2504$3694'.
  Set init value: \videohdmi10to1serializer1_i_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2486$3693'.
  Set init value: \videohdmi10to1serializer1_cdc_graycounter3_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$3692'.
  Set init value: \videohdmi10to1serializer1_cdc_graycounter3_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2483$3691'.
  Set init value: \videohdmi10to1serializer1_cdc_graycounter3_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2481$3690'.
  Set init value: \videohdmi10to1serializer1_cdc_graycounter2_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$3689'.
  Set init value: \videohdmi10to1serializer1_cdc_graycounter2_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2478$3688'.
  Set init value: \videohdmi10to1serializer1_cdc_graycounter2_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2445$3685'.
  Set init value: \videohdmi10to1serializer0_shift_register = 20'00000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2443$3684'.
  Set init value: \videohdmi10to1serializer0_o_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$3683'.
  Set init value: \videohdmi10to1serializer0_o_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2441$3682'.
  Set init value: \videohdmi10to1serializer0_level = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2438$3681'.
  Set init value: \videohdmi10to1serializer0_i_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2420$3680'.
  Set init value: \videohdmi10to1serializer0_cdc_graycounter1_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2418$3679'.
  Set init value: \videohdmi10to1serializer0_cdc_graycounter1_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2417$3678'.
  Set init value: \videohdmi10to1serializer0_cdc_graycounter1_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2415$3677'.
  Set init value: \videohdmi10to1serializer0_cdc_graycounter0_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$3676'.
  Set init value: \videohdmi10to1serializer0_cdc_graycounter0_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$3675'.
  Set init value: \videohdmi10to1serializer0_cdc_graycounter0_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2367$3671'.
  Set init value: \uart_cdc_cdc_graycounter1_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2365$3670'.
  Set init value: \uart_cdc_cdc_graycounter1_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$3669'.
  Set init value: \uart_cdc_cdc_graycounter1_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2362$3668'.
  Set init value: \uart_cdc_cdc_graycounter0_q_next_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2360$3667'.
  Set init value: \uart_cdc_cdc_graycounter0_q_binary = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2359$3666'.
  Set init value: \uart_cdc_cdc_graycounter0_q = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2344$3665'.
  Set init value: \tmdsencoder5_self = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2343$3664'.
  Set init value: \tmdsencoder5_q_m_r = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2341$3663'.
  Set init value: \tmdsencoder5_out = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$3662'.
  Set init value: \tmdsencoder5_new_de2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$3661'.
  Set init value: \tmdsencoder5_new_de1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$3660'.
  Set init value: \tmdsencoder5_new_de0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2337$3659'.
  Set init value: \tmdsencoder5_new_c2 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2336$3658'.
  Set init value: \tmdsencoder5_new_c1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2335$3657'.
  Set init value: \tmdsencoder5_new_c0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2334$3656'.
  Set init value: \tmdsencoder5_n1q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$3655'.
  Set init value: \tmdsencoder5_n1d = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2332$3654'.
  Set init value: \tmdsencoder5_n0q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2330$3653'.
  Set init value: \tmdsencoder5_d1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$3652'.
  Set init value: \tmdsencoder5_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2326$3651'.
  Set init value: \tmdsencoder4_self = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2325$3650'.
  Set init value: \tmdsencoder4_q_m_r = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2323$3649'.
  Set init value: \tmdsencoder4_out = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$3648'.
  Set init value: \tmdsencoder4_new_de2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2321$3647'.
  Set init value: \tmdsencoder4_new_de1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2320$3646'.
  Set init value: \tmdsencoder4_new_de0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2319$3645'.
  Set init value: \tmdsencoder4_new_c2 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2318$3644'.
  Set init value: \tmdsencoder4_new_c1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2317$3643'.
  Set init value: \tmdsencoder4_new_c0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2316$3642'.
  Set init value: \tmdsencoder4_n1q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2315$3641'.
  Set init value: \tmdsencoder4_n1d = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2314$3640'.
  Set init value: \tmdsencoder4_n0q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$3639'.
  Set init value: \tmdsencoder4_d1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2310$3638'.
  Set init value: \tmdsencoder4_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2308$3637'.
  Set init value: \tmdsencoder3_self = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$3636'.
  Set init value: \tmdsencoder3_q_m_r = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$3635'.
  Set init value: \tmdsencoder3_out = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2304$3634'.
  Set init value: \tmdsencoder3_new_de2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$3633'.
  Set init value: \tmdsencoder3_new_de1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2302$3632'.
  Set init value: \tmdsencoder3_new_de0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2301$3631'.
  Set init value: \tmdsencoder3_new_c2 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2300$3630'.
  Set init value: \tmdsencoder3_new_c1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2299$3629'.
  Set init value: \tmdsencoder3_new_c0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2298$3628'.
  Set init value: \tmdsencoder3_n1q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2297$3627'.
  Set init value: \tmdsencoder3_n1d = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2296$3626'.
  Set init value: \tmdsencoder3_n0q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2294$3625'.
  Set init value: \tmdsencoder3_d1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$3624'.
  Set init value: \tmdsencoder3_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2290$3623'.
  Set init value: \tmdsencoder2_self = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$3622'.
  Set init value: \tmdsencoder2_q_m_r = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2287$3621'.
  Set init value: \tmdsencoder2_out = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2286$3620'.
  Set init value: \tmdsencoder2_new_de2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2285$3619'.
  Set init value: \tmdsencoder2_new_de1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2284$3618'.
  Set init value: \tmdsencoder2_new_de0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2283$3617'.
  Set init value: \tmdsencoder2_new_c2 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2282$3616'.
  Set init value: \tmdsencoder2_new_c1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2281$3615'.
  Set init value: \tmdsencoder2_new_c0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2280$3614'.
  Set init value: \tmdsencoder2_n1q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2279$3613'.
  Set init value: \tmdsencoder2_n1d = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2278$3612'.
  Set init value: \tmdsencoder2_n0q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$3611'.
  Set init value: \tmdsencoder2_d1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2274$3610'.
  Set init value: \tmdsencoder2_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2272$3609'.
  Set init value: \tmdsencoder1_self = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2271$3608'.
  Set init value: \tmdsencoder1_q_m_r = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2269$3607'.
  Set init value: \tmdsencoder1_out = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2268$3606'.
  Set init value: \tmdsencoder1_new_de2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2267$3605'.
  Set init value: \tmdsencoder1_new_de1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2266$3604'.
  Set init value: \tmdsencoder1_new_de0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2265$3603'.
  Set init value: \tmdsencoder1_new_c2 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2264$3602'.
  Set init value: \tmdsencoder1_new_c1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2263$3601'.
  Set init value: \tmdsencoder1_new_c0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$3600'.
  Set init value: \tmdsencoder1_n1q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$3599'.
  Set init value: \tmdsencoder1_n1d = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$3598'.
  Set init value: \tmdsencoder1_n0q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$3597'.
  Set init value: \tmdsencoder1_d1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2256$3596'.
  Set init value: \tmdsencoder1_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2254$3595'.
  Set init value: \tmdsencoder0_self = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2253$3594'.
  Set init value: \tmdsencoder0_q_m_r = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$3593'.
  Set init value: \tmdsencoder0_out = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$3592'.
  Set init value: \tmdsencoder0_new_de2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2249$3591'.
  Set init value: \tmdsencoder0_new_de1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2248$3590'.
  Set init value: \tmdsencoder0_new_de0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2247$3589'.
  Set init value: \tmdsencoder0_new_c2 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2246$3588'.
  Set init value: \tmdsencoder0_new_c1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$3587'.
  Set init value: \tmdsencoder0_new_c0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2244$3586'.
  Set init value: \tmdsencoder0_n1q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2243$3585'.
  Set init value: \tmdsencoder0_n1d = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$3584'.
  Set init value: \tmdsencoder0_n0q_m = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2240$3583'.
  Set init value: \tmdsencoder0_d1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2238$3582'.
  Set init value: \tmdsencoder0_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$3581'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2229$3580'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2224$3579'.
  Set init value: \sync_t_self = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2223$3578'.
  Set init value: \sync_rhs_self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$3577'.
  Set init value: \sync_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2221$3576'.
  Set init value: \sync_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2220$3575'.
  Set init value: \sync_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2219$3574'.
  Set init value: \sync_rhs_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2218$3573'.
  Set init value: \sync_rhs_self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2217$3572'.
  Set init value: \sync_rhs_self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2216$3571'.
  Set init value: \sync_f_self5 = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$3570'.
  Set init value: \sync_f_self4 = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2214$3569'.
  Set init value: \sync_f_self3 = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2213$3568'.
  Set init value: \sync_f_self2 = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2212$3567'.
  Set init value: \sync_f_self1 = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2211$3566'.
  Set init value: \sync_f_self0 = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2209$3565'.
  Set init value: \spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2208$3564'.
  Set init value: \spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$3563'.
  Set init value: \spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2206$3562'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2205$3561'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2204$3560'.
  Set init value: \spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$3559'.
  Set init value: \spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$3558'.
  Set init value: \spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2201$3557'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2200$3556'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2199$3555'.
  Set init value: \spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2198$3554'.
  Set init value: \spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$3553'.
  Set init value: \spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2190$3550'.
  Set init value: \spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2183$3549'.
  Set init value: \spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$3548'.
  Set init value: \spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2176$3546'.
  Set init value: \spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$3545'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2174$3544'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2173$3543'.
  Set init value: \spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2172$3542'.
  Set init value: \spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$3541'.
  Set init value: \spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2166$3540'.
  Set init value: \spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$3539'.
  Set init value: \spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$3538'.
  Set init value: \spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$3537'.
  Set init value: \spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$3536'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$3535'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2150$3534'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$3533'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$3532'.
  Set init value: \socbushandler_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$3531'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$3530'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2132$3529'.
  Set init value: \sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2131$3528'.
  Set init value: \sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$3527'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$3526'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$3525'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$3524'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$3523'.
  Set init value: \sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$3522'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$3521'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$3519'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$3518'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$3517'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$3516'.
  Set init value: \sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$3513'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$3512'.
  Set init value: \sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$3511'.
  Set init value: \sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$3510'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$3509'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$3508'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$3507'.
  Set init value: \sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$3506'.
  Set init value: \sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2079$3505'.
  Set init value: \sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2077$3504'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$3503'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$3500'.
  Set init value: \sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$3499'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$3498'.
  Set init value: \sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$3497'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2065$3496'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$3495'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$3494'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$3493'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$3492'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2058$3491'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$3490'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2056$3489'.
  Set init value: \sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$3488'.
  Set init value: \sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2054$3487'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$3486'.
  Set init value: \sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$3485'.
  Set init value: \sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$3478'.
  Set init value: \sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$3476'.
  Set init value: \sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2004$3467'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2003$3466'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2001$3465'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1999$3464'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$3463'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$3462'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$3461'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$3460'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$3459'.
  Set init value: \sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$3458'.
  Set init value: \sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1975$3456'.
  Set init value: \sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1973$3455'.
  Set init value: \sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1971$3454'.
  Set init value: \sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1970$3453'.
  Set init value: \sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$3452'.
  Set init value: \sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$3451'.
  Set init value: \sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1962$3449'.
  Set init value: \sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$3448'.
  Set init value: \sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1960$3447'.
  Set init value: \sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1958$3445'.
  Set init value: \sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1956$3444'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$3443'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1954$3442'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$3441'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$3438'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1949$3437'.
  Set init value: \sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1948$3436'.
  Set init value: \sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1947$3435'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$3434'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$3433'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$3432'.
  Set init value: \sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$3431'.
  Set init value: \sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$3430'.
  Set init value: \sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$3429'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$3428'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$3427'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$3426'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$3421'.
  Set init value: \sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$3420'.
  Set init value: \sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$3418'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$3417'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1913$3416'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$3415'.
  Set init value: \sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$3414'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1902$3413'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1900$3412'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$3411'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$3410'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1896$3409'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$3406'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$3405'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$3404'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$3403'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$3402'.
  Set init value: \sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$3401'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1855$3400'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1850$3398'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$3397'.
  Set init value: \sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1846$3396'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1844$3395'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$3394'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1842$3393'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1841$3392'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$3391'.
  Set init value: \sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$3390'.
  Set init value: \sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$3389'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$3388'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$3387'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$3386'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$3385'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$3384'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$3383'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$3382'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$3381'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$3380'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$3379'.
  Set init value: \sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$3378'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$3377'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$3376'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$3375'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$3374'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$3373'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$3370'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$3369'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$3368'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1765$3367'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$3366'.
  Set init value: \sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1762$3365'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1759$3364'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1754$3362'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1751$3361'.
  Set init value: \sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$3360'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1748$3359'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1747$3358'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$3357'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$3356'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1738$3355'.
  Set init value: \sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$3354'.
  Set init value: \sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$3353'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$3352'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$3351'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$3350'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1723$3349'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$3348'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1721$3347'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1720$3346'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$3345'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$3344'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1713$3343'.
  Set init value: \sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$3342'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$3341'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$3340'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$3339'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$3338'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$3337'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1673$3334'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1672$3333'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$3332'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$3331'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1668$3330'.
  Set init value: \sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1666$3329'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$3328'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1658$3326'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$3325'.
  Set init value: \sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1654$3324'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$3323'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$3322'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$3321'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$3320'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1642$3319'.
  Set init value: \sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$3318'.
  Set init value: \sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1631$3317'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$3316'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$3315'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$3314'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1627$3313'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$3312'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$3311'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$3310'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$3309'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1621$3308'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1617$3307'.
  Set init value: \sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$3306'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$3305'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$3304'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$3303'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$3302'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$3301'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1577$3298'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$3297'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$3296'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1573$3295'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$3294'.
  Set init value: \sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1570$3293'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$3292'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1562$3290'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$3289'.
  Set init value: \sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$3288'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$3287'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1555$3286'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1554$3285'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$3284'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1546$3283'.
  Set init value: \sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$3282'.
  Set init value: \sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$3281'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$3280'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$3279'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$3278'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$3277'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$3276'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$3275'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$3274'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$3273'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$3272'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$3271'.
  Set init value: \sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$3270'.
  Set init value: \sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$3269'.
  Set init value: \sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1521$3268'.
  Set init value: \sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$3267'.
  Set init value: \rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$3266'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$3263'.
  Set init value: \port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1448$3262'.
  Set init value: \port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$3261'.
  Set init value: \port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$3259'.
  Set init value: \multiregimpl9_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$3258'.
  Set init value: \multiregimpl9_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$3257'.
  Set init value: \multiregimpl8_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$3256'.
  Set init value: \multiregimpl8_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1439$3255'.
  Set init value: \multiregimpl7_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$3254'.
  Set init value: \multiregimpl7_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$3253'.
  Set init value: \multiregimpl6_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$3252'.
  Set init value: \multiregimpl6_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1435$3251'.
  Set init value: \multiregimpl5_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$3250'.
  Set init value: \multiregimpl5_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$3249'.
  Set init value: \multiregimpl4_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$3248'.
  Set init value: \multiregimpl4_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$3247'.
  Set init value: \multiregimpl3_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$3246'.
  Set init value: \multiregimpl3_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1429$3245'.
  Set init value: \multiregimpl2_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$3244'.
  Set init value: \multiregimpl2_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$3243'.
  Set init value: \multiregimpl23_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$3242'.
  Set init value: \multiregimpl23_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$3241'.
  Set init value: \multiregimpl22_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$3240'.
  Set init value: \multiregimpl22_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$3239'.
  Set init value: \multiregimpl21_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$3238'.
  Set init value: \multiregimpl21_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1421$3237'.
  Set init value: \multiregimpl20_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$3236'.
  Set init value: \multiregimpl20_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$3235'.
  Set init value: \multiregimpl1_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1418$3234'.
  Set init value: \multiregimpl1_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$3233'.
  Set init value: \multiregimpl19_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$3232'.
  Set init value: \multiregimpl19_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$3231'.
  Set init value: \multiregimpl18_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$3230'.
  Set init value: \multiregimpl18_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$3229'.
  Set init value: \multiregimpl17_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1412$3228'.
  Set init value: \multiregimpl17_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1411$3227'.
  Set init value: \multiregimpl16_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1410$3226'.
  Set init value: \multiregimpl16_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1409$3225'.
  Set init value: \multiregimpl15_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1408$3224'.
  Set init value: \multiregimpl15_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1407$3223'.
  Set init value: \multiregimpl14_regs1 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1406$3222'.
  Set init value: \multiregimpl14_regs0 = 12'000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1405$3221'.
  Set init value: \multiregimpl13_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$3220'.
  Set init value: \multiregimpl13_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1403$3219'.
  Set init value: \multiregimpl12_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$3218'.
  Set init value: \multiregimpl12_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$3217'.
  Set init value: \multiregimpl11_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1400$3216'.
  Set init value: \multiregimpl11_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$3215'.
  Set init value: \multiregimpl10_regs1 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1398$3214'.
  Set init value: \multiregimpl10_regs0 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$3213'.
  Set init value: \multiregimpl0_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1396$3212'.
  Set init value: \multiregimpl0_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$3211'.
  Set init value: \mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$3210'.
  Set init value: \mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$3209'.
  Set init value: \mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$3208'.
  Set init value: \mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$3207'.
  Set init value: \mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$3206'.
  Set init value: \mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$3205'.
  Set init value: \mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$3202'.
  Set init value: \mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$3201'.
  Set init value: \mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$3200'.
  Set init value: \mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$3198'.
  Set init value: \mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$3197'.
  Set init value: \mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$3196'.
  Set init value: \mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$3195'.
  Set init value: \mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$3194'.
  Set init value: \mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$3192'.
  Set init value: \mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$3191'.
  Set init value: \mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$3190'.
  Set init value: \mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$3189'.
  Set init value: \mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1358$3188'.
  Set init value: \mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1357$3187'.
  Set init value: \mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1356$3186'.
  Set init value: \mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1355$3185'.
  Set init value: \mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1354$3184'.
  Set init value: \mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$3181'.
  Set init value: \master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$3180'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$3179'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$3178'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$3177'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$3176'.
  Set init value: \master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$3175'.
  Set init value: \master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$3174'.
  Set init value: \master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$3173'.
  Set init value: \master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$3172'.
  Set init value: \master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$3171'.
  Set init value: \master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$3170'.
  Set init value: \master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$3169'.
  Set init value: \master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$3168'.
  Set init value: \master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$3167'.
  Set init value: \master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1278$3166'.
  Set init value: \master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1277$3165'.
  Set init value: \master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$3164'.
  Set init value: \master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$3163'.
  Set init value: \master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1175$3162'.
  Set init value: \interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$3161'.
  Set init value: \interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1171$3160'.
  Set init value: \interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1170$3159'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1168$3158'.
  Set init value: \interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1152$3157'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1141$3156'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1140$3155'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$3154'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$3153'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1122$3152'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1117$3151'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1112$3150'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1107$3149'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1102$3148'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1097$3147'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1094$3146'.
  Set init value: \csr_bankarray_csrbank5_vsync_start0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1092$3145'.
  Set init value: \csr_bankarray_csrbank5_vsync_start0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1090$3144'.
  Set init value: \csr_bankarray_csrbank5_vsync_end0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1088$3143'.
  Set init value: \csr_bankarray_csrbank5_vsync_end0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1086$3142'.
  Set init value: \csr_bankarray_csrbank5_vscan0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$3141'.
  Set init value: \csr_bankarray_csrbank5_vscan0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1082$3140'.
  Set init value: \csr_bankarray_csrbank5_vres0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$3139'.
  Set init value: \csr_bankarray_csrbank5_vres0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$3138'.
  Set init value: \csr_bankarray_csrbank5_hsync_start0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$3137'.
  Set init value: \csr_bankarray_csrbank5_hsync_start0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1073$3136'.
  Set init value: \csr_bankarray_csrbank5_hsync_end0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1071$3135'.
  Set init value: \csr_bankarray_csrbank5_hsync_end0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$3134'.
  Set init value: \csr_bankarray_csrbank5_hscan0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$3133'.
  Set init value: \csr_bankarray_csrbank5_hscan0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1065$3132'.
  Set init value: \csr_bankarray_csrbank5_hres0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$3131'.
  Set init value: \csr_bankarray_csrbank5_hres0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$3130'.
  Set init value: \csr_bankarray_csrbank5_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$3129'.
  Set init value: \csr_bankarray_csrbank5_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1057$3128'.
  Set init value: \csr_bankarray_csrbank4_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$3127'.
  Set init value: \csr_bankarray_csrbank4_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1053$3126'.
  Set init value: \csr_bankarray_csrbank4_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$3125'.
  Set init value: \csr_bankarray_csrbank4_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1048$3124'.
  Set init value: \csr_bankarray_csrbank4_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1046$3123'.
  Set init value: \csr_bankarray_csrbank4_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1044$3122'.
  Set init value: \csr_bankarray_csrbank4_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$3121'.
  Set init value: \csr_bankarray_csrbank4_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$3120'.
  Set init value: \csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$3119'.
  Set init value: \csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$3118'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$3117'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$3116'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$3115'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$3114'.
  Set init value: \csr_bankarray_csrbank3_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$3113'.
  Set init value: \csr_bankarray_csrbank3_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$3112'.
  Set init value: \csr_bankarray_csrbank3_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$3111'.
  Set init value: \csr_bankarray_csrbank3_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1019$3110'.
  Set init value: \csr_bankarray_csrbank3_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$3109'.
  Set init value: \csr_bankarray_csrbank3_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$3108'.
  Set init value: \csr_bankarray_csrbank3_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1013$3107'.
  Set init value: \csr_bankarray_csrbank3_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1011$3106'.
  Set init value: \csr_bankarray_csrbank3_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1009$3105'.
  Set init value: \csr_bankarray_csrbank3_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$3104'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$3103'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$3102'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$3101'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:999$3100'.
  Set init value: \csr_bankarray_csrbank3_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:997$3099'.
  Set init value: \csr_bankarray_csrbank3_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:994$3098'.
  Set init value: \csr_bankarray_csrbank2_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:992$3097'.
  Set init value: \csr_bankarray_csrbank2_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:990$3096'.
  Set init value: \csr_bankarray_csrbank2_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$3095'.
  Set init value: \csr_bankarray_csrbank2_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$3094'.
  Set init value: \csr_bankarray_csrbank2_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:984$3093'.
  Set init value: \csr_bankarray_csrbank2_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$3092'.
  Set init value: \csr_bankarray_csrbank2_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:980$3091'.
  Set init value: \csr_bankarray_csrbank2_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:978$3090'.
  Set init value: \csr_bankarray_csrbank2_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$3089'.
  Set init value: \csr_bankarray_csrbank2_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$3088'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$3087'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$3086'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:967$3085'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:965$3084'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:963$3083'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:961$3082'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:959$3081'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:957$3080'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:955$3079'.
  Set init value: \csr_bankarray_csrbank1_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:953$3078'.
  Set init value: \csr_bankarray_csrbank1_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:951$3077'.
  Set init value: \csr_bankarray_csrbank1_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:948$3076'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:946$3075'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$3074'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:942$3073'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:940$3072'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:938$3071'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:922$3070'.
  Set init value: \crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$3069'.
  Set init value: \comb_t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:920$3068'.
  Set init value: \comb_t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$3067'.
  Set init value: \comb_t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:918$3066'.
  Set init value: \comb_t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:917$3065'.
  Set init value: \comb_t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:916$3064'.
  Set init value: \comb_t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:915$3063'.
  Set init value: \comb_rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:914$3062'.
  Set init value: \comb_rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:913$3061'.
  Set init value: \comb_rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:912$3060'.
  Set init value: \comb_rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:911$3059'.
  Set init value: \comb_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:910$3058'.
  Set init value: \comb_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:909$3057'.
  Set init value: \comb_rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:908$3056'.
  Set init value: \comb_rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:907$3055'.
  Set init value: \comb_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:906$3054'.
  Set init value: \comb_rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:905$3053'.
  Set init value: \comb_rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:904$3052'.
  Set init value: \comb_rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:903$3051'.
  Set init value: \comb_rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:902$3050'.
  Set init value: \comb_rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:901$3049'.
  Set init value: \comb_rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:900$3048'.
  Set init value: \comb_rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:899$3047'.
  Set init value: \comb_rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:898$3046'.
  Set init value: \comb_rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:897$3045'.
  Set init value: \comb_rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:896$3044'.
  Set init value: \comb_rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$3043'.
  Set init value: \comb_rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:894$3042'.
  Set init value: \comb_rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$3041'.
  Set init value: \comb_rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:892$3040'.
  Set init value: \comb_rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$3039'.
  Set init value: \comb_rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:890$3038'.
  Set init value: \comb_rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$3037'.
  Set init value: \comb_rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:888$3036'.
  Set init value: \comb_rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$3035'.
  Set init value: \comb_rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:886$3034'.
  Set init value: \comb_rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$3033'.
  Set init value: \comb_rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:884$3032'.
  Set init value: \comb_rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$3031'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:882$3030'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$3028'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:865$3027'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:858$3026'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:840$3022'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$3021'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$3020'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$3019'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:824$3018'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:819$3017'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:818$3016'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:817$3015'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$3014'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$3013'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$3012'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$3011'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:783$3009'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:778$3008'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:776$3007'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:768$3006'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:767$3005'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:762$3004'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:761$3003'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:760$3002'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:758$3001'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:757$3000'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:756$2999'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:754$2998'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:750$2997'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:749$2996'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:747$2995'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:746$2994'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:745$2993'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:744$2992'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:743$2991'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:742$2990'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$2989'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:731$2988'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:724$2987'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:723$2986'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:722$2985'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:721$2984'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:720$2983'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:719$2982'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:718$2981'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:717$2980'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:714$2979'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:713$2978'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:708$2977'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:707$2976'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:706$2975'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:705$2974'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:704$2973'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:701$2972'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:700$2971'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$2970'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:696$2969'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$2968'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:694$2967'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$2966'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$2965'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$2964'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$2963'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:688$2962'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:687$2961'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:686$2960'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$2959'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$2958'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$2957'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:682$2956'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:681$2955'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$2954'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$2951'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:674$2950'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$2949'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$2948'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$2947'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$2946'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:663$2945'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$2944'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$2943'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$2942'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$2941'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$2940'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:656$2939'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:655$2938'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$2937'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:653$2936'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:652$2935'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:651$2934'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:650$2933'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$2932'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$2931'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$2930'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$2929'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$2928'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$2927'.
  Set init value: \basesoc_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$2926'.
  Set init value: \basesoc_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$2925'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$2923'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:612$2921'.
  Set init value: \basesoc_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:611$2920'.
  Set init value: \basesoc_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:610$2919'.
  Set init value: \basesoc_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:609$2918'.
  Set init value: \basesoc_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$2917'.
  Set init value: \basesoc_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:607$2916'.
  Set init value: \basesoc_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:606$2915'.
  Set init value: \basesoc_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$2910'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$2909'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:599$2908'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$2907'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$2906'.
  Set init value: \basesoc_litedramwishbone2native_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$2905'.
  Set init value: \basesoc_litedramwishbone2native_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:595$2904'.
  Set init value: \basesoc_litedramwishbone2native_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:594$2903'.
  Set init value: \basesoc_litedramwishbone2native_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:593$2902'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:592$2901'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:591$2900'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$2899'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$2898'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:588$2897'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:587$2896'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$2895'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:585$2894'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:584$2893'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:582$2892'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:581$2891'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:580$2890'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:574$2888'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:569$2887'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:557$2886'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$2885'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:555$2884'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$2883'.
  Set init value: \basesoc_clockdomainsrenamer1_fsm_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:537$2882'.
  Set init value: \basesoc_clockdomainsrenamer1_fsm_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$2881'.
  Set init value: \basesoc_clockdomainsrenamer1_fsm_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$2880'.
  Set init value: \basesoc_clockdomainsrenamer1_fsm_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$2879'.
  Set init value: \basesoc_clockdomainsrenamer1_fsm_next_value0 = 7'0000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$2878'.
  Set init value: \basesoc_clockdomainsrenamer1_fsm_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$2877'.
  Set init value: \basesoc_clockdomainsrenamer1_csiinterpreter_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$2876'.
  Set init value: \basesoc_clockdomainsrenamer1_csiinterpreter_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$2875'.
  Set init value: \basesoc_clockdomainsrenamer1_csiinterpreter_next_value = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$2874'.
  Set init value: \basesoc_clockdomainsrenamer1_csiinterpreter_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$2873'.
  Set init value: \basesoc_clockdomainsrenamer0_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$2872'.
  Set init value: \basesoc_clockdomainsrenamer0_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$2871'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$2870'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:511$2868'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:507$2866'.
  Set init value: \basesoc_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:506$2865'.
  Set init value: \basesoc_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$2864'.
  Set init value: \basesoc_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$2863'.
  Set init value: \basesoc_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:503$2862'.
  Set init value: \basesoc_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:502$2861'.
  Set init value: \basesoc_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:501$2860'.
  Set init value: \basesoc_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$2859'.
  Set init value: \basesoc_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:499$2858'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3145$3893'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$3892'.
  Set init value: \word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3143$3891'.
  Set init value: \word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3142$3890'.
  Set init value: \wishbone_bridge_wdata_valid = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1231 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$5030'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$5019'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$5018'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$5017'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$5016'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$5014'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007'.
     1/3: $1$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5013
     2/3: $1$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_DATA[21:0]$5012
     3/3: $1$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_ADDR[6:0]$5011
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$5005'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998'.
     1/3: $1$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5004
     2/3: $1$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_DATA[31:0]$5003
     3/3: $1$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_ADDR[9:0]$5002
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$4965'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$4962'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$4956'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$4935'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$4931'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$4927'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4924'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$4912'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$4909'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$4896'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$4889'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$4885'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$4871'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$4849'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$4846'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$4843'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$4842'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$4841'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4840'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$4839'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$4838'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$4835'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$4832'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$4831'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$4830'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$4829'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$4828'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$4827'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$4826'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$4825'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$4818'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$4817'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4816
     2/12: $1$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_DATA[7:0]$4815
     3/12: $1$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_ADDR[9:0]$4814
     4/12: $1$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4812
     5/12: $1$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_DATA[7:0]$4811
     6/12: $1$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_ADDR[9:0]$4810
     7/12: $1$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4808
     8/12: $1$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_DATA[7:0]$4807
     9/12: $1$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_ADDR[9:0]$4806
    10/12: $1$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4804
    11/12: $1$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_DATA[7:0]$4803
    12/12: $1$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_ADDR[9:0]$4802
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$4782'.
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775'.
     1/3: $1$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4781
     2/3: $1$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_DATA[21:0]$4780
     3/3: $1$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_ADDR[6:0]$4779
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4773'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$4700'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4699'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$4692'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$4663'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4662'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4661'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$4660'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$4659'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$4658'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$4657'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$4656'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$4655'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$4509'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$4489'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$4486'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$4485'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$4480'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4479'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$4471'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$4463'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$4460'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$4454'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$4453'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$4452'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$4451'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4437'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$4436'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$4435'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$4434'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$4430'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$4408'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$4407'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$4406'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$4405'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$4399'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$4393'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$4392'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$4389'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$4388'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$4387'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$4384'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$4383'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$4382'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$4381'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$4380'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$4376'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$4349'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$4348'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$4347'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$4344'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$4340'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$4339'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$4338'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$4337'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$4336'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$4335'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$4331'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$4330'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$4329'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$4327'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$4306'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$4305'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$4302'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$4299'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4295'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$4294'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$4293'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$4290'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$4287'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$4277'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$4272'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$4248'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$4247'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$4244'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$4243'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$4231'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$4227'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$4226'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$4224'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$4223'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$4222'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4217'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$4216'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4215'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$4204'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$4190'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$4186'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$4182'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$4181'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$4175'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$4173'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$4169'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$4166'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$4159'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$4158'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$4157'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$4156'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$4155'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$4154'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$4153'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$4152'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$4151'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$4150'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$4149'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$4148'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$4147'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$4146'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$4145'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$4144'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$4143'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$4142'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$4141'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$4140'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$4139'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$4138'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$4137'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$4136'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$4135'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$4134'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$4133'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$4122'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$4120'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$4119'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$4118'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$4117'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$4116'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$4096'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$4095'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$4094'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4093
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_DATA[31:0]$4092
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_ADDR[4:0]$4091
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$4085'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$4083'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3137$3888'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3116$3887'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3111$3886'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3108$3885'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3093$3884'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3085$3883'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3082$3882'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$3881'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3080$3880'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3079$3879'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3072$3878'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3071$3877'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3069$3876'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3068$3875'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3067$3874'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3066$3873'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3065$3872'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3061$3871'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3060$3870'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3059$3869'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$3868'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3057$3867'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3056$3866'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3055$3865'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3054$3864'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3053$3863'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3049$3862'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3047$3861'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3042$3860'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3041$3859'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3040$3858'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3038$3857'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3037$3856'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3035$3855'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3034$3854'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3032$3853'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3031$3852'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3029$3851'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3028$3850'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3027$3849'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$3848'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3024$3847'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3023$3846'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3022$3845'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3021$3844'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3020$3843'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3019$3842'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3018$3841'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3017$3840'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3016$3839'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3015$3838'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3014$3837'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3013$3836'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3012$3835'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3011$3834'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3010$3833'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3009$3832'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3008$3831'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3007$3830'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3005$3829'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3004$3828'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3002$3827'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$3826'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$3825'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2998$3824'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2996$3823'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2995$3822'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2993$3821'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2992$3820'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2990$3819'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2989$3818'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2988$3817'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2987$3816'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2986$3815'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2984$3814'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2983$3813'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2982$3812'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$3811'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2961$3810'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2953$3809'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2944$3808'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2941$3807'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2940$3806'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2932$3805'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2931$3804'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$3803'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2928$3802'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2924$3801'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2920$3800'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$3799'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2916$3798'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2914$3797'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2910$3796'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2908$3795'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2907$3794'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2906$3793'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2904$3792'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2900$3791'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$3790'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2898$3789'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2897$3788'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2896$3787'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$3786'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$3785'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$3784'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2892$3783'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2891$3782'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2890$3781'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2889$3780'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2888$3779'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2887$3778'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2886$3777'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2885$3776'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2884$3775'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2883$3774'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2860$3773'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2858$3772'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2857$3771'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2856$3770'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2855$3769'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2854$3768'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2853$3767'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2852$3766'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2851$3765'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2850$3764'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2816$3763'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2814$3762'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2813$3761'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2812$3760'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2811$3759'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2810$3758'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2809$3757'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2808$3756'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2807$3755'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2806$3754'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2794$3753'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2781$3752'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2780$3751'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2775$3750'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2773$3749'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2772$3748'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2771$3747'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2768$3746'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2750$3745'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2748$3744'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$3743'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2745$3742'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2743$3741'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2742$3740'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2715$3739'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2714$3738'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2709$3737'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2707$3736'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2706$3735'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2705$3734'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2702$3733'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$3732'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2682$3731'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2681$3730'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2679$3729'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2677$3728'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2676$3727'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2649$3726'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2648$3725'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2643$3724'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2641$3723'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2640$3722'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2639$3721'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2636$3720'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2618$3719'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2616$3718'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2615$3717'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2613$3716'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2611$3715'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2610$3714'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2583$3713'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2582$3712'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2577$3711'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2575$3710'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2574$3709'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$3708'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2570$3707'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2552$3706'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2550$3705'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2549$3704'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2547$3703'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2545$3702'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2544$3701'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2517$3700'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2516$3699'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2511$3698'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$3697'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2508$3696'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2507$3695'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2504$3694'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2486$3693'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$3692'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2483$3691'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2481$3690'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$3689'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2478$3688'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2451$3687'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2450$3686'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2445$3685'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2443$3684'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$3683'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2441$3682'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2438$3681'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2420$3680'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2418$3679'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2417$3678'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2415$3677'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$3676'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$3675'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2397$3674'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2386$3673'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2385$3672'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2367$3671'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2365$3670'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$3669'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2362$3668'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2360$3667'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2359$3666'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2344$3665'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2343$3664'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2341$3663'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$3662'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$3661'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$3660'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2337$3659'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2336$3658'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2335$3657'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2334$3656'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$3655'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2332$3654'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2330$3653'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$3652'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2326$3651'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2325$3650'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2323$3649'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$3648'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2321$3647'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2320$3646'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2319$3645'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2318$3644'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2317$3643'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2316$3642'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2315$3641'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2314$3640'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$3639'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2310$3638'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2308$3637'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$3636'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$3635'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2304$3634'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$3633'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2302$3632'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2301$3631'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2300$3630'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2299$3629'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2298$3628'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2297$3627'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2296$3626'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2294$3625'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$3624'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2290$3623'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$3622'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2287$3621'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2286$3620'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2285$3619'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2284$3618'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2283$3617'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2282$3616'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2281$3615'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2280$3614'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2279$3613'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2278$3612'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$3611'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2274$3610'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2272$3609'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2271$3608'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2269$3607'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2268$3606'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2267$3605'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2266$3604'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2265$3603'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2264$3602'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2263$3601'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$3600'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$3599'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$3598'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$3597'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2256$3596'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2254$3595'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2253$3594'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$3593'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$3592'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2249$3591'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2248$3590'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2247$3589'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2246$3588'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$3587'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2244$3586'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2243$3585'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$3584'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2240$3583'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2238$3582'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$3581'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2229$3580'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2224$3579'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2223$3578'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$3577'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2221$3576'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2220$3575'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2219$3574'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2218$3573'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2217$3572'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2216$3571'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$3570'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2214$3569'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2213$3568'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2212$3567'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2211$3566'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2209$3565'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2208$3564'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$3563'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2206$3562'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2205$3561'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2204$3560'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$3559'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$3558'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2201$3557'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2200$3556'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2199$3555'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2198$3554'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$3553'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2193$3552'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$3551'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2190$3550'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2183$3549'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$3548'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2177$3547'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2176$3546'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$3545'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2174$3544'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2173$3543'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2172$3542'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$3541'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2166$3540'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$3539'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$3538'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$3537'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$3536'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$3535'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2150$3534'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$3533'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$3532'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$3531'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$3530'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2132$3529'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2131$3528'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$3527'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$3526'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$3525'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$3524'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$3523'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$3522'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$3521'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$3520'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$3519'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$3518'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$3517'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$3516'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$3515'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$3514'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$3513'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$3512'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$3511'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$3510'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$3509'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$3508'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$3507'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$3506'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2079$3505'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2077$3504'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$3503'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$3502'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$3501'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$3500'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$3499'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$3498'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$3497'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2065$3496'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$3495'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$3494'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$3493'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$3492'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2058$3491'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$3490'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2056$3489'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$3488'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2054$3487'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$3486'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$3485'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2021$3484'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$3483'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2019$3482'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2018$3481'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$3480'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2016$3479'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$3478'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2014$3477'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$3476'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2012$3475'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$3474'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2010$3473'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$3472'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2008$3471'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2007$3470'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2006$3469'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2005$3468'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2004$3467'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2003$3466'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2001$3465'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1999$3464'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$3463'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$3462'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$3461'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$3460'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$3459'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$3458'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$3457'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1975$3456'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1973$3455'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1971$3454'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1970$3453'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$3452'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$3451'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$3450'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1962$3449'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$3448'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1960$3447'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1959$3446'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1958$3445'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1956$3444'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$3443'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1954$3442'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$3441'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$3440'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1951$3439'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$3438'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1949$3437'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1948$3436'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1947$3435'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$3434'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$3433'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$3432'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$3431'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$3430'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$3429'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$3428'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$3427'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$3426'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$3425'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1926$3424'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$3423'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$3422'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$3421'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$3420'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$3419'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$3418'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$3417'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1913$3416'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$3415'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$3414'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1902$3413'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1900$3412'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$3411'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$3410'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1896$3409'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1867$3408'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$3407'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$3406'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$3405'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$3404'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$3403'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$3402'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$3401'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1855$3400'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$3399'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1850$3398'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$3397'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1846$3396'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1844$3395'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$3394'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1842$3393'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1841$3392'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$3391'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$3390'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$3389'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$3388'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$3387'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$3386'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$3385'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$3384'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$3383'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$3382'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$3381'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$3380'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$3379'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$3378'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$3377'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$3376'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$3375'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$3374'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$3373'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$3372'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1770$3371'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$3370'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$3369'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$3368'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1765$3367'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$3366'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1762$3365'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1759$3364'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1756$3363'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1754$3362'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1751$3361'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$3360'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1748$3359'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1747$3358'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$3357'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$3356'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1738$3355'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$3354'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$3353'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$3352'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$3351'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$3350'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1723$3349'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$3348'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1721$3347'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1720$3346'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$3345'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$3344'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1713$3343'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$3342'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$3341'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$3340'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$3339'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$3338'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$3337'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1675$3336'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1674$3335'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1673$3334'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1672$3333'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$3332'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$3331'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1668$3330'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1666$3329'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$3328'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$3327'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1658$3326'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$3325'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1654$3324'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$3323'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$3322'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$3321'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$3320'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1642$3319'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$3318'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1631$3317'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$3316'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$3315'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$3314'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1627$3313'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$3312'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$3311'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$3310'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$3309'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1621$3308'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1617$3307'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$3306'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$3305'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$3304'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$3303'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$3302'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$3301'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1579$3300'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1578$3299'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1577$3298'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$3297'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$3296'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1573$3295'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$3294'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1570$3293'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$3292'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$3291'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1562$3290'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$3289'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$3288'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$3287'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1555$3286'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1554$3285'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$3284'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1546$3283'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$3282'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$3281'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$3280'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$3279'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$3278'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$3277'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$3276'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$3275'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$3274'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$3273'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$3272'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$3271'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$3270'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$3269'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1521$3268'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$3267'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$3266'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$3265'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$3264'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$3263'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1448$3262'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$3261'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1446$3260'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$3259'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$3258'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$3257'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$3256'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1439$3255'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$3254'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$3253'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$3252'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1435$3251'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$3250'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$3249'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$3248'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$3247'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$3246'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1429$3245'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$3244'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$3243'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$3242'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$3241'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$3240'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$3239'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$3238'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1421$3237'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$3236'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$3235'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1418$3234'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$3233'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$3232'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$3231'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$3230'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$3229'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1412$3228'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1411$3227'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1410$3226'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1409$3225'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1408$3224'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1407$3223'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1406$3222'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1405$3221'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$3220'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1403$3219'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$3218'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$3217'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1400$3216'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$3215'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1398$3214'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$3213'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1396$3212'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$3211'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$3210'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$3209'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$3208'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$3207'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$3206'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$3205'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$3204'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$3203'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$3202'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$3201'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$3200'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$3199'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$3198'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$3197'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$3196'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$3195'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$3194'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$3193'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$3192'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$3191'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$3190'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$3189'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1358$3188'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1357$3187'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1356$3186'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1355$3185'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1354$3184'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$3183'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$3182'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$3181'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$3180'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$3179'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$3178'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$3177'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$3176'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$3175'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$3174'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$3173'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$3172'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$3171'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$3170'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$3169'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$3168'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$3167'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1278$3166'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1277$3165'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$3164'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$3163'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1175$3162'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$3161'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1171$3160'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1170$3159'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1168$3158'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1152$3157'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1141$3156'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1140$3155'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$3154'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$3153'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1122$3152'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1117$3151'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1112$3150'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1107$3149'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1102$3148'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1097$3147'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1094$3146'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1092$3145'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1090$3144'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1088$3143'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1086$3142'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$3141'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1082$3140'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$3139'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$3138'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$3137'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1073$3136'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1071$3135'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$3134'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$3133'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1065$3132'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$3131'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$3130'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$3129'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1057$3128'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$3127'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1053$3126'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$3125'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1048$3124'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1046$3123'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1044$3122'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$3121'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$3120'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$3119'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$3118'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$3117'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$3116'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$3115'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$3114'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$3113'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$3112'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$3111'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1019$3110'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$3109'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$3108'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1013$3107'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1011$3106'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1009$3105'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$3104'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$3103'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$3102'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$3101'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:999$3100'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:997$3099'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:994$3098'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:992$3097'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:990$3096'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$3095'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$3094'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:984$3093'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$3092'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:980$3091'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:978$3090'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$3089'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$3088'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$3087'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$3086'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:967$3085'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:965$3084'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:963$3083'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:961$3082'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:959$3081'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:957$3080'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:955$3079'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:953$3078'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:951$3077'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:948$3076'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:946$3075'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$3074'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:942$3073'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:940$3072'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:938$3071'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:922$3070'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$3069'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:920$3068'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$3067'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:918$3066'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:917$3065'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:916$3064'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:915$3063'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:914$3062'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:913$3061'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:912$3060'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:911$3059'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:910$3058'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:909$3057'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:908$3056'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:907$3055'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:906$3054'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:905$3053'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:904$3052'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:903$3051'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:902$3050'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:901$3049'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:900$3048'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:899$3047'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:898$3046'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:897$3045'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:896$3044'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$3043'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:894$3042'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$3041'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:892$3040'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$3039'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:890$3038'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$3037'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:888$3036'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$3035'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:886$3034'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$3033'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:884$3032'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$3031'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:882$3030'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$3029'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$3028'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:865$3027'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:858$3026'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:843$3025'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:842$3024'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:841$3023'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:840$3022'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$3021'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$3020'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$3019'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:824$3018'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:819$3017'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:818$3016'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:817$3015'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$3014'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$3013'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$3012'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$3011'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:784$3010'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:783$3009'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:778$3008'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:776$3007'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:768$3006'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:767$3005'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:762$3004'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:761$3003'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:760$3002'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:758$3001'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:757$3000'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:756$2999'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:754$2998'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:750$2997'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:749$2996'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:747$2995'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:746$2994'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:745$2993'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:744$2992'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:743$2991'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:742$2990'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$2989'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:731$2988'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:724$2987'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:723$2986'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:722$2985'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:721$2984'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:720$2983'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:719$2982'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:718$2981'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:717$2980'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:714$2979'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:713$2978'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:708$2977'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:707$2976'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:706$2975'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:705$2974'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:704$2973'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:701$2972'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:700$2971'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$2970'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:696$2969'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$2968'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:694$2967'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$2966'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$2965'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$2964'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$2963'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:688$2962'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:687$2961'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:686$2960'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$2959'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$2958'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$2957'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:682$2956'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:681$2955'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$2954'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:678$2953'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$2952'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$2951'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:674$2950'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$2949'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$2948'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$2947'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$2946'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:663$2945'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$2944'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$2943'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$2942'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$2941'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$2940'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:656$2939'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:655$2938'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$2937'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:653$2936'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:652$2935'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:651$2934'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:650$2933'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$2932'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$2931'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$2930'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$2929'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$2928'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$2927'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$2926'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$2925'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$2924'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$2923'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$2922'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:612$2921'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:611$2920'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:610$2919'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:609$2918'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$2917'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:607$2916'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:606$2915'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:605$2914'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:604$2913'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:603$2912'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:602$2911'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$2910'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$2909'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:599$2908'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$2907'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$2906'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$2905'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:595$2904'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:594$2903'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:593$2902'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:592$2901'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:591$2900'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$2899'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$2898'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:588$2897'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:587$2896'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$2895'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:585$2894'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:584$2893'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:582$2892'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:581$2891'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:580$2890'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:576$2889'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:574$2888'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:569$2887'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:557$2886'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$2885'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:555$2884'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$2883'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:537$2882'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$2881'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$2880'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$2879'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$2878'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$2877'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$2876'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$2875'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$2874'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$2873'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$2872'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$2871'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$2870'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:518$2869'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:511$2868'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:509$2867'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:507$2866'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:506$2865'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$2864'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$2863'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:503$2862'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:502$2861'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:501$2860'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$2859'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:499$2858'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
     1/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2812
     2/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_DATA[7:0]$2811
     3/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_ADDR[6:0]$2810
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
     1/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2804
     2/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_DATA[7:0]$2803
     3/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_ADDR[6:0]$2802
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
     1/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2796
     2/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_DATA[7:0]$2795
     3/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_ADDR[6:0]$2794
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
     1/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2788
     2/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_DATA[7:0]$2787
     3/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_ADDR[6:0]$2786
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
     1/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2780
     2/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_DATA[7:0]$2779
     3/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_ADDR[6:0]$2778
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
     1/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2772
     2/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_DATA[7:0]$2771
     3/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_ADDR[6:0]$2770
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
     1/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2764
     2/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_DATA[7:0]$2763
     3/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_ADDR[6:0]$2762
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
     1/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2756
     2/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_DATA[7:0]$2755
     3/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_ADDR[6:0]$2754
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
     1/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2748
     2/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_DATA[7:0]$2747
     3/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_ADDR[6:0]$2746
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
     1/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2740
     2/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_DATA[7:0]$2739
     3/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_ADDR[6:0]$2738
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
     1/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2732
     2/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_DATA[7:0]$2731
     3/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_ADDR[6:0]$2730
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
     1/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2724
     2/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_DATA[7:0]$2723
     3/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_ADDR[6:0]$2722
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
     1/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2716
     2/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_DATA[7:0]$2715
     3/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_ADDR[6:0]$2714
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
     1/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2708
     2/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_DATA[7:0]$2707
     3/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_ADDR[6:0]$2706
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
     1/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2700
     2/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_DATA[7:0]$2699
     3/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_ADDR[6:0]$2698
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
     1/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2692
     2/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_DATA[7:0]$2691
     3/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_ADDR[6:0]$2690
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10403$2683'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
     1/3: $1$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2681
     2/3: $1$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_DATA[9:0]$2680
     3/3: $1$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_ADDR[1:0]$2679
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3145$3893'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
     1/3: $1$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2671
     2/3: $1$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_DATA[9:0]$2670
     3/3: $1$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_ADDR[2:0]$2669
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10364$2662'.
     1/1: $0\term_mem_adr1[12:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
     1/3: $1$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2661
     2/3: $1$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_DATA[15:0]$2660
     3/3: $1$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_ADDR[12:0]$2659
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10341$2653'.
     1/1: $0\font_mem_adr0[11:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10325$2651'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
     1/3: $1$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2649
     2/3: $1$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_DATA[11:0]$2648
     3/3: $1$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_ADDR[1:0]$2647
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10305$2641'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
     1/3: $1$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2639
     2/3: $1$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_DATA[11:0]$2638
     3/3: $1$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_ADDR[1:0]$2637
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10285$2631'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
     1/3: $1$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2629
     2/3: $1$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_DATA[11:0]$2628
     3/3: $1$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_ADDR[1:0]$2627
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10265$2621'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
     1/3: $1$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2619
     2/3: $1$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_DATA[11:0]$2618
     3/3: $1$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_ADDR[1:0]$2617
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10245$2611'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
     1/3: $1$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2609
     2/3: $1$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_DATA[11:0]$2608
     3/3: $1$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_ADDR[1:0]$2607
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10225$2601'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
     1/3: $1$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2599
     2/3: $1$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_DATA[11:0]$2598
     3/3: $1$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_ADDR[1:0]$2597
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
     1/3: $1$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2591
     2/3: $1$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_DATA[23:0]$2590
     3/3: $1$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_ADDR[6:0]$2589
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$3892'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
     1/3: $1$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2581
     2/3: $1$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_DATA[21:0]$2580
     3/3: $1$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_ADDR[2:0]$2579
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3143$3891'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
     1/3: $1$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2571
     2/3: $1$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_DATA[21:0]$2570
     3/3: $1$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_ADDR[2:0]$2569
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3142$3890'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
     1/3: $1$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2561
     2/3: $1$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_DATA[21:0]$2560
     3/3: $1$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_ADDR[2:0]$2559
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3138$3889'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
     1/3: $1$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2551
     2/3: $1$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_DATA[21:0]$2550
     3/3: $1$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_ADDR[2:0]$2549
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10109$2543'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
     1/3: $1$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2541
     2/3: $1$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_DATA[9:0]$2540
     3/3: $1$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_ADDR[3:0]$2539
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10088$2533'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
     1/3: $1$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2531
     2/3: $1$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_DATA[9:0]$2530
     3/3: $1$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_ADDR[3:0]$2529
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10069$2523'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
     1/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2521
     2/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_DATA[31:0]$2520
     3/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_ADDR[9:0]$2519
     4/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2518
     5/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_DATA[31:0]$2517
     6/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_ADDR[9:0]$2516
     7/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2515
     8/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_DATA[31:0]$2514
     9/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_ADDR[9:0]$2513
    10/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2512
    11/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_DATA[31:0]$2511
    12/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_ADDR[9:0]$2510
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10035$2495'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
     1/263: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/263: $0\basesoc_rx_phase[31:0]
     3/263: $0\basesoc_tx_phase[31:0]
     4/263: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/263: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/263: $0\basesoc_rx_tick[0:0]
     7/263: $0\spiflash_phy_cnt[7:0]
     8/263: $0\basesoc_timer_value[31:0]
     9/263: $0\vtg_vscan_re[0:0]
    10/263: $0\vtg_vsync_end_re[0:0]
    11/263: $0\vtg_vsync_start_re[0:0]
    12/263: $0\vtg_vres_re[0:0]
    13/263: $0\vtg_hscan_re[0:0]
    14/263: $0\vtg_hsync_end_re[0:0]
    15/263: $0\vtg_hsync_start_re[0:0]
    16/263: $0\vtg_hres_re[0:0]
    17/263: $0\vtg_enable_re[0:0]
    18/263: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    19/263: $0\basesoc_uart_rxfull_re[0:0]
    20/263: $0\basesoc_uart_txempty_re[0:0]
    21/263: $0\basesoc_uart_enable_re[0:0]
    22/263: $0\basesoc_uart_pending_re[0:0]
    23/263: $0\basesoc_uart_status_re[0:0]
    24/263: $0\basesoc_uart_rxempty_re[0:0]
    25/263: $0\basesoc_uart_txfull_re[0:0]
    26/263: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    27/263: $0\basesoc_timer_enable_re[0:0]
    28/263: $0\basesoc_timer_pending_re[0:0]
    29/263: $0\basesoc_timer_status_re[0:0]
    30/263: $0\basesoc_timer_value_re[0:0]
    31/263: $0\basesoc_timer_update_value_re[0:0]
    32/263: $0\basesoc_timer_en_re[0:0]
    33/263: $0\basesoc_timer_reload_re[0:0]
    34/263: $0\basesoc_timer_load_re[0:0]
    35/263: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    36/263: $0\master_status_re[0:0]
    37/263: $0\master_phyconfig_re[0:0]
    38/263: $0\master_cs_re[0:0]
    39/263: $0\mmap_re[0:0]
    40/263: $0\spiflash_phy_re[0:0]
    41/263: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    42/263: $0\sdram_rddata_re[0:0]
    43/263: $0\sdram_wrdata_re[0:0]
    44/263: $0\sdram_baddress_re[0:0]
    45/263: $0\sdram_address_re[0:0]
    46/263: $0\sdram_command_re[0:0]
    47/263: $0\sdram_re[0:0]
    48/263: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    49/263: $0\csr_bankarray_sel_r[0:0]
    50/263: $0\basesoc_bus_errors_re[0:0]
    51/263: $0\basesoc_scratch_re[0:0]
    52/263: $0\basesoc_reset_re[0:0]
    53/263: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    54/263: $0\basesoc_wishbone2csr_state[1:0]
    55/263: $0\uart_cdc_cdc_graycounter0_q[2:0]
    56/263: $0\uart_cdc_cdc_graycounter0_q_binary[2:0]
    57/263: $0\basesoc_litedramwishbone2native_fsm_state[1:0]
    58/263: $0\basesoc_litedramwishbone2native_litedramnativeportconverter_state[0:0]
    59/263: $0\basesoc_fullmemorywe_state[1:0]
    60/263: $0\basesoc_new_master_rdata_valid3[0:0]
    61/263: $0\basesoc_new_master_rdata_valid2[0:0]
    62/263: $0\basesoc_new_master_rdata_valid1[0:0]
    63/263: $0\basesoc_new_master_rdata_valid0[0:0]
    64/263: $0\basesoc_new_master_wdata_ready[0:0]
    65/263: $0\basesoc_multiplexer_state[2:0]
    66/263: $0\sdram_dfi_p0_wrdata_en[0:0]
    67/263: $0\sdram_dfi_p0_rddata_en[0:0]
    68/263: $0\sdram_dfi_p0_we_n[0:0]
    69/263: $0\sdram_dfi_p0_ras_n[0:0]
    70/263: $0\sdram_dfi_p0_cas_n[0:0]
    71/263: $0\sdram_dfi_p0_address[10:0]
    72/263: $0\sdram_dfi_p0_bank[1:0]
    73/263: $0\sdram_dfi_p0_cs_n[0:0]
    74/263: $0\basesoc_bankmachine3_state[2:0]
    75/263: $0\basesoc_bankmachine2_state[2:0]
    76/263: $0\basesoc_bankmachine1_state[2:0]
    77/263: $0\basesoc_bankmachine0_state[2:0]
    78/263: $0\basesoc_refresher_state[1:0]
    79/263: $0\sdram_sequencer_done1[0:0]
    80/263: $0\sdram_cmd_payload_we[0:0]
    81/263: $0\sdram_cmd_payload_ras[0:0]
    82/263: $0\sdram_cmd_payload_cas[0:0]
    83/263: $0\sdram_cmd_payload_ba[1:0]
    84/263: $0\sdram_cmd_payload_a[10:0]
    85/263: $0\sdram_postponer_req_o[0:0]
    86/263: $0\dfi_p0_rddata_valid[0:0]
    87/263: $0\rddata_en[2:0]
    88/263: $0\basesoc_litespiphy_state[1:0]
    89/263: $0\spiflash_phy_clk_reg[0:0]
    90/263: $0\spiflash_phy_posedge_reg[1:0]
    91/263: $0\basesoc_litespimmap_state[3:0]
    92/263: $0\basesoc_timer_zero_trigger_d[0:0]
    93/263: $0\basesoc_rs232phyrx_state[0:0]
    94/263: $0\basesoc_tx_tick[0:0]
    95/263: $0\basesoc_rx_rx_d[0:0]
    96/263: $0\basesoc_rs232phytx_state[0:0]
    97/263: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
    98/263: $0\basesoc_ram_bus_ram_bus_ack[0:0]
    99/263: $0\basesoc_basesoc_ram_bus_ack[0:0]
   100/263: $0\socbushandler_slaves[4:0]
   101/263: $0\wishbone_bridge_wdata_converter_converter_mux[1:0]
   102/263: $0\wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   103/263: $0\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   104/263: $0\sdram_timer_count1[9:0]
   105/263: $0\wishbone_bridge_rdata_converter_converter_source_last[0:0]
   106/263: $0\wishbone_bridge_rdata_converter_converter_source_first[0:0]
   107/263: $0\wishbone_bridge_rdata_converter_converter_demux[1:0]
   108/263: $0\wishbone_bridge_cmd_we[0:0]
   109/263: $0\wishbone_bridge_cmd_count[1:0]
   110/263: $0\wishbone_bridge_cmd_addr[18:0]
   111/263: $0\wishbone_bridge_aborted[0:0]
   112/263: $0\vtg_vsync_start_storage[11:0]
   113/263: $0\vtg_vsync_end_storage[11:0]
   114/263: $0\vtg_vscan_storage[11:0]
   115/263: $0\vtg_vres_storage[11:0]
   116/263: $0\vtg_hsync_start_storage[11:0]
   117/263: $0\vtg_hsync_end_storage[11:0]
   118/263: $0\vtg_hscan_storage[11:0]
   119/263: $0\vtg_hres_storage[11:0]
   120/263: $0\vtg_enable_storage[0:0]
   121/263: $0\spiflash_phy_storage[7:0]
   122/263: $0\spiflash_phy_sr_out_cnt[5:0]
   123/263: $0\spiflash_phy_sr_out[31:0]
   124/263: $0\spiflash_phy_sr_in_cnt[5:0]
   125/263: $0\spiflash_phy_sr_in[31:0]
   126/263: $0\spiflash_phy_dq_oe[0:0]
   127/263: $0\spiflash_phy_div[7:0]
   128/263: $0\spiflash_phy_count[3:0]
   129/263: $0\spiflash_phy_clk[0:0]
   130/263: $0\socbushandler_grant[0:0]
   131/263: $0\socbushandler_count[19:0]
   132/263: $0\sdram_wrdata_storage[31:0]
   133/263: $0\sdram_twtrcon_ready[0:0]
   134/263: $0\sdram_twtrcon_count[2:0]
   135/263: $0\sdram_trrdcon_ready[0:0]
   136/263: $0\sdram_trrdcon_count[0:0]
   137/263: $0\sdram_time1[3:0]
   138/263: $0\sdram_time0[4:0]
   139/263: $0\sdram_tccdcon_ready[0:0]
   140/263: $0\sdram_tccdcon_count[0:0]
   141/263: $0\sdram_storage[3:0]
   142/263: $0\sdram_sequencer_trigger[2:0]
   143/263: $0\sdram_sequencer_count[0:0]
   144/263: $0\sdram_rddata_status[31:0]
   145/263: $0\sdram_postponer_count[0:0]
   146/263: $0\sdram_command_storage[7:0]
   147/263: $0\sdram_choose_req_grant[1:0]
   148/263: $0\sdram_choose_cmd_grant[1:0]
   149/263: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   150/263: $0\sdram_bankmachine3_twtpcon_count[1:0]
   151/263: $0\sdram_bankmachine3_trccon_ready[0:0]
   152/263: $0\sdram_bankmachine3_trccon_count[1:0]
   153/263: $0\sdram_bankmachine3_trascon_ready[0:0]
   154/263: $0\sdram_bankmachine3_trascon_count[1:0]
   155/263: $0\sdram_bankmachine3_row_opened[0:0]
   156/263: $0\sdram_bankmachine3_row[10:0]
   157/263: $0\sdram_bankmachine3_produce[2:0]
   158/263: $0\sdram_bankmachine3_pipe_valid_source_valid[0:0]
   159/263: $0\sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   160/263: $0\sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   161/263: $0\sdram_bankmachine3_pipe_valid_source_last[0:0]
   162/263: $0\sdram_bankmachine3_pipe_valid_source_first[0:0]
   163/263: $0\sdram_bankmachine3_level[3:0]
   164/263: $0\sdram_bankmachine3_consume[2:0]
   165/263: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   166/263: $0\sdram_bankmachine2_twtpcon_count[1:0]
   167/263: $0\sdram_bankmachine2_trccon_ready[0:0]
   168/263: $0\sdram_bankmachine2_trccon_count[1:0]
   169/263: $0\sdram_bankmachine2_trascon_ready[0:0]
   170/263: $0\sdram_bankmachine2_trascon_count[1:0]
   171/263: $0\sdram_bankmachine2_row_opened[0:0]
   172/263: $0\sdram_bankmachine2_row[10:0]
   173/263: $0\sdram_bankmachine2_produce[2:0]
   174/263: $0\sdram_bankmachine2_pipe_valid_source_valid[0:0]
   175/263: $0\sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   176/263: $0\sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   177/263: $0\sdram_bankmachine2_pipe_valid_source_last[0:0]
   178/263: $0\sdram_bankmachine2_pipe_valid_source_first[0:0]
   179/263: $0\sdram_bankmachine2_level[3:0]
   180/263: $0\sdram_bankmachine2_consume[2:0]
   181/263: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   182/263: $0\sdram_bankmachine1_twtpcon_count[1:0]
   183/263: $0\sdram_bankmachine1_trccon_ready[0:0]
   184/263: $0\sdram_bankmachine1_trccon_count[1:0]
   185/263: $0\sdram_bankmachine1_trascon_ready[0:0]
   186/263: $0\sdram_bankmachine1_trascon_count[1:0]
   187/263: $0\sdram_bankmachine1_row_opened[0:0]
   188/263: $0\sdram_bankmachine1_row[10:0]
   189/263: $0\sdram_bankmachine1_produce[2:0]
   190/263: $0\sdram_bankmachine1_pipe_valid_source_valid[0:0]
   191/263: $0\sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   192/263: $0\sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   193/263: $0\sdram_bankmachine1_pipe_valid_source_last[0:0]
   194/263: $0\sdram_bankmachine1_pipe_valid_source_first[0:0]
   195/263: $0\sdram_bankmachine1_level[3:0]
   196/263: $0\sdram_bankmachine1_consume[2:0]
   197/263: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   198/263: $0\sdram_bankmachine0_twtpcon_count[1:0]
   199/263: $0\sdram_bankmachine0_trccon_ready[0:0]
   200/263: $0\sdram_bankmachine0_trccon_count[1:0]
   201/263: $0\sdram_bankmachine0_trascon_ready[0:0]
   202/263: $0\sdram_bankmachine0_trascon_count[1:0]
   203/263: $0\sdram_bankmachine0_row_opened[0:0]
   204/263: $0\sdram_bankmachine0_row[10:0]
   205/263: $0\sdram_bankmachine0_produce[2:0]
   206/263: $0\sdram_bankmachine0_pipe_valid_source_valid[0:0]
   207/263: $0\sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   208/263: $0\sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   209/263: $0\sdram_bankmachine0_pipe_valid_source_last[0:0]
   210/263: $0\sdram_bankmachine0_pipe_valid_source_first[0:0]
   211/263: $0\sdram_bankmachine0_level[3:0]
   212/263: $0\sdram_bankmachine0_consume[2:0]
   213/263: $0\sdram_baddress_storage[1:0]
   214/263: $0\sdram_address_storage[10:0]
   215/263: $0\mmap_storage[7:0]
   216/263: $0\mmap_count[8:0]
   217/263: $0\mmap_byte_count[1:0]
   218/263: $0\mmap_burst_cs[0:0]
   219/263: $0\mmap_burst_adr[29:0]
   220/263: $0\master_tx_fifo_pipe_valid_source_valid[0:0]
   221/263: $0\master_tx_fifo_pipe_valid_source_payload_width[3:0]
   222/263: $0\master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   223/263: $0\master_tx_fifo_pipe_valid_source_payload_len[5:0]
   224/263: $0\master_tx_fifo_pipe_valid_source_payload_data[31:0]
   225/263: $0\master_tx_fifo_pipe_valid_source_last[0:0]
   226/263: $0\master_tx_fifo_pipe_valid_source_first[0:0]
   227/263: $0\master_rx_fifo_pipe_valid_source_valid[0:0]
   228/263: $0\master_rx_fifo_pipe_valid_source_payload_data[31:0]
   229/263: $0\master_rx_fifo_pipe_valid_source_last[0:0]
   230/263: $0\master_rx_fifo_pipe_valid_source_first[0:0]
   231/263: $0\master_phyconfig_storage[23:0]
   232/263: $0\master_cs_storage[0:0]
   233/263: $0\basesoc_uart_tx_fifo_readable[0:0]
   234/263: $0\basesoc_uart_tx_fifo_produce[3:0]
   235/263: $0\basesoc_uart_tx_fifo_level0[4:0]
   236/263: $0\basesoc_uart_tx_fifo_consume[3:0]
   237/263: $0\basesoc_uart_rx_fifo_readable[0:0]
   238/263: $0\basesoc_uart_rx_fifo_produce[3:0]
   239/263: $0\basesoc_uart_rx_fifo_level0[4:0]
   240/263: $0\basesoc_uart_rx_fifo_consume[3:0]
   241/263: $0\basesoc_uart_pending_r[1:0]
   242/263: $0\basesoc_uart_enable_storage[1:0]
   243/263: $0\basesoc_tx_data[7:0]
   244/263: $0\basesoc_tx_count[3:0]
   245/263: $0\basesoc_timer_zero_pending[0:0]
   246/263: $0\basesoc_timer_value_status[31:0]
   247/263: $0\basesoc_timer_update_value_storage[0:0]
   248/263: $0\basesoc_timer_reload_storage[31:0]
   249/263: $0\basesoc_timer_pending_r[0:0]
   250/263: $0\basesoc_timer_load_storage[31:0]
   251/263: $0\basesoc_timer_enable_storage[0:0]
   252/263: $0\basesoc_timer_en_storage[0:0]
   253/263: $0\basesoc_scratch_storage[31:0]
   254/263: $0\basesoc_rx_data[7:0]
   255/263: $0\basesoc_rx_count[3:0]
   256/263: $0\basesoc_reset_storage[1:0]
   257/263: $0\basesoc_interface1_we[0:0]
   258/263: $0\basesoc_interface1_re[0:0]
   259/263: $0\basesoc_interface1_dat_w[31:0]
   260/263: $0\basesoc_interface1_adr[13:0]
   261/263: $0\basesoc_grant[0:0]
   262/263: $0\basesoc_bus_errors[31:0]
   263/263: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
     1/42: $0\videohdmi10to1serializer5_shift_register[19:0] [19:10]
     2/42: $0\videohdmi10to1serializer5_shift_register[19:0] [9:0]
     3/42: $0\videohdmi10to1serializer4_shift_register[19:0] [9:0]
     4/42: $0\videohdmi10to1serializer3_shift_register[19:0] [9:0]
     5/42: $0\videohdmi10to1serializer2_shift_register[19:0] [9:0]
     6/42: $0\videohdmi10to1serializer1_shift_register[19:0] [9:0]
     7/42: $0\videohdmi10to1serializer0_shift_register[19:0] [9:0]
     8/42: $0\videohdmi10to1serializer5_cdc_graycounter11_q_binary[2:0]
     9/42: $0\videohdmi10to1serializer4_cdc_graycounter9_q[2:0]
    10/42: $0\videohdmi10to1serializer4_cdc_graycounter9_q_binary[2:0]
    11/42: $0\videohdmi10to1serializer3_cdc_graycounter7_q[2:0]
    12/42: $0\videohdmi10to1serializer3_cdc_graycounter7_q_binary[2:0]
    13/42: $0\videohdmi10to1serializer2_cdc_graycounter5_q[2:0]
    14/42: $0\videohdmi10to1serializer2_cdc_graycounter5_q_binary[2:0]
    15/42: $0\videohdmi10to1serializer1_cdc_graycounter3_q[2:0]
    16/42: $0\videohdmi10to1serializer1_cdc_graycounter3_q_binary[2:0]
    17/42: $0\videohdmi10to1serializer0_cdc_graycounter1_q[2:0]
    18/42: $0\videohdmi10to1serializer0_cdc_graycounter1_q_binary[2:0]
    19/42: $0\videohdmi10to1serializer4_shift_register[19:0] [19:10]
    20/42: $0\videohdmi10to1serializer5_o_count[3:0]
    21/42: $0\videohdmi10to1serializer5_level[4:0]
    22/42: $0\videohdmi10to1serializer5_i_count[0:0]
    23/42: $0\videohdmi10to1serializer3_shift_register[19:0] [19:10]
    24/42: $0\videohdmi10to1serializer4_o_count[3:0]
    25/42: $0\videohdmi10to1serializer4_level[4:0]
    26/42: $0\videohdmi10to1serializer4_i_count[0:0]
    27/42: $0\videohdmi10to1serializer2_shift_register[19:0] [19:10]
    28/42: $0\videohdmi10to1serializer3_o_count[3:0]
    29/42: $0\videohdmi10to1serializer3_level[4:0]
    30/42: $0\videohdmi10to1serializer3_i_count[0:0]
    31/42: $0\videohdmi10to1serializer1_shift_register[19:0] [19:10]
    32/42: $0\videohdmi10to1serializer2_o_count[3:0]
    33/42: $0\videohdmi10to1serializer2_level[4:0]
    34/42: $0\videohdmi10to1serializer2_i_count[0:0]
    35/42: $0\videohdmi10to1serializer0_shift_register[19:0] [19:10]
    36/42: $0\videohdmi10to1serializer1_o_count[3:0]
    37/42: $0\videohdmi10to1serializer1_level[4:0]
    38/42: $0\videohdmi10to1serializer1_i_count[0:0]
    39/42: $0\videohdmi10to1serializer5_cdc_graycounter11_q[2:0]
    40/42: $0\videohdmi10to1serializer0_o_count[3:0]
    41/42: $0\videohdmi10to1serializer0_level[4:0]
    42/42: $0\videohdmi10to1serializer0_i_count[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
     1/207: $0\vt_term_wrport_adr[12:0] [12:7]
     2/207: $0\tmdsencoder5_self[8:0] [8]
     3/207: $0\tmdsencoder5_out[9:0] [8]
     4/207: $0\tmdsencoder5_cnt[5:0]
     5/207: $0\tmdsencoder4_self[8:0] [8]
     6/207: $0\tmdsencoder5_out[9:0] [7:0]
     7/207: $0\tmdsencoder4_out[9:0] [8]
     8/207: $0\tmdsencoder4_cnt[5:0]
     9/207: $0\tmdsencoder3_self[8:0] [8]
    10/207: $0\tmdsencoder4_out[9:0] [7:0]
    11/207: $0\tmdsencoder3_out[9:0] [8]
    12/207: $0\tmdsencoder3_cnt[5:0]
    13/207: $0\tmdsencoder2_self[8:0] [8]
    14/207: $0\tmdsencoder3_out[9:0] [7:0]
    15/207: $0\tmdsencoder2_out[9:0] [8]
    16/207: $0\tmdsencoder2_cnt[5:0]
    17/207: $0\tmdsencoder1_self[8:0] [8]
    18/207: $0\tmdsencoder2_out[9:0] [7:0]
    19/207: $0\tmdsencoder1_out[9:0] [8]
    20/207: $0\tmdsencoder1_cnt[5:0]
    21/207: $0\tmdsencoder0_self[8:0] [8]
    22/207: $0\tmdsencoder1_out[9:0] [7:0]
    23/207: $0\tmdsencoder0_out[9:0] [8]
    24/207: $0\tmdsencoder0_cnt[5:0]
    25/207: $0\vt_term_wrport_adr[12:0] [6:0]
    26/207: $0\tmdsencoder0_out[9:0] [7:0]
    27/207: $0\uart_cdc_cdc_graycounter1_q[2:0]
    28/207: $0\uart_cdc_cdc_graycounter1_q_binary[2:0]
    29/207: $0\basesoc_clockdomainsrenamer1_fsm_state[3:0]
    30/207: $0\basesoc_clockdomainsrenamer1_csiinterpreter_state[2:0]
    31/207: $0\basesoc_clockdomainsrenamer0_state[0:0]
    32/207: $0\videohdmi10to1serializer5_cdc_graycounter10_q[2:0]
    33/207: $0\videohdmi10to1serializer5_cdc_graycounter10_q_binary[2:0]
    34/207: $0\tmdsencoder5_new_de2[0:0]
    35/207: $0\tmdsencoder5_new_c2[1:0]
    36/207: $0\tmdsencoder5_new_de1[0:0]
    37/207: $0\tmdsencoder5_new_c1[1:0]
    38/207: $0\tmdsencoder5_new_de0[0:0]
    39/207: $0\tmdsencoder5_new_c0[1:0]
    40/207: $0\tmdsencoder5_q_m_r[8:0]
    41/207: $0\tmdsencoder5_n1q_m[3:0]
    42/207: $0\tmdsencoder5_n0q_m[3:0]
    43/207: $0\tmdsencoder5_self[8:0] [7]
    44/207: $0\tmdsencoder5_self[8:0] [6]
    45/207: $0\tmdsencoder5_self[8:0] [5]
    46/207: $0\tmdsencoder5_self[8:0] [4]
    47/207: $0\tmdsencoder5_self[8:0] [3]
    48/207: $0\tmdsencoder5_self[8:0] [2]
    49/207: $0\tmdsencoder5_self[8:0] [1]
    50/207: $0\tmdsencoder5_self[8:0] [0]
    51/207: $0\tmdsencoder5_out[9:0] [9]
    52/207: $0\tmdsencoder5_d1[7:0]
    53/207: $0\tmdsencoder5_n1d[3:0]
    54/207: $0\videohdmi10to1serializer4_cdc_graycounter8_q[2:0]
    55/207: $0\videohdmi10to1serializer4_cdc_graycounter8_q_binary[2:0]
    56/207: $0\tmdsencoder4_new_de2[0:0]
    57/207: $0\tmdsencoder4_new_c2[1:0]
    58/207: $0\tmdsencoder4_new_de1[0:0]
    59/207: $0\tmdsencoder4_new_c1[1:0]
    60/207: $0\tmdsencoder4_new_de0[0:0]
    61/207: $0\tmdsencoder4_new_c0[1:0]
    62/207: $0\tmdsencoder4_q_m_r[8:0]
    63/207: $0\tmdsencoder4_n1q_m[3:0]
    64/207: $0\tmdsencoder4_n0q_m[3:0]
    65/207: $0\tmdsencoder4_self[8:0] [7]
    66/207: $0\tmdsencoder4_self[8:0] [6]
    67/207: $0\tmdsencoder4_self[8:0] [5]
    68/207: $0\tmdsencoder4_self[8:0] [4]
    69/207: $0\tmdsencoder4_self[8:0] [3]
    70/207: $0\tmdsencoder4_self[8:0] [2]
    71/207: $0\tmdsencoder4_self[8:0] [1]
    72/207: $0\tmdsencoder4_self[8:0] [0]
    73/207: $0\tmdsencoder4_out[9:0] [9]
    74/207: $0\tmdsencoder4_d1[7:0]
    75/207: $0\tmdsencoder4_n1d[3:0]
    76/207: $0\videohdmi10to1serializer3_cdc_graycounter6_q[2:0]
    77/207: $0\videohdmi10to1serializer3_cdc_graycounter6_q_binary[2:0]
    78/207: $0\tmdsencoder3_new_de2[0:0]
    79/207: $0\tmdsencoder3_new_c2[1:0]
    80/207: $0\tmdsencoder3_new_de1[0:0]
    81/207: $0\tmdsencoder3_new_c1[1:0]
    82/207: $0\tmdsencoder3_new_de0[0:0]
    83/207: $0\tmdsencoder3_new_c0[1:0]
    84/207: $0\tmdsencoder3_q_m_r[8:0]
    85/207: $0\tmdsencoder3_n1q_m[3:0]
    86/207: $0\tmdsencoder3_n0q_m[3:0]
    87/207: $0\tmdsencoder3_self[8:0] [7]
    88/207: $0\tmdsencoder3_self[8:0] [6]
    89/207: $0\tmdsencoder3_self[8:0] [5]
    90/207: $0\tmdsencoder3_self[8:0] [4]
    91/207: $0\tmdsencoder3_self[8:0] [3]
    92/207: $0\tmdsencoder3_self[8:0] [2]
    93/207: $0\tmdsencoder3_self[8:0] [1]
    94/207: $0\tmdsencoder3_self[8:0] [0]
    95/207: $0\tmdsencoder3_out[9:0] [9]
    96/207: $0\tmdsencoder3_d1[7:0]
    97/207: $0\tmdsencoder3_n1d[3:0]
    98/207: $0\videohdmi10to1serializer2_cdc_graycounter4_q[2:0]
    99/207: $0\videohdmi10to1serializer2_cdc_graycounter4_q_binary[2:0]
   100/207: $0\tmdsencoder2_new_de2[0:0]
   101/207: $0\tmdsencoder2_new_c2[1:0]
   102/207: $0\tmdsencoder2_new_de1[0:0]
   103/207: $0\tmdsencoder2_new_c1[1:0]
   104/207: $0\tmdsencoder2_new_de0[0:0]
   105/207: $0\tmdsencoder2_new_c0[1:0]
   106/207: $0\tmdsencoder2_q_m_r[8:0]
   107/207: $0\tmdsencoder2_n1q_m[3:0]
   108/207: $0\tmdsencoder2_n0q_m[3:0]
   109/207: $0\tmdsencoder2_self[8:0] [7]
   110/207: $0\tmdsencoder2_self[8:0] [6]
   111/207: $0\tmdsencoder2_self[8:0] [5]
   112/207: $0\tmdsencoder2_self[8:0] [4]
   113/207: $0\tmdsencoder2_self[8:0] [3]
   114/207: $0\tmdsencoder2_self[8:0] [2]
   115/207: $0\tmdsencoder2_self[8:0] [1]
   116/207: $0\tmdsencoder2_self[8:0] [0]
   117/207: $0\tmdsencoder2_out[9:0] [9]
   118/207: $0\tmdsencoder2_d1[7:0]
   119/207: $0\tmdsencoder2_n1d[3:0]
   120/207: $0\videohdmi10to1serializer1_cdc_graycounter2_q[2:0]
   121/207: $0\videohdmi10to1serializer1_cdc_graycounter2_q_binary[2:0]
   122/207: $0\tmdsencoder1_new_de2[0:0]
   123/207: $0\tmdsencoder1_new_c2[1:0]
   124/207: $0\tmdsencoder1_new_de1[0:0]
   125/207: $0\tmdsencoder1_new_c1[1:0]
   126/207: $0\tmdsencoder1_new_de0[0:0]
   127/207: $0\tmdsencoder1_new_c0[1:0]
   128/207: $0\tmdsencoder1_q_m_r[8:0]
   129/207: $0\tmdsencoder1_n1q_m[3:0]
   130/207: $0\tmdsencoder1_n0q_m[3:0]
   131/207: $0\tmdsencoder1_self[8:0] [7]
   132/207: $0\tmdsencoder1_self[8:0] [6]
   133/207: $0\tmdsencoder1_self[8:0] [5]
   134/207: $0\tmdsencoder1_self[8:0] [4]
   135/207: $0\tmdsencoder1_self[8:0] [3]
   136/207: $0\tmdsencoder1_self[8:0] [2]
   137/207: $0\tmdsencoder1_self[8:0] [1]
   138/207: $0\tmdsencoder1_self[8:0] [0]
   139/207: $0\tmdsencoder1_out[9:0] [9]
   140/207: $0\tmdsencoder1_d1[7:0]
   141/207: $0\tmdsencoder1_n1d[3:0]
   142/207: $0\videohdmi10to1serializer0_cdc_graycounter0_q[2:0]
   143/207: $0\videohdmi10to1serializer0_cdc_graycounter0_q_binary[2:0]
   144/207: $0\tmdsencoder0_new_de2[0:0]
   145/207: $0\tmdsencoder0_new_c2[1:0]
   146/207: $0\tmdsencoder0_new_de1[0:0]
   147/207: $0\tmdsencoder0_new_c1[1:0]
   148/207: $0\tmdsencoder0_new_de0[0:0]
   149/207: $0\tmdsencoder0_new_c0[1:0]
   150/207: $0\tmdsencoder0_q_m_r[8:0]
   151/207: $0\tmdsencoder0_n1q_m[3:0]
   152/207: $0\tmdsencoder0_n0q_m[3:0]
   153/207: $0\tmdsencoder0_self[8:0] [7]
   154/207: $0\tmdsencoder0_self[8:0] [6]
   155/207: $0\tmdsencoder0_self[8:0] [5]
   156/207: $0\tmdsencoder0_self[8:0] [4]
   157/207: $0\tmdsencoder0_self[8:0] [3]
   158/207: $0\tmdsencoder0_self[8:0] [2]
   159/207: $0\tmdsencoder0_self[8:0] [1]
   160/207: $0\tmdsencoder0_self[8:0] [0]
   161/207: $0\tmdsencoder0_out[9:0] [9]
   162/207: $0\tmdsencoder0_d1[7:0]
   163/207: $0\tmdsencoder0_n1d[3:0]
   164/207: $0\vtg_vactive[0:0]
   165/207: $0\vtg_source_payload_vsync[0:0]
   166/207: $0\vtg_source_payload_vres[11:0]
   167/207: $0\vtg_source_payload_vcount[11:0]
   168/207: $0\vtg_source_payload_hsync[0:0]
   169/207: $0\vtg_source_payload_hres[11:0]
   170/207: $0\vtg_source_payload_hcount[11:0]
   171/207: $0\vtg_hactive[0:0]
   172/207: $0\vt_y_term_rollover[0:0]
   173/207: $0\vt_uart_fifo_produce[2:0]
   174/207: $0\vt_uart_fifo_level[3:0]
   175/207: $0\vt_uart_fifo_consume[2:0]
   176/207: $1\sync_t_self[7:0]
   177/207: $0\vt_csiinterpreter_csi_final[7:0]
   178/207: $0\vt_csiinterpreter_csi_count[2:0]
   179/207: $0\vt_csiinterpreter_color[3:0]
   180/207: $0\vt_csiinterpreter7[7:0]
   181/207: $0\vt_csiinterpreter6[7:0]
   182/207: $0\vt_csiinterpreter5[7:0]
   183/207: $0\vt_csiinterpreter4[7:0]
   184/207: $0\vt_csiinterpreter3[7:0]
   185/207: $0\vt_csiinterpreter2[7:0]
   186/207: $0\vt_csiinterpreter1[7:0]
   187/207: $0\vt_csiinterpreter0[7:0]
   188/207: $0\vt_buffer1_pipe_valid_source_valid[0:0]
   189/207: $0\vt_buffer1_pipe_valid_source_payload_vsync[0:0]
   190/207: $0\vt_buffer1_pipe_valid_source_payload_vres[11:0]
   191/207: $0\vt_buffer1_pipe_valid_source_payload_vcount[11:0]
   192/207: $0\vt_buffer1_pipe_valid_source_payload_hsync[0:0]
   193/207: $0\vt_buffer1_pipe_valid_source_payload_hres[11:0]
   194/207: $0\vt_buffer1_pipe_valid_source_payload_hcount[11:0]
   195/207: $0\vt_buffer1_pipe_valid_source_payload_de[0:0]
   196/207: $0\vt_buffer1_pipe_valid_source_last[0:0]
   197/207: $0\vt_buffer1_pipe_valid_source_first[0:0]
   198/207: $0\vt_buffer0_pipe_valid_source_valid[0:0]
   199/207: $0\vt_buffer0_pipe_valid_source_payload_vsync[0:0]
   200/207: $0\vt_buffer0_pipe_valid_source_payload_vres[11:0]
   201/207: $0\vt_buffer0_pipe_valid_source_payload_vcount[11:0]
   202/207: $0\vt_buffer0_pipe_valid_source_payload_hsync[0:0]
   203/207: $0\vt_buffer0_pipe_valid_source_payload_hres[11:0]
   204/207: $0\vt_buffer0_pipe_valid_source_payload_hcount[11:0]
   205/207: $0\vt_buffer0_pipe_valid_source_payload_de[0:0]
   206/207: $0\vt_buffer0_pipe_valid_source_last[0:0]
   207/207: $0\vt_buffer0_pipe_valid_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7745$1445'.
     1/1: $0\sync_rhs_self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1438'.
     1/1: $0\sync_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7711$1431'.
     1/1: $0\sync_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7694$1424'.
     1/1: $0\sync_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1417'.
     1/1: $0\sync_rhs_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416'.
     1/1: $0\sync_rhs_self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415'.
     1/1: $0\sync_rhs_self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414'.
     1/1: $0\sync_f_self5[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413'.
     1/1: $0\sync_f_self4[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412'.
     1/1: $0\sync_f_self3[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411'.
     1/1: $0\sync_f_self2[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410'.
     1/1: $0\sync_f_self1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409'.
     1/1: $0\sync_f_self0[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$1395'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7525$1394'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7509$1379'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7501$1378'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7485$1363'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$1362'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1347'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7453$1346'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1344'.
     1/1: $0\comb_t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7411$1343'.
     1/1: $0\comb_t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7394$1342'.
     1/1: $0\comb_t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7377$1341'.
     1/1: $0\comb_rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7360$1340'.
     1/1: $0\comb_rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1339'.
     1/1: $0\comb_rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338'.
     1/1: $0\comb_rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337'.
     1/1: $0\comb_rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1336'.
     1/1: $0\comb_rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$1335'.
     1/1: $0\comb_t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7258$1334'.
     1/1: $0\comb_t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7241$1333'.
     1/1: $0\comb_t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1332'.
     1/1: $0\comb_rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7207$1331'.
     1/1: $0\comb_rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7190$1330'.
     1/1: $0\comb_rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329'.
     1/1: $0\comb_rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328'.
     1/1: $0\comb_rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7139$1327'.
     1/1: $0\comb_rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326'.
     1/1: $0\comb_rhs_self7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325'.
     1/1: $0\comb_rhs_self6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7106$1324'.
     1/1: $0\comb_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7095$1323'.
     1/1: $0\comb_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1322'.
     1/1: $0\comb_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321'.
     1/1: $0\comb_rhs_self2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320'.
     1/1: $0\comb_rhs_self1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319'.
     1/1: $0\comb_rhs_self0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310'.
     1/2: $0\csr_bankarray_csrbank5_vscan0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_vscan0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307'.
     1/2: $0\csr_bankarray_csrbank5_vsync_end0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_vsync_end0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304'.
     1/2: $0\csr_bankarray_csrbank5_vsync_start0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_vsync_start0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301'.
     1/2: $0\csr_bankarray_csrbank5_vres0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_vres0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298'.
     1/2: $0\csr_bankarray_csrbank5_hscan0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_hscan0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295'.
     1/2: $0\csr_bankarray_csrbank5_hsync_end0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_hsync_end0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292'.
     1/2: $0\csr_bankarray_csrbank5_hsync_start0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_hsync_start0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289'.
     1/2: $0\csr_bankarray_csrbank5_hres0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_hres0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286'.
     1/2: $0\csr_bankarray_csrbank5_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6912$1284'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6905$1283'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280'.
     1/2: $0\csr_bankarray_csrbank4_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277'.
     1/2: $0\csr_bankarray_csrbank4_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274'.
     1/2: $0\csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271'.
     1/2: $0\csr_bankarray_csrbank4_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268'.
     1/2: $0\csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265'.
     1/2: $0\csr_bankarray_csrbank4_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262'.
     1/2: $0\csr_bankarray_csrbank4_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255'.
     1/2: $0\csr_bankarray_csrbank3_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252'.
     1/2: $0\csr_bankarray_csrbank3_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249'.
     1/2: $0\csr_bankarray_csrbank3_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246'.
     1/2: $0\csr_bankarray_csrbank3_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243'.
     1/2: $0\csr_bankarray_csrbank3_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240'.
     1/2: $0\csr_bankarray_csrbank3_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237'.
     1/2: $0\csr_bankarray_csrbank3_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234'.
     1/2: $0\csr_bankarray_csrbank3_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6734$1232'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229'.
     1/2: $0\csr_bankarray_csrbank2_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226'.
     1/2: $0\master_rxtx_we[0:0]
     2/2: $0\master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223'.
     1/2: $0\csr_bankarray_csrbank2_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220'.
     1/2: $0\csr_bankarray_csrbank2_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217'.
     1/2: $0\csr_bankarray_csrbank2_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214'.
     1/2: $0\csr_bankarray_csrbank2_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210'.
     1/2: $0\csr_bankarray_csrbank1_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207'.
     1/2: $0\csr_bankarray_csrbank1_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204'.
     1/2: $0\csr_bankarray_csrbank1_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201'.
     1/2: $0\csr_bankarray_csrbank1_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198'.
     1/2: $0\sdram_command_issue_we[0:0]
     2/2: $0\sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195'.
     1/2: $0\csr_bankarray_csrbank1_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192'.
     1/2: $0\csr_bankarray_csrbank1_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6570$1188'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_wishbone2csr_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_wishbone2csr_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_wishbone2csr_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_wishbone2csr_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_wishbone2csr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_wishbone2csr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168'.
     1/1: $0\uart_cdc_cdc_graycounter1_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165'.
     1/1: $0\uart_cdc_cdc_graycounter0_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
     1/10: $0\basesoc_clockdomainsrenamer1_fsm_next_state[3:0]
     2/10: $0\vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value_ce[0:0]
     3/10: $0\vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value[0:0]
     4/10: $0\vt_uart_fifo_source_ready[0:0]
     5/10: $0\vt_term_wrport_we[0:0]
     6/10: $0\vt_term_wrport_dat_w[15:0] [7:0]
     7/10: $0\basesoc_clockdomainsrenamer1_fsm_next_value_ce1[0:0]
     8/10: $0\basesoc_clockdomainsrenamer1_fsm_next_value_ce0[0:0]
     9/10: $0\basesoc_clockdomainsrenamer1_fsm_next_value1[5:0]
    10/10: $0\basesoc_clockdomainsrenamer1_fsm_next_value0[6:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133'.
     1/1: $0\vt_uart_fifo_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
     1/15: $0\basesoc_clockdomainsrenamer1_csiinterpreter_next_state[2:0]
     2/15: $0\vt_csiinterpreter_source_valid[0:0]
     3/15: $0\vt_csiinterpreter_source_payload_data[7:0]
     4/15: $0\vt_csiinterpreter_source_last[0:0]
     5/15: $0\vt_csiinterpreter_source_first[0:0]
     6/15: $0\vt_csiinterpreter_sink_ready[0:0]
     7/15: $0\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value_ce1[0:0]
     8/15: $0\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1[7:0]
     9/15: $0\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value_ce0[0:0]
    10/15: $0\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0[2:0]
    11/15: $0\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value_ce2[0:0]
    12/15: $0\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2[3:0]
    13/15: $0\vt_csiinterpreter_clear_xy[0:0]
    14/15: $0\basesoc_clockdomainsrenamer1_csiinterpreter_next_value_ce[0:0]
    15/15: $0\basesoc_clockdomainsrenamer1_csiinterpreter_next_value[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121'.
     1/3: $0\vt_source_source_payload_b[7:0]
     2/3: $0\vt_source_source_payload_r[7:0]
     3/3: $0\vt_source_source_payload_g[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1120'.
     1/1: $0\vt_bit[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113'.
     1/1: $0\vt_term_dat_r[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100'.
     1/1: $0\vt_y_rollover[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
     1/18: $0\basesoc_clockdomainsrenamer0_next_state[0:0]
     2/18: $0\vtg_vactive_clockdomainsrenamer0_next_value_ce1[0:0]
     3/18: $0\vtg_vactive_clockdomainsrenamer0_next_value1[0:0]
     4/18: $0\vtg_source_valid[0:0]
     5/18: $0\vtg_source_payload_vsync_clockdomainsrenamer0_next_value_ce7[0:0]
     6/18: $0\vtg_source_payload_vsync_clockdomainsrenamer0_next_value7[0:0]
     7/18: $0\vtg_source_payload_vres_clockdomainsrenamer0_next_value_ce3[0:0]
     8/18: $0\vtg_source_payload_vres_clockdomainsrenamer0_next_value3[11:0]
     9/18: $0\vtg_source_payload_vcount_clockdomainsrenamer0_next_value_ce5[0:0]
    10/18: $0\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5[11:0]
    11/18: $0\vtg_source_payload_hsync_clockdomainsrenamer0_next_value_ce6[0:0]
    12/18: $0\vtg_source_payload_hsync_clockdomainsrenamer0_next_value6[0:0]
    13/18: $0\vtg_source_payload_hres_clockdomainsrenamer0_next_value_ce2[0:0]
    14/18: $0\vtg_source_payload_hres_clockdomainsrenamer0_next_value2[11:0]
    15/18: $0\vtg_source_payload_hcount_clockdomainsrenamer0_next_value_ce4[0:0]
    16/18: $0\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4[11:0]
    17/18: $0\vtg_hactive_clockdomainsrenamer0_next_value_ce0[0:0]
    18/18: $0\vtg_hactive_clockdomainsrenamer0_next_value0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5958$1083'.
     1/1: $0\videohdmi10to1serializer5_o_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076'.
     1/1: $0\videohdmi10to1serializer5_cdc_graycounter11_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073'.
     1/1: $0\videohdmi10to1serializer5_cdc_graycounter10_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5859$1058'.
     1/1: $0\videohdmi10to1serializer4_o_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051'.
     1/1: $0\videohdmi10to1serializer4_cdc_graycounter9_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048'.
     1/1: $0\videohdmi10to1serializer4_cdc_graycounter8_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1033'.
     1/1: $0\videohdmi10to1serializer3_o_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026'.
     1/1: $0\videohdmi10to1serializer3_cdc_graycounter7_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023'.
     1/1: $0\videohdmi10to1serializer3_cdc_graycounter6_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1008'.
     1/1: $0\videohdmi10to1serializer2_o_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001'.
     1/1: $0\videohdmi10to1serializer2_cdc_graycounter5_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998'.
     1/1: $0\videohdmi10to1serializer2_cdc_graycounter4_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5562$984'.
     1/1: $0\videohdmi10to1serializer1_o_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977'.
     1/1: $0\videohdmi10to1serializer1_cdc_graycounter3_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974'.
     1/1: $0\videohdmi10to1serializer1_cdc_graycounter2_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5463$960'.
     1/1: $0\videohdmi10to1serializer0_o_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953'.
     1/1: $0\videohdmi10to1serializer0_cdc_graycounter1_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950'.
     1/1: $0\videohdmi10to1serializer0_cdc_graycounter0_q_next_binary[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
     1/7: $0\wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value_ce[0:0]
     2/7: $0\wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value[0:0]
     3/7: $0\basesoc_litedramwishbone2native_fsm_next_state[1:0]
     4/7: $0\wishbone_bridge_is_ongoing[0:0]
     5/7: $0\wishbone_bridge_cmd_valid[0:0]
     6/7: $0\interface_dat_r[127:0]
     7/7: $0\interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916'.
     1/1: $0\wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
     1/11: $0\basesoc_litedramwishbone2native_litedramnativeportconverter_next_state[0:0]
     2/11: $0\wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\wishbone_bridge_cmd_ready[0:0]
     5/11: $0\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\port_cmd_valid[0:0]
    10/11: $0\port_cmd_payload_we[0:0]
    11/11: $0\port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5193$903'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\write_from_slave[0:0]
     3/10: $0\word_inc[0:0]
     4/10: $0\word_clr[0:0]
     5/10: $0\wb_sdram_ack[0:0]
     6/10: $0\tag_port_we[0:0]
     7/10: $0\tag_di_dirty[0:0]
     8/10: $0\interface_we[0:0]
     9/10: $0\interface_stb[0:0]
    10/10: $0\interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883'.
     1/2: $0\sdram_interface_wdata_we[3:0]
     2/2: $0\sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
     1/8: $0\basesoc_multiplexer_next_state[2:0]
     2/8: $0\sdram_steerer_sel[1:0]
     3/8: $0\sdram_en1[0:0]
     4/8: $0\sdram_en0[0:0]
     5/8: $0\sdram_cmd_ready[0:0]
     6/8: $0\sdram_choose_req_want_writes[0:0]
     7/8: $0\sdram_choose_req_want_reads[0:0]
     8/8: $0\sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4945$727'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4936$720'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4927$713'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4918$706'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4912$705'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$704'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4900$703'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$647'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4873$646'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$645'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
     1/14: $0\basesoc_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_row_open[0:0]
     3/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine3_row_close[0:0]
     5/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540'.
     1/1: $0\sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$536'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
     1/14: $0\basesoc_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_row_open[0:0]
     3/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine2_row_close[0:0]
     5/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510'.
     1/1: $0\sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4533$506'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
     1/14: $0\basesoc_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_row_open[0:0]
     3/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine1_row_close[0:0]
     5/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480'.
     1/1: $0\sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4370$476'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
     1/14: $0\basesoc_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_row_open[0:0]
     3/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine0_row_close[0:0]
     5/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450'.
     1/1: $0\sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4207$446'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
     1/4: $0\basesoc_refresher_next_state[1:0]
     2/4: $0\sdram_sequencer_start0[0:0]
     3/4: $0\sdram_cmd_valid[0:0]
     4/4: $0\sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
     1/4: $0\sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
     1/20: $0\sdram_master_p0_rddata_en[0:0]
     2/20: $0\sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\sdram_master_p0_wrdata_en[0:0]
     4/20: $0\sdram_master_p0_wrdata[31:0]
     5/20: $0\sdram_master_p0_act_n[0:0]
     6/20: $0\sdram_master_p0_reset_n[0:0]
     7/20: $0\sdram_master_p0_odt[0:0]
     8/20: $0\sdram_master_p0_cke[0:0]
     9/20: $0\sdram_master_p0_we_n[0:0]
    10/20: $0\sdram_master_p0_ras_n[0:0]
    11/20: $0\sdram_master_p0_cs_n[0:0]
    12/20: $0\sdram_master_p0_cas_n[0:0]
    13/20: $0\sdram_master_p0_bank[1:0]
    14/20: $0\sdram_master_p0_address[10:0]
    15/20: $0\sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\sdram_slave_p0_rddata[31:0]
    17/20: $0\sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\spiflash_phy_sr_out_shift[0:0]
     3/13: $0\spiflash_phy_sr_out_load[0:0]
     4/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\spiflash_phy_sr_in_shift[0:0]
     7/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\spiflash_phy_source_valid[0:0]
    10/13: $0\spiflash_phy_sink_ready[0:0]
    11/13: $0\spiflash_phy_en[0:0]
    12/13: $0\spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$398'.
     1/1: $0\spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
     1/17: $0\mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\mmap_wait[0:0]
     4/17: $0\mmap_source_valid[0:0]
     5/17: $0\mmap_source_payload_width[3:0]
     6/17: $0\mmap_source_payload_mask[7:0]
     7/17: $0\mmap_source_payload_len[5:0]
     8/17: $0\mmap_source_payload_data[31:0]
     9/17: $0\mmap_sink_ready[0:0]
    10/17: $0\mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\mmap_bus_dat_r[31:0]
    13/17: $0\mmap_bus_ack[0:0]
    14/17: $0\mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3687$382'.
     1/1: $0\mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$379'.
     1/1: $0\crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3498$375'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3348$337'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3340$335'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3180$265'.
     1/1: $0\rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$5030'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$5019'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$5018'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$5017'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$5016'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$4965'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$4962'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$4956'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$4935'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$4931'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$4927'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4924'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$4912'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$4909'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$4896'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$4889'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$4885'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$4871'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$4849'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$4846'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$4843'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$4842'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$4841'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4840'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$4839'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$4838'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$4835'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$4832'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$4831'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$4830'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$4829'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$4828'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$4827'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$4826'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$4825'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$4818'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$4817'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$4782'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$4700'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4699'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$4692'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$4663'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4662'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4661'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$4660'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$4659'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$4658'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$4657'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$4656'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$4655'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$4509'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$4489'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$4486'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$4485'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$4480'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4479'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$4471'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$4463'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$4460'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$4454'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$4453'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$4452'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$4451'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4437'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$4436'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$4435'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$4434'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$4430'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$4408'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$4407'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$4406'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$4405'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$4399'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$4393'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$4392'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$4389'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$4388'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$4387'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$4384'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$4383'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$4382'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$4381'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$4380'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$4376'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$4349'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$4348'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$4347'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$4344'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$4340'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$4339'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$4338'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$4337'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$4336'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$4335'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$4331'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$4330'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$4329'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$4327'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$4306'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$4305'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$4302'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$4299'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4295'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$4294'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$4293'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$4290'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$4287'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$4277'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$4272'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$4248'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$4247'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$4244'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$4243'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$4231'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$4227'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$4226'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$4224'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$4223'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$4222'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4217'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$4216'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4215'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$4204'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$4190'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$4186'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$4182'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$4181'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$4175'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$4173'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$4169'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$4166'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$4159'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$4158'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$4157'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$4156'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$4155'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$4154'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$4153'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$4152'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$4151'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$4150'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$4149'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$4148'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$4147'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$4146'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$4145'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$4144'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$4143'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$4142'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$4141'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$4140'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$4139'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$4138'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$4137'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$4136'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$4135'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$4134'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$4133'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$4122'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$4120'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$4119'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$4118'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$4117'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$4116'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$4096'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$4095'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$4094'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3137$3888'.
No latch inferred for signal `\colorlight_i5.\wb_sdram_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3049$3862'.
No latch inferred for signal `\colorlight_i5.\vt_uart_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2944$3808'.
No latch inferred for signal `\colorlight_i5.\vt_source_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2914$3797'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer5_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2781$3752'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer5_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2780$3751'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer4_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2715$3739'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer4_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2714$3738'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer3_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2649$3726'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer3_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2648$3725'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer2_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2583$3713'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer2_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2582$3712'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer1_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2517$3700'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer1_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2516$3699'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer0_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2451$3687'.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer0_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2450$3686'.
No latch inferred for signal `\colorlight_i5.\video_pll_stdby' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2397$3674'.
No latch inferred for signal `\colorlight_i5.\uart_cdc_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2386$3673'.
No latch inferred for signal `\colorlight_i5.\uart_cdc_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2385$3672'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2193$3552'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$3551'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2177$3547'.
No latch inferred for signal `\colorlight_i5.\sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$3520'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$3515'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$3514'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_ba' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$3502'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$3501'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2021$3484'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$3483'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2019$3482'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2018$3481'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$3480'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2016$3479'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2014$3477'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2012$3475'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$3474'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2010$3473'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$3472'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2008$3471'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2007$3470'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2006$3469'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2005$3468'.
No latch inferred for signal `\colorlight_i5.\sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$3457'.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$3450'.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1959$3446'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$3440'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1951$3439'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$3425'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1926$3424'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$3423'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$3422'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$3419'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1867$3408'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$3407'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$3399'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$3372'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1770$3371'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1756$3363'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1675$3336'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1674$3335'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$3327'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1579$3300'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1578$3299'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$3291'.
No latch inferred for signal `\colorlight_i5.\port_rdata_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$3265'.
No latch inferred for signal `\colorlight_i5.\port_rdata_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$3264'.
No latch inferred for signal `\colorlight_i5.\pll_stdby' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1446$3260'.
No latch inferred for signal `\colorlight_i5.\mmap_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$3204'.
No latch inferred for signal `\colorlight_i5.\mmap_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$3203'.
No latch inferred for signal `\colorlight_i5.\mmap_dummy' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$3199'.
No latch inferred for signal `\colorlight_i5.\mmap_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$3193'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$3183'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$3182'.
No latch inferred for signal `\colorlight_i5.\basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$3029'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:843$3025'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:842$3024'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:841$3023'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:784$3010'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:678$2953'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$2952'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$2924'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$2922'.
No latch inferred for signal `\colorlight_i5.\basesoc_locked3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:605$2914'.
No latch inferred for signal `\colorlight_i5.\basesoc_locked2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:604$2913'.
No latch inferred for signal `\colorlight_i5.\basesoc_locked1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:603$2912'.
No latch inferred for signal `\colorlight_i5.\basesoc_locked0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:602$2911'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:576$2889'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:518$2869'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:509$2867'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3138$3889'.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self6' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7745$1445'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self6` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7745$1445`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1438'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1438`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7711$1431'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7711$1431`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7694$1424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7694$1424`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1417`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415`.
No latch inferred for signal `\colorlight_i5.\sync_f_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self5 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414`.
No latch inferred for signal `\colorlight_i5.\sync_f_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self4 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413`.
No latch inferred for signal `\colorlight_i5.\sync_f_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self3 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412`.
No latch inferred for signal `\colorlight_i5.\sync_f_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self2 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411`.
No latch inferred for signal `\colorlight_i5.\sync_f_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410`.
No latch inferred for signal `\colorlight_i5.\sync_f_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self31' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$1395'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self31` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$1395`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self30' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7525$1394'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self30` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7525$1394`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self29' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self28' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7509$1379'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self28` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7509$1379`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self27' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7501$1378'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self27` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7501$1378`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self26' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self25' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7485$1363'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self25` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7485$1363`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self24' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$1362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self24` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$1362`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self23' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self22' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1347'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self22` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1347`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self21' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7453$1346'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self21` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7453$1346`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self20' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345`.
No latch inferred for signal `\colorlight_i5.\comb_t_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1344'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1344`.
No latch inferred for signal `\colorlight_i5.\comb_t_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7411$1343'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7411$1343`.
No latch inferred for signal `\colorlight_i5.\comb_t_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7394$1342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7394$1342`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self19' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7377$1341'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self19` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7377$1341`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self18' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7360$1340'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self18` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7360$1340`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self17' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1339'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self17` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1339`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self16' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self15' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self14' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1336'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self14` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1336`.
No latch inferred for signal `\colorlight_i5.\comb_t_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$1335'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$1335`.
No latch inferred for signal `\colorlight_i5.\comb_t_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7258$1334'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7258$1334`.
No latch inferred for signal `\colorlight_i5.\comb_t_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7241$1333'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7241$1333`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self13' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1332'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self13` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1332`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self12' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7207$1331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self12` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7207$1331`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self11' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7190$1330'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self11` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7190$1330`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self10' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self9' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self8' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7139$1327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self8` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7139$1327`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self7' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self6' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7106$1324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7106$1324`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7095$1323'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7095$1323`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1322'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1322`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vscan0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vscan0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vscan0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vscan0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_end0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_end0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_end0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_end0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_start0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_start0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_start0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vsync_start0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vres0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vres0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_vres0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_vres0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hscan0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hscan0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hscan0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hscan0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_end0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_end0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_end0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_end0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_start0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_start0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_start0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hsync_start0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hres0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hres0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_hres0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_hres0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6912$1284'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6912$1284`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6912$1284`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6905$1283'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6905$1283`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6905$1283`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_rxfull_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_rxfull_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_rxfull_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_rxfull_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_txempty_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_txempty_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_txempty_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_txempty_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_rxempty_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_rxempty_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_rxempty_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_rxempty_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_txfull_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_txfull_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_txfull_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_txfull_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_ev_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_ev_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_ev_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_ev_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_ev_pending_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_ev_pending_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_ev_pending_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_ev_pending_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_ev_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_ev_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_ev_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_ev_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_value_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_value_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_value_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_value_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_update_value0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_update_value0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_update_value0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_update_value0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_en0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_en0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_en0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_en0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_reload0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_reload0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_reload0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_reload0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_load0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_load0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_load0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_load0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234`.
No latch inferred for signal `\colorlight_i5.\master_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6734$1232'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6734$1232`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6734$1232`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_master_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_master_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_master_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_master_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_master_cs0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_master_cs0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_master_cs0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_master_cs0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_control0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_control0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_control0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_dfii_control0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6570$1188'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6570$1188`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171`.
No latch inferred for signal `\colorlight_i5.\uart_cdc_cdc_graycounter1_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\uart_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\uart_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\uart_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168`.
No latch inferred for signal `\colorlight_i5.\uart_cdc_cdc_graycounter0_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\uart_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\uart_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\uart_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_state [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\vt_term_wrport_dat_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_dat_w [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\vt_term_wrport_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_wrport_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\vt_uart_fifo_source_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_uart_fifo_source_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140`.
No latch inferred for signal `\colorlight_i5.\vt_uart_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_uart_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_uart_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_uart_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value_ce' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_next_value_ce` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_clear_xy' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_clear_xy` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_csiinterpreter_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_csiinterpreter_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122`.
No latch inferred for signal `\colorlight_i5.\vt_source_source_payload_b' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_b [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
No latch inferred for signal `\colorlight_i5.\vt_source_source_payload_g' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_g [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
No latch inferred for signal `\colorlight_i5.\vt_source_source_payload_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_source_source_payload_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121`.
No latch inferred for signal `\colorlight_i5.\vt_bit' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1120'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_bit` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1120`.
No latch inferred for signal `\colorlight_i5.\vt_term_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_term_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113`.
No latch inferred for signal `\colorlight_i5.\vt_y_rollover' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vt_y_rollover [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100`.
No latch inferred for signal `\colorlight_i5.\basesoc_clockdomainsrenamer0_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_clockdomainsrenamer0_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_hactive_clockdomainsrenamer0_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_hactive_clockdomainsrenamer0_next_value0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_hactive_clockdomainsrenamer0_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_hactive_clockdomainsrenamer0_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value4 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value_ce4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hcount_clockdomainsrenamer0_next_value_ce4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value2 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hres_clockdomainsrenamer0_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_hsync_clockdomainsrenamer0_next_value6' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hsync_clockdomainsrenamer0_next_value6` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_hsync_clockdomainsrenamer0_next_value_ce6' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_hsync_clockdomainsrenamer0_next_value_ce6` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value5 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value_ce5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vcount_clockdomainsrenamer0_next_value_ce5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value3 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value_ce3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vres_clockdomainsrenamer0_next_value_ce3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_vsync_clockdomainsrenamer0_next_value7' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vsync_clockdomainsrenamer0_next_value7` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_payload_vsync_clockdomainsrenamer0_next_value_ce7' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_payload_vsync_clockdomainsrenamer0_next_value_ce7` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_vactive_clockdomainsrenamer0_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_vactive_clockdomainsrenamer0_next_value1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\vtg_vactive_clockdomainsrenamer0_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\vtg_vactive_clockdomainsrenamer0_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer5_o_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5958$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_o_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5958$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_o_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5958$1083`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter11_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter11_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter11_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter11_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter10_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter10_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter10_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter10_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer4_o_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5859$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_o_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5859$1058`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_o_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5859$1058`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter9_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter9_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter9_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter9_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter8_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter8_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter8_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter8_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer3_o_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1033'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_o_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1033`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_o_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1033`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter7_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter7_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter7_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter7_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter6_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter6_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter6_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter6_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer2_o_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_o_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1008`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_o_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1008`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter5_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter5_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter5_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter5_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter4_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter4_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter4_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter4_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer1_o_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5562$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_o_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5562$984`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_o_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5562$984`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter3_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter3_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter3_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter3_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter2_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter2_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter2_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter2_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer0_o_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5463$960'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_o_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5463$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_o_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5463$960`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter1_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter1_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter1_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter1_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953`.
No latch inferred for signal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter0_q_next_binary' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter0_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter0_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter0_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramwishbone2native_fsm_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramwishbone2native_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramwishbone2native_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\interface_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\interface_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_litedramwishbone2native_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramwishbone2native_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramwishbone2native_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\port_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5193$903'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5193$903`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\interface_cyc' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_cyc` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\interface_stb' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_stb` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\interface_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\tag_di_dirty' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_di_dirty` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\tag_port_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_port_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\word_clr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_clr` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\word_inc' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_inc` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\write_from_slave' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\write_from_slave` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896`.
No latch inferred for signal `\colorlight_i5.\data_port_dat_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
No latch inferred for signal `\colorlight_i5.\data_port_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883`.
No latch inferred for signal `\colorlight_i5.\basesoc_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_en0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_en1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4945$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4945$727`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4936$720'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4936$720`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4927$713'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4927$713`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4918$706'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4918$706`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4912$705'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4912$705`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$704'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$704`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4900$703'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4900$703`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$647'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$647`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4873$646'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4873$646`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$645'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$645`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592`.
No latch inferred for signal `\colorlight_i5.\basesoc_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527`.
No latch inferred for signal `\colorlight_i5.\basesoc_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4533$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4533$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497`.
No latch inferred for signal `\colorlight_i5.\basesoc_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4370$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4370$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467`.
No latch inferred for signal `\colorlight_i5.\basesoc_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4207$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4207$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437`.
No latch inferred for signal `\colorlight_i5.\basesoc_refresher_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433`.
No latch inferred for signal `\colorlight_i5.\sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$398'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$398`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_request' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_request` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_wait' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_wait` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384`.
No latch inferred for signal `\colorlight_i5.\mmap_cs' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3687$382'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_cs` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3687$382`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380`.
No latch inferred for signal `\colorlight_i5.\crossbar_cs' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$379'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crossbar_cs` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$379`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3498$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3498$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3348$337'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3348$337`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3340$335'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3340$335`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275`.
No latch inferred for signal `\colorlight_i5.\basesoc_interrupt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266`.
No latch inferred for signal `\colorlight_i5.\rst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3180$265'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rst` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3180$265`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12659' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12660' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12661' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12662' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12663' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12664' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12665' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12666' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12667' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12668' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12669' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12670' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12671' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12672' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
  created $dff cell `$procdff$12673' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
  created $dff cell `$procdff$12674' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
  created $dff cell `$procdff$12675' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
  created $dff cell `$procdff$12676' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
  created $dff cell `$procdff$12677' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
  created $dff cell `$procdff$12678' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$5014'.
  created $dff cell `$procdff$12679' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_ADDR' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007'.
  created $dff cell `$procdff$12680' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_DATA' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007'.
  created $dff cell `$procdff$12681' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007'.
  created $dff cell `$procdff$12682' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$5005'.
  created $dff cell `$procdff$12683' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_ADDR' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998'.
  created $dff cell `$procdff$12684' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_DATA' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998'.
  created $dff cell `$procdff$12685' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN' using process `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998'.
  created $dff cell `$procdff$12686' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12687' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12688' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12689' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12690' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12691' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12692' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12693' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12694' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
  created $dff cell `$procdff$12695' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12696' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12697' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12698' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12699' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12700' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12701' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12702' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12703' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12704' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12705' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12706' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12707' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12708' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12709' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12710' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12711' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12712' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12713' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12714' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12715' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12716' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12717' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12718' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12719' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12720' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12721' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12722' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12723' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12724' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12725' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12726' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12727' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12728' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
  created $dff cell `$procdff$12729' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_ADDR' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12730' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_DATA' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12731' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12732' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_ADDR' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12733' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_DATA' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12734' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12735' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_ADDR' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12736' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_DATA' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12737' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12738' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_ADDR' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12739' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_DATA' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12740' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
  created $dff cell `$procdff$12741' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
  created $dff cell `$procdff$12742' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
  created $dff cell `$procdff$12743' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
  created $dff cell `$procdff$12744' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
  created $dff cell `$procdff$12745' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_ADDR' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775'.
  created $dff cell `$procdff$12746' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_DATA' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775'.
  created $dff cell `$procdff$12747' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775'.
  created $dff cell `$procdff$12748' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4773'.
  created $dff cell `$procdff$12749' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12750' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12751' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12752' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12753' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12754' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12755' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12756' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12757' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12758' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12759' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12760' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12761' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12762' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12763' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12764' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12765' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12766' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12767' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12768' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12769' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12770' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12771' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12772' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12773' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12774' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12775' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12776' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12777' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12778' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12779' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12780' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12781' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12782' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12783' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12784' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12785' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12786' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12787' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12788' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12789' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12790' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12791' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12792' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12793' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12794' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12795' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12796' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12797' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12798' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12799' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12800' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12801' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12802' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12803' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12804' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12805' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12806' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12807' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12808' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12809' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12810' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12811' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12812' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12813' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12814' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12815' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12816' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12817' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12818' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12819' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12820' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12821' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12822' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12823' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12824' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12825' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12826' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12827' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12828' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12829' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12830' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12831' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12832' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12833' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12834' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12835' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12836' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12837' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12838' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12839' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12840' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12841' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12842' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12843' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12844' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12845' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12846' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12847' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12848' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12849' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12850' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12851' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12852' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12853' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12854' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12855' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12856' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12857' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12858' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12859' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12860' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
  created $dff cell `$procdff$12861' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12862' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12863' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12864' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12865' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12866' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12867' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12868' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12869' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12870' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12871' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12872' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12873' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12874' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12875' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12876' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12877' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12878' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12879' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12880' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12881' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12882' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12883' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12884' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12885' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12886' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12887' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12888' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12889' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12890' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12891' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12892' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12893' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12894' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12895' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12896' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12897' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12898' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12899' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12900' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12901' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12902' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12903' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12904' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
  created $dff cell `$procdff$12905' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_ADDR' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087'.
  created $dff cell `$procdff$12906' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_DATA' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087'.
  created $dff cell `$procdff$12907' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087'.
  created $dff cell `$procdff$12908' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$4085'.
  created $dff cell `$procdff$12909' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$4083'.
  created $dff cell `$procdff$12910' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
  created $dff cell `$procdff$12911' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
  created $dff cell `$procdff$12912' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
  created $dff cell `$procdff$12913' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
  created $dff cell `$procdff$12914' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
  created $dff cell `$procdff$12915' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
  created $dff cell `$procdff$12916' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
  created $dff cell `$procdff$12917' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
  created $dff cell `$procdff$12918' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
  created $dff cell `$procdff$12919' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
  created $dff cell `$procdff$12920' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
  created $dff cell `$procdff$12921' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
  created $dff cell `$procdff$12922' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
  created $dff cell `$procdff$12923' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
  created $dff cell `$procdff$12924' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
  created $dff cell `$procdff$12925' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
  created $dff cell `$procdff$12926' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
  created $dff cell `$procdff$12927' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
  created $dff cell `$procdff$12928' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
  created $dff cell `$procdff$12929' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
  created $dff cell `$procdff$12930' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
  created $dff cell `$procdff$12931' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
  created $dff cell `$procdff$12932' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
  created $dff cell `$procdff$12933' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
  created $dff cell `$procdff$12934' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
  created $dff cell `$procdff$12935' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
  created $dff cell `$procdff$12936' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
  created $dff cell `$procdff$12937' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
  created $dff cell `$procdff$12938' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
  created $dff cell `$procdff$12939' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
  created $dff cell `$procdff$12940' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
  created $dff cell `$procdff$12941' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
  created $dff cell `$procdff$12942' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
  created $dff cell `$procdff$12943' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
  created $dff cell `$procdff$12944' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
  created $dff cell `$procdff$12945' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
  created $dff cell `$procdff$12946' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
  created $dff cell `$procdff$12947' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
  created $dff cell `$procdff$12948' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
  created $dff cell `$procdff$12949' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
  created $dff cell `$procdff$12950' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
  created $dff cell `$procdff$12951' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
  created $dff cell `$procdff$12952' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
  created $dff cell `$procdff$12953' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
  created $dff cell `$procdff$12954' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
  created $dff cell `$procdff$12955' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
  created $dff cell `$procdff$12956' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
  created $dff cell `$procdff$12957' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
  created $dff cell `$procdff$12958' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
  created $dff cell `$procdff$12959' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
  created $dff cell `$procdff$12960' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
  created $dff cell `$procdff$12961' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
  created $dff cell `$procdff$12962' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
  created $dff cell `$procdff$12963' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
  created $dff cell `$procdff$12964' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
  created $dff cell `$procdff$12965' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
  created $dff cell `$procdff$12966' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
  created $dff cell `$procdff$12967' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
  created $dff cell `$procdff$12968' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
  created $dff cell `$procdff$12969' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
  created $dff cell `$procdff$12970' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
  created $dff cell `$procdff$12971' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
  created $dff cell `$procdff$12972' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
  created $dff cell `$procdff$12973' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
  created $dff cell `$procdff$12974' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_13_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10403$2683'.
  created $dff cell `$procdff$12975' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_13_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
  created $dff cell `$procdff$12976' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
  created $dff cell `$procdff$12977' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
  created $dff cell `$procdff$12978' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
  created $dff cell `$procdff$12979' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_12_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
  created $dff cell `$procdff$12980' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
  created $dff cell `$procdff$12981' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
  created $dff cell `$procdff$12982' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
  created $dff cell `$procdff$12983' with positive edge clock.
Creating register for signal `\colorlight_i5.\term_mem_adr1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10364$2662'.
  created $dff cell `$procdff$12984' with positive edge clock.
Creating register for signal `\colorlight_i5.\term_mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
  created $dff cell `$procdff$12985' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
  created $dff cell `$procdff$12986' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
  created $dff cell `$procdff$12987' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
  created $dff cell `$procdff$12988' with positive edge clock.
Creating register for signal `\colorlight_i5.\font_mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10341$2653'.
  created $dff cell `$procdff$12989' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_11_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10325$2651'.
  created $dff cell `$procdff$12990' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_11_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
  created $dff cell `$procdff$12991' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
  created $dff cell `$procdff$12992' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
  created $dff cell `$procdff$12993' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
  created $dff cell `$procdff$12994' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_10_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10305$2641'.
  created $dff cell `$procdff$12995' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_10_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
  created $dff cell `$procdff$12996' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
  created $dff cell `$procdff$12997' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
  created $dff cell `$procdff$12998' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
  created $dff cell `$procdff$12999' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_9_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10285$2631'.
  created $dff cell `$procdff$13000' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_9_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
  created $dff cell `$procdff$13001' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
  created $dff cell `$procdff$13002' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
  created $dff cell `$procdff$13003' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
  created $dff cell `$procdff$13004' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_8_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10265$2621'.
  created $dff cell `$procdff$13005' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_8_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
  created $dff cell `$procdff$13006' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
  created $dff cell `$procdff$13007' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
  created $dff cell `$procdff$13008' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
  created $dff cell `$procdff$13009' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_7_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10245$2611'.
  created $dff cell `$procdff$13010' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_7_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
  created $dff cell `$procdff$13011' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
  created $dff cell `$procdff$13012' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
  created $dff cell `$procdff$13013' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
  created $dff cell `$procdff$13014' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10225$2601'.
  created $dff cell `$procdff$13015' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
  created $dff cell `$procdff$13016' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
  created $dff cell `$procdff$13017' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
  created $dff cell `$procdff$13018' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
  created $dff cell `$procdff$13019' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
  created $dff cell `$procdff$13020' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
  created $dff cell `$procdff$13021' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
  created $dff cell `$procdff$13022' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
  created $dff cell `$procdff$13023' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
  created $dff cell `$procdff$13024' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
  created $dff cell `$procdff$13025' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
  created $dff cell `$procdff$13026' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
  created $dff cell `$procdff$13027' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
  created $dff cell `$procdff$13028' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
  created $dff cell `$procdff$13029' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
  created $dff cell `$procdff$13030' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
  created $dff cell `$procdff$13031' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
  created $dff cell `$procdff$13032' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
  created $dff cell `$procdff$13033' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
  created $dff cell `$procdff$13034' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
  created $dff cell `$procdff$13035' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
  created $dff cell `$procdff$13036' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
  created $dff cell `$procdff$13037' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
  created $dff cell `$procdff$13038' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
  created $dff cell `$procdff$13039' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10109$2543'.
  created $dff cell `$procdff$13040' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
  created $dff cell `$procdff$13041' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
  created $dff cell `$procdff$13042' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
  created $dff cell `$procdff$13043' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
  created $dff cell `$procdff$13044' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10088$2533'.
  created $dff cell `$procdff$13045' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
  created $dff cell `$procdff$13046' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
  created $dff cell `$procdff$13047' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
  created $dff cell `$procdff$13048' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
  created $dff cell `$procdff$13049' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10069$2523'.
  created $dff cell `$procdff$13050' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13051' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13052' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13053' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13054' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13055' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13056' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13057' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13058' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13059' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13060' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13061' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13062' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13063' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
  created $dff cell `$procdff$13064' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10035$2495'.
  created $dff cell `$procdff$13065' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13066' with positive edge clock.
Creating register for signal `\colorlight_i5.\adr_offset_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13067' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bankmachine0_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13068' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bankmachine1_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13069' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bankmachine2_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13070' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bankmachine3_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13071' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13072' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13073' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13074' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13075' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13076' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13077' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13078' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13079' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13080' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramwishbone2native_fsm_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13081' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramwishbone2native_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13082' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13083' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13084' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_multiplexer_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13085' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13086' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13087' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13088' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13089' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13090' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13091' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_refresher_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13092' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13093' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13094' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13095' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13096' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13097' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13098' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13099' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13100' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13101' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13102' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13103' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13104' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13105' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13106' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13107' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13108' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13109' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13110' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13111' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13112' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13113' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13114' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13115' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13116' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13117' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13118' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13119' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13120' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13121' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13122' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13123' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13124' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13125' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13126' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13127' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13128' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13129' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13130' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13131' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13132' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13133' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13134' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13135' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13136' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13137' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13138' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13139' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13140' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13141' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13142' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13143' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13144' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13145' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13146' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13147' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13148' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13149' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13150' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13151' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13152' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13153' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13154' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13155' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13156' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13157' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13158' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13159' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13160' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13161' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13162' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13163' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13164' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13165' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13166' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13167' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13168' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_cs' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13169' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_byte_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13170' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13171' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13172' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13173' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl0_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13174' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl0_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13175' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl23_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13176' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl23_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13177' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13178' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13179' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13180' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13181' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13182' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13183' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13184' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13185' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13186' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13187' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13188' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13189' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13190' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13191' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13192' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13193' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13194' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13195' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13196' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13197' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13198' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13199' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13200' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13201' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13202' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13203' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13204' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13205' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13206' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13207' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13208' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13209' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13210' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13211' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13212' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13213' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13214' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13215' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13216' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13217' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13218' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13219' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13220' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13221' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13222' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13223' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13224' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13225' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13226' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13227' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13228' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13229' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13230' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13231' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13232' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13233' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13234' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13235' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13236' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13237' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13238' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13239' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13240' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13241' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13242' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13243' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13244' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13245' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13246' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13247' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13248' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13249' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13250' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13251' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13252' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13253' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13254' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13255' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13256' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13257' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13258' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13259' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13260' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13261' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13262' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13263' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13264' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13265' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13266' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_status' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13267' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13268' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13269' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13270' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13271' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13272' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13273' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13274' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13275' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13276' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_timer_count1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13277' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13278' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13279' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13280' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13281' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13282' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13283' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13284' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13285' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13286' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13287' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13288' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13289' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13290' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_div' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13291' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13292' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13293' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13294' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13295' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13296' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13297' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13298' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13299' with positive edge clock.
Creating register for signal `\colorlight_i5.\uart_cdc_cdc_graycounter0_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13300' with positive edge clock.
Creating register for signal `\colorlight_i5.\uart_cdc_cdc_graycounter0_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13301' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13302' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13303' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hres_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13304' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hres_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13305' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hscan_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13306' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hscan_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13307' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hsync_end_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13308' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hsync_end_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13309' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hsync_start_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13310' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hsync_start_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13311' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vres_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13312' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vres_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13313' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vscan_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13314' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vscan_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13315' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vsync_end_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13316' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vsync_end_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13317' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vsync_start_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13318' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vsync_start_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13319' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13320' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13321' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13322' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13323' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13324' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13325' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13326' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13327' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13328' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13329' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
  created $dff cell `$procdff$13330' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl11_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13331' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl11_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13332' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl1_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13333' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl1_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13334' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl3_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13335' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl3_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13336' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl5_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13337' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl5_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13338' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl7_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13339' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl7_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13340' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl9_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13341' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl9_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13342' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter1_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13343' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter1_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13344' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_i_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13345' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13346' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_o_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13347' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_shift_register' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13348' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter3_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13349' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter3_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13350' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_i_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13351' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13352' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_o_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13353' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_shift_register' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13354' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter5_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13355' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter5_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13356' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_i_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13357' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13358' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_o_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13359' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_shift_register' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13360' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter7_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13361' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter7_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13362' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_i_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13363' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13364' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_o_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13365' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_shift_register' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13366' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter9_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13367' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter9_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13368' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_i_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13369' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13370' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_o_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13371' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_shift_register' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13372' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter11_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13373' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter11_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13374' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_i_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13375' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13376' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_o_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13377' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_shift_register' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
  created $dff cell `$procdff$13378' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_clockdomainsrenamer0_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13379' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_csiinterpreter_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13380' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_clockdomainsrenamer1_fsm_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13381' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl10_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13382' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl10_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13383' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl12_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13384' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl12_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13385' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl13_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13386' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl13_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13387' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl14_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13388' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl14_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13389' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl15_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13390' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl15_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13391' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl16_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13392' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl16_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13393' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl17_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13394' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl17_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13395' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl18_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13396' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl18_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13397' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl19_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13398' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl19_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13399' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl20_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13400' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl20_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13401' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl21_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13402' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl21_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13403' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl22_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13404' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl22_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13405' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl2_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13406' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl2_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13407' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl4_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13408' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl4_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13409' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl6_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13410' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl6_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13411' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl8_regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13412' with positive edge clock.
Creating register for signal `\colorlight_i5.\multiregimpl8_regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13413' with positive edge clock.
Creating register for signal `\colorlight_i5.\sync_t_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13414' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13415' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_d1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13416' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_n0q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13417' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_n1d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13418' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_n1q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13419' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_new_c0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13420' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_new_c1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13421' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_new_c2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13422' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_new_de0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13423' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_new_de1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13424' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_new_de2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13425' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13426' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_q_m_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13427' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder0_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13428' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13429' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_d1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13430' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_n0q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13431' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_n1d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13432' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_n1q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13433' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_new_c0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13434' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_new_c1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13435' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_new_c2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13436' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_new_de0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13437' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_new_de1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13438' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_new_de2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13439' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13440' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_q_m_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13441' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder1_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13442' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13443' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_d1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13444' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_n0q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13445' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_n1d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13446' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_n1q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13447' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_new_c0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13448' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_new_c1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13449' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_new_c2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13450' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_new_de0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13451' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_new_de1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13452' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_new_de2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13453' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13454' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_q_m_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13455' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder2_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13456' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13457' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_d1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13458' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_n0q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13459' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_n1d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13460' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_n1q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13461' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_new_c0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13462' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_new_c1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13463' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_new_c2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13464' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_new_de0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13465' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_new_de1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13466' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_new_de2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13467' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13468' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_q_m_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13469' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder3_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13470' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13471' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_d1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13472' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_n0q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13473' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_n1d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13474' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_n1q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13475' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_new_c0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13476' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_new_c1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13477' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_new_c2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13478' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_new_de0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13479' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_new_de1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13480' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_new_de2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13481' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13482' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_q_m_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13483' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder4_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13484' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13485' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_d1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13486' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_n0q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13487' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_n1d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13488' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_n1q_m' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13489' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_new_c0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13490' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_new_c1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13491' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_new_c2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13492' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_new_de0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13493' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_new_de1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13494' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_new_de2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13495' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13496' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_q_m_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13497' with positive edge clock.
Creating register for signal `\colorlight_i5.\tmdsencoder5_self' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13498' with positive edge clock.
Creating register for signal `\colorlight_i5.\uart_cdc_cdc_graycounter1_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13499' with positive edge clock.
Creating register for signal `\colorlight_i5.\uart_cdc_cdc_graycounter1_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13500' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter0_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13501' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer0_cdc_graycounter0_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13502' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter2_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13503' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer1_cdc_graycounter2_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13504' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter4_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13505' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer2_cdc_graycounter4_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13506' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter6_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13507' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer3_cdc_graycounter6_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13508' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter8_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13509' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer4_cdc_graycounter8_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13510' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter10_q' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13511' with positive edge clock.
Creating register for signal `\colorlight_i5.\videohdmi10to1serializer5_cdc_graycounter10_q_binary' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13512' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13513' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13514' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_de' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13515' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_hcount' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13516' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_hres' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13517' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_hsync' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13518' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_vcount' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13519' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_vres' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13520' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_payload_vsync' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13521' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13522' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13523' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13524' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_de' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13525' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_hcount' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13526' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_hres' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13527' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_hsync' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13528' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_vcount' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13529' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_vres' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13530' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_payload_vsync' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13531' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_buffer1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13532' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13533' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13534' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13535' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter3' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13536' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter4' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13537' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter5' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13538' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter6' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13539' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter7' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13540' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter_color' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13541' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter_csi_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13542' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_csiinterpreter_csi_final' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13543' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_term_wrport_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13544' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_uart_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13545' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_uart_fifo_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13546' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_uart_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13547' with positive edge clock.
Creating register for signal `\colorlight_i5.\vt_y_term_rollover' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13548' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_hactive' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13549' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13550' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13551' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_payload_hcount' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13552' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_payload_hres' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13553' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_payload_hsync' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13554' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_payload_vcount' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13555' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_payload_vres' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13556' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_source_payload_vsync' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13557' with positive edge clock.
Creating register for signal `\colorlight_i5.\vtg_vactive' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
  created $dff cell `$procdff$13558' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$5061'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$5059'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$5030'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$5030'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$5019'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$5019'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$5018'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$5018'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$5017'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$5017'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$5016'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$5016'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$5014'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$5014'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$5007'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$5005'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$5005'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$4998'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$4981'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$4973'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$4965'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$4965'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$4962'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$4962'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$4956'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$4956'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$4935'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$4935'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$4931'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$4931'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$4927'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$4927'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4924'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4924'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$4912'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$4912'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$4909'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$4909'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$4896'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$4896'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$4889'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$4889'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$4885'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$4885'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$4871'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$4871'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$4849'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$4849'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$4846'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$4846'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$4843'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$4843'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$4842'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$4842'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$4841'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$4841'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4840'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4840'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$4839'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$4839'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$4838'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$4838'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$4835'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$4835'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$4832'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$4832'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$4831'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$4831'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$4830'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$4830'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$4829'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$4829'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$4828'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$4828'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$4827'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$4827'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$4826'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$4826'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$4825'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$4825'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$4818'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$4818'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$4817'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$4817'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$4788'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$4783'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$4782'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4775'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4773'.
Removing empty process `DataCache.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4773'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$4739'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$4716'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$4700'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$4700'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4699'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4699'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$4692'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$4692'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$4663'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$4663'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4662'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4662'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4661'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4661'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$4660'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$4660'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$4659'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$4659'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$4658'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$4658'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$4657'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$4657'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$4656'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$4656'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$4655'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$4655'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$4509'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$4489'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$4489'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$4486'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$4486'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$4485'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$4485'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$4480'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$4480'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4479'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4479'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$4471'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$4471'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$4463'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$4463'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$4460'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$4460'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$4454'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$4454'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$4453'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$4453'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$4452'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$4452'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$4451'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$4451'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4437'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4437'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$4436'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$4436'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$4435'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$4435'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$4434'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$4434'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$4430'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$4430'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$4408'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$4408'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$4407'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$4407'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$4406'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$4406'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$4405'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$4405'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$4399'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$4399'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$4393'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$4392'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$4389'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$4389'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$4388'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$4387'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$4387'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$4384'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$4384'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$4383'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$4382'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$4381'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$4380'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$4380'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$4376'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$4376'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$4349'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$4349'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$4348'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$4348'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$4347'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$4344'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$4340'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$4340'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$4339'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$4339'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$4338'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$4337'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$4336'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$4336'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$4335'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$4335'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$4331'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$4331'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$4330'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$4330'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$4329'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$4329'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$4327'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$4327'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$4306'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$4306'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$4305'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$4302'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$4299'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4295'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4295'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$4294'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$4294'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$4293'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$4293'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$4290'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$4290'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$4287'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$4287'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$4277'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$4277'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$4272'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$4272'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$4248'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$4248'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$4247'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$4247'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$4244'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$4244'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$4243'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$4243'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$4231'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$4227'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$4226'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$4224'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$4224'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$4223'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$4222'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4217'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4217'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$4216'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4215'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4215'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$4204'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$4204'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$4190'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$4190'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$4186'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$4186'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$4182'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$4182'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$4181'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$4181'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$4175'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$4175'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$4173'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$4173'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$4169'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$4169'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$4166'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$4166'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$4159'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$4159'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$4158'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$4158'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$4157'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$4157'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$4156'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$4156'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$4155'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$4155'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$4154'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$4154'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$4153'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$4153'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$4152'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$4152'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$4151'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$4151'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$4150'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$4150'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$4149'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$4149'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$4148'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$4148'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$4147'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$4147'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$4146'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$4146'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$4145'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$4145'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$4144'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$4144'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$4143'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$4143'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$4142'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$4142'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$4141'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$4141'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$4140'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$4140'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$4139'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$4139'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$4138'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$4138'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$4137'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$4137'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$4136'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$4136'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$4135'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$4135'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$4134'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$4134'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$4133'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$4133'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$4122'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$4122'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$4120'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$4120'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$4119'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$4119'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$4118'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$4118'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$4117'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$4117'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$4116'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$4116'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$4096'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$4096'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$4095'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$4095'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$4094'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$4094'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$4087'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$4085'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$4085'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$4083'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$4083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3137$3888'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3116$3887'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3111$3886'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3108$3885'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3093$3884'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3085$3883'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3082$3882'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$3881'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3080$3880'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3079$3879'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3072$3878'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3071$3877'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3069$3876'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3068$3875'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3067$3874'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3066$3873'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3065$3872'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3061$3871'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3060$3870'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3059$3869'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3058$3868'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3057$3867'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3056$3866'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3055$3865'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3054$3864'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3053$3863'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3049$3862'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3047$3861'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3042$3860'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3041$3859'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3040$3858'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3038$3857'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3037$3856'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3035$3855'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3034$3854'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3032$3853'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3031$3852'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3029$3851'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3028$3850'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3027$3849'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$3848'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3024$3847'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3023$3846'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3022$3845'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3021$3844'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3020$3843'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3019$3842'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3018$3841'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3017$3840'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3016$3839'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3015$3838'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3014$3837'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3013$3836'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3012$3835'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3011$3834'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3010$3833'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3009$3832'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3008$3831'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3007$3830'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3005$3829'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3004$3828'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3002$3827'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$3826'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$3825'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2998$3824'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2996$3823'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2995$3822'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2993$3821'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2992$3820'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2990$3819'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2989$3818'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2988$3817'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2987$3816'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2986$3815'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2984$3814'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2983$3813'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2982$3812'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$3811'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2961$3810'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2953$3809'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2944$3808'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2941$3807'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2940$3806'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2932$3805'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2931$3804'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$3803'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2928$3802'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2924$3801'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2920$3800'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$3799'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2916$3798'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2914$3797'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2910$3796'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2908$3795'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2907$3794'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2906$3793'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2904$3792'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2900$3791'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$3790'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2898$3789'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2897$3788'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2896$3787'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2895$3786'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2894$3785'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$3784'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2892$3783'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2891$3782'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2890$3781'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2889$3780'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2888$3779'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2887$3778'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2886$3777'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2885$3776'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2884$3775'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2883$3774'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2860$3773'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2858$3772'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2857$3771'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2856$3770'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2855$3769'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2854$3768'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2853$3767'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2852$3766'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2851$3765'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2850$3764'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2816$3763'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2814$3762'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2813$3761'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2812$3760'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2811$3759'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2810$3758'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2809$3757'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2808$3756'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2807$3755'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2806$3754'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2794$3753'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2781$3752'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2780$3751'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2775$3750'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2773$3749'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2772$3748'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2771$3747'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2768$3746'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2750$3745'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2748$3744'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$3743'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2745$3742'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2743$3741'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2742$3740'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2715$3739'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2714$3738'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2709$3737'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2707$3736'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2706$3735'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2705$3734'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2702$3733'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$3732'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2682$3731'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2681$3730'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2679$3729'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2677$3728'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2676$3727'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2649$3726'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2648$3725'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2643$3724'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2641$3723'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2640$3722'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2639$3721'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2636$3720'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2618$3719'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2616$3718'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2615$3717'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2613$3716'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2611$3715'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2610$3714'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2583$3713'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2582$3712'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2577$3711'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2575$3710'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2574$3709'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$3708'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2570$3707'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2552$3706'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2550$3705'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2549$3704'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2547$3703'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2545$3702'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2544$3701'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2517$3700'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2516$3699'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2511$3698'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$3697'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2508$3696'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2507$3695'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2504$3694'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2486$3693'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2484$3692'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2483$3691'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2481$3690'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$3689'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2478$3688'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2451$3687'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2450$3686'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2445$3685'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2443$3684'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2442$3683'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2441$3682'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2438$3681'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2420$3680'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2418$3679'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2417$3678'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2415$3677'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$3676'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2412$3675'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2397$3674'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2386$3673'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2385$3672'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2367$3671'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2365$3670'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2364$3669'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2362$3668'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2360$3667'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2359$3666'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2344$3665'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2343$3664'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2341$3663'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2340$3662'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2339$3661'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$3660'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2337$3659'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2336$3658'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2335$3657'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2334$3656'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2333$3655'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2332$3654'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2330$3653'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$3652'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2326$3651'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2325$3650'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2323$3649'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$3648'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2321$3647'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2320$3646'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2319$3645'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2318$3644'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2317$3643'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2316$3642'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2315$3641'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2314$3640'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$3639'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2310$3638'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2308$3637'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$3636'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$3635'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2304$3634'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2303$3633'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2302$3632'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2301$3631'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2300$3630'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2299$3629'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2298$3628'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2297$3627'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2296$3626'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2294$3625'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$3624'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2290$3623'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$3622'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2287$3621'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2286$3620'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2285$3619'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2284$3618'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2283$3617'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2282$3616'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2281$3615'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2280$3614'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2279$3613'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2278$3612'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$3611'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2274$3610'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2272$3609'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2271$3608'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2269$3607'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2268$3606'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2267$3605'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2266$3604'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2265$3603'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2264$3602'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2263$3601'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$3600'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2261$3599'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$3598'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$3597'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2256$3596'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2254$3595'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2253$3594'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$3593'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2250$3592'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2249$3591'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2248$3590'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2247$3589'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2246$3588'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$3587'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2244$3586'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2243$3585'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$3584'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2240$3583'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2238$3582'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$3581'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2229$3580'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2224$3579'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2223$3578'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$3577'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2221$3576'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2220$3575'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2219$3574'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2218$3573'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2217$3572'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2216$3571'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$3570'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2214$3569'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2213$3568'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2212$3567'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2211$3566'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2209$3565'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2208$3564'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$3563'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2206$3562'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2205$3561'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2204$3560'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$3559'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$3558'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2201$3557'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2200$3556'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2199$3555'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2198$3554'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$3553'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2193$3552'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$3551'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2190$3550'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2183$3549'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$3548'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2177$3547'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2176$3546'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$3545'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2174$3544'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2173$3543'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2172$3542'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$3541'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2166$3540'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$3539'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$3538'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$3537'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$3536'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$3535'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2150$3534'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$3533'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$3532'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$3531'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$3530'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2132$3529'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2131$3528'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$3527'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$3526'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$3525'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$3524'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$3523'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$3522'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$3521'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$3520'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$3519'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$3518'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$3517'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$3516'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$3515'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$3514'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$3513'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2100$3512'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2091$3511'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2089$3510'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2088$3509'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$3508'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$3507'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2080$3506'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2079$3505'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2077$3504'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$3503'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$3502'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$3501'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$3500'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$3499'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$3498'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2066$3497'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2065$3496'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$3495'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$3494'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$3493'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$3492'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2058$3491'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$3490'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2056$3489'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$3488'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2054$3487'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$3486'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$3485'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2021$3484'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$3483'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2019$3482'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2018$3481'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$3480'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2016$3479'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$3478'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2014$3477'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$3476'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2012$3475'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$3474'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2010$3473'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$3472'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2008$3471'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2007$3470'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2006$3469'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2005$3468'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2004$3467'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2003$3466'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:2001$3465'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1999$3464'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$3463'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$3462'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$3461'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$3460'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$3459'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$3458'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$3457'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1975$3456'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1973$3455'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1971$3454'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1970$3453'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$3452'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$3451'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$3450'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1962$3449'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$3448'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1960$3447'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1959$3446'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1958$3445'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1956$3444'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$3443'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1954$3442'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$3441'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$3440'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1951$3439'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$3438'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1949$3437'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1948$3436'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1947$3435'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$3434'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$3433'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$3432'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$3431'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$3430'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$3429'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$3428'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$3427'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$3426'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$3425'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1926$3424'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$3423'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$3422'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$3421'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$3420'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$3419'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$3418'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$3417'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1913$3416'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$3415'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1903$3414'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1902$3413'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1900$3412'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1899$3411'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1897$3410'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1896$3409'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1867$3408'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$3407'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$3406'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$3405'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$3404'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$3403'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$3402'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$3401'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1855$3400'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$3399'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1850$3398'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$3397'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1846$3396'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1844$3395'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$3394'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1842$3393'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1841$3392'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$3391'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$3390'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$3389'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$3388'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$3387'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$3386'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$3385'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$3384'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$3383'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$3382'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$3381'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$3380'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$3379'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$3378'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$3377'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$3376'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$3375'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$3374'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$3373'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$3372'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1770$3371'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$3370'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$3369'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$3368'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1765$3367'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$3366'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1762$3365'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1759$3364'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1756$3363'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1754$3362'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1751$3361'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$3360'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1748$3359'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1747$3358'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$3357'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$3356'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1738$3355'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$3354'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$3353'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$3352'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$3351'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$3350'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1723$3349'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$3348'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1721$3347'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1720$3346'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$3345'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$3344'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1713$3343'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$3342'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$3341'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$3340'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$3339'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$3338'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$3337'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1675$3336'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1674$3335'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1673$3334'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1672$3333'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$3332'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$3331'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1668$3330'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1666$3329'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$3328'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$3327'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1658$3326'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$3325'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1654$3324'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$3323'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$3322'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1650$3321'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$3320'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1642$3319'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$3318'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1631$3317'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$3316'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$3315'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$3314'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1627$3313'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$3312'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$3311'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$3310'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$3309'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1621$3308'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1617$3307'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$3306'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$3305'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$3304'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$3303'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$3302'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$3301'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1579$3300'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1578$3299'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1577$3298'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$3297'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$3296'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1573$3295'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$3294'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1570$3293'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$3292'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$3291'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1562$3290'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$3289'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1558$3288'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$3287'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1555$3286'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1554$3285'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$3284'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1546$3283'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$3282'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$3281'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$3280'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$3279'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$3278'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$3277'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$3276'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$3275'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$3274'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$3273'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$3272'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$3271'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$3270'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$3269'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1521$3268'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$3267'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$3266'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$3265'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1504$3264'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$3263'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1448$3262'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$3261'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1446$3260'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$3259'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$3258'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$3257'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$3256'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1439$3255'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$3254'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$3253'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$3252'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1435$3251'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$3250'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$3249'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$3248'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$3247'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$3246'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1429$3245'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$3244'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$3243'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$3242'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$3241'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$3240'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$3239'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$3238'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1421$3237'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$3236'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$3235'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1418$3234'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$3233'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$3232'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$3231'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$3230'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$3229'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1412$3228'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1411$3227'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1410$3226'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1409$3225'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1408$3224'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1407$3223'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1406$3222'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1405$3221'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$3220'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1403$3219'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$3218'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$3217'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1400$3216'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$3215'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1398$3214'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$3213'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1396$3212'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$3211'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$3210'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$3209'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$3208'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$3207'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$3206'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$3205'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$3204'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$3203'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$3202'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$3201'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$3200'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$3199'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$3198'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$3197'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$3196'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$3195'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$3194'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$3193'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$3192'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$3191'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$3190'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$3189'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1358$3188'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1357$3187'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1356$3186'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1355$3185'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1354$3184'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$3183'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$3182'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$3181'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$3180'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$3179'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$3178'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$3177'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$3176'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$3175'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$3174'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$3173'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$3172'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$3171'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$3170'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$3169'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$3168'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$3167'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1278$3166'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1277$3165'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$3164'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$3163'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1175$3162'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$3161'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1171$3160'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1170$3159'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1168$3158'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1152$3157'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1141$3156'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1140$3155'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$3154'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$3153'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1122$3152'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1117$3151'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1112$3150'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1107$3149'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1102$3148'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1097$3147'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1094$3146'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1092$3145'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1090$3144'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1088$3143'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1086$3142'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$3141'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1082$3140'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$3139'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$3138'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$3137'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1073$3136'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1071$3135'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$3134'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$3133'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1065$3132'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$3131'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$3130'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$3129'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1057$3128'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$3127'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1053$3126'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$3125'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1048$3124'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1046$3123'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1044$3122'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$3121'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$3120'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$3119'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$3118'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$3117'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$3116'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$3115'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1028$3114'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$3113'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$3112'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$3111'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1019$3110'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$3109'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1015$3108'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1013$3107'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1011$3106'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1009$3105'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$3104'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1005$3103'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1003$3102'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:1001$3101'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:999$3100'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:997$3099'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:994$3098'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:992$3097'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:990$3096'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$3095'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$3094'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:984$3093'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$3092'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:980$3091'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:978$3090'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$3089'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$3088'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$3087'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$3086'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:967$3085'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:965$3084'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:963$3083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:961$3082'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:959$3081'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:957$3080'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:955$3079'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:953$3078'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:951$3077'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:948$3076'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:946$3075'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$3074'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:942$3073'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:940$3072'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:938$3071'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:922$3070'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$3069'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:920$3068'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$3067'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:918$3066'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:917$3065'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:916$3064'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:915$3063'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:914$3062'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:913$3061'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:912$3060'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:911$3059'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:910$3058'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:909$3057'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:908$3056'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:907$3055'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:906$3054'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:905$3053'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:904$3052'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:903$3051'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:902$3050'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:901$3049'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:900$3048'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:899$3047'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:898$3046'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:897$3045'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:896$3044'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$3043'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:894$3042'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$3041'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:892$3040'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$3039'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:890$3038'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$3037'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:888$3036'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$3035'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:886$3034'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$3033'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:884$3032'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$3031'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:882$3030'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$3029'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$3028'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:865$3027'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:858$3026'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:843$3025'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:842$3024'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:841$3023'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:840$3022'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$3021'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$3020'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$3019'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:824$3018'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:819$3017'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:818$3016'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:817$3015'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$3014'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$3013'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$3012'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$3011'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:784$3010'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:783$3009'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:778$3008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:776$3007'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:768$3006'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:767$3005'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:762$3004'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:761$3003'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:760$3002'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:758$3001'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:757$3000'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:756$2999'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:754$2998'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:750$2997'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:749$2996'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:747$2995'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:746$2994'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:745$2993'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:744$2992'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:743$2991'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:742$2990'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$2989'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:731$2988'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:724$2987'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:723$2986'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:722$2985'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:721$2984'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:720$2983'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:719$2982'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:718$2981'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:717$2980'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:714$2979'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:713$2978'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:708$2977'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:707$2976'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:706$2975'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:705$2974'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:704$2973'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:701$2972'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:700$2971'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$2970'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:696$2969'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$2968'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:694$2967'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$2966'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$2965'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$2964'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$2963'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:688$2962'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:687$2961'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:686$2960'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$2959'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$2958'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$2957'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:682$2956'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:681$2955'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$2954'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:678$2953'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$2952'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$2951'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:674$2950'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$2949'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$2948'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$2947'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$2946'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:663$2945'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$2944'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$2943'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$2942'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$2941'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$2940'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:656$2939'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:655$2938'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$2937'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:653$2936'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:652$2935'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:651$2934'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:650$2933'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$2932'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$2931'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$2930'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$2929'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$2928'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$2927'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$2926'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$2925'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$2924'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$2923'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$2922'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:612$2921'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:611$2920'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:610$2919'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:609$2918'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$2917'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:607$2916'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:606$2915'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:605$2914'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:604$2913'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:603$2912'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:602$2911'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$2910'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$2909'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:599$2908'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$2907'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$2906'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$2905'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:595$2904'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:594$2903'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:593$2902'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:592$2901'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:591$2900'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$2899'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$2898'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:588$2897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:587$2896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$2895'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:585$2894'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:584$2893'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:582$2892'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:581$2891'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:580$2890'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:576$2889'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:574$2888'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:569$2887'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:557$2886'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$2885'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:555$2884'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$2883'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:537$2882'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$2881'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$2880'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$2879'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$2878'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$2877'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$2876'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$2875'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$2874'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$2873'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$2872'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$2871'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$2870'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:518$2869'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:511$2868'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:509$2867'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:507$2866'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:506$2865'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$2864'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$2863'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:503$2862'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:502$2861'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:501$2860'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$2859'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:499$2858'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10731$2806'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10717$2798'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10703$2790'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10689$2782'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10675$2774'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10661$2766'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10647$2758'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10633$2750'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10619$2742'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10605$2734'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10591$2726'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10577$2718'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10563$2710'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10549$2702'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10535$2694'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10521$2686'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10403$2683'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10398$2675'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3145$3893'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10379$2665'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10364$2662'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10364$2662'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10359$2655'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10341$2653'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10341$2653'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10325$2651'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10320$2643'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10305$2641'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10300$2633'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10285$2631'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10280$2623'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10265$2621'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10260$2613'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10245$2611'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10240$2603'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10225$2601'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10220$2593'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10204$2585'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$3892'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10187$2575'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3143$3891'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10169$2565'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3142$3890'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10151$2555'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3138$3889'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10133$2545'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10109$2543'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10109$2543'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10104$2535'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10088$2533'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10088$2533'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10083$2525'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10069$2523'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10050$2497'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10035$2495'.
Found and cleaned up 243 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8643$2279'.
Found and cleaned up 55 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8398$2194'.
Found and cleaned up 49 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7792$1452'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7745$1445'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7745$1445'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1438'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7728$1438'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7711$1431'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7711$1431'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7694$1424'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7694$1424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1417'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7677$1417'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7660$1416'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7643$1415'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7626$1414'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7609$1413'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1412'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$1411'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7558$1410'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7541$1409'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$1395'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7525$1394'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1393'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7509$1379'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7501$1378'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7493$1377'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7485$1363'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$1362'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7469$1361'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1347'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7453$1346'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7445$1345'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1344'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7428$1344'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7411$1343'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7411$1343'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7394$1342'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7394$1342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7377$1341'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7377$1341'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7360$1340'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7360$1340'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1339'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1339'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7326$1338'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7309$1337'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1336'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1336'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$1335'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$1335'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7258$1334'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7258$1334'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7241$1333'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7241$1333'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1332'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7224$1332'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7207$1331'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7207$1331'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7190$1330'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7190$1330'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7173$1329'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1328'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7139$1327'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7139$1327'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1326'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$1325'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7106$1324'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7106$1324'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7095$1323'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7095$1323'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1322'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1322'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7073$1321'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7062$1320'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7051$1319'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7000$1310'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6991$1307'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6982$1304'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6973$1301'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1298'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6955$1295'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6946$1292'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6937$1289'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6928$1286'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6912$1284'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6905$1283'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6893$1280'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6884$1277'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6875$1274'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6866$1271'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6857$1268'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6848$1265'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6839$1262'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6830$1259'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6806$1255'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6797$1252'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1249'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6779$1246'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$1243'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6761$1240'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6752$1237'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6743$1234'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6734$1232'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6719$1229'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6710$1226'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6701$1223'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6692$1220'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6683$1217'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6674$1214'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6645$1210'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6636$1207'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6627$1204'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6618$1201'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6609$1198'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6600$1195'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6591$1192'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6582$1190'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6570$1188'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6570$1188'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6562$1185'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6553$1182'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6544$1179'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6499$1171'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6490$1168'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6481$1165'.
Found and cleaned up 10 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6297$1140'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6282$1133'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6192$1122'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6175$1121'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1120'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1120'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6137$1113'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6123$1100'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5996$1086'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5958$1083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5958$1083'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5944$1076'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5935$1073'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5859$1058'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5859$1058'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5845$1051'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5836$1048'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1033'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1033'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5746$1026'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1023'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5661$1008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5647$1001'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5638$998'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5562$984'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5562$984'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5548$977'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$974'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5463$960'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5463$960'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5449$953'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5440$950'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5340$921'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5315$917'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5276$916'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$910'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5205$905'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5193$903'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5123$897'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5101$896'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5086$884'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5066$883'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4958$736'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4945$727'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4945$727'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4936$720'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4936$720'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4927$713'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4927$713'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4918$706'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4918$706'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4912$705'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4912$705'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$704'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$704'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4900$703'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4900$703'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4886$650'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$647'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$647'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4873$646'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4873$646'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$645'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$645'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$592'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4746$549'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4718$540'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$536'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4696$536'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$527'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$519'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4555$510'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4533$506'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4533$506'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4522$497'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$489'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4392$480'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4370$476'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4370$476'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4359$467'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4257$459'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4229$450'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4207$446'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4207$446'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4196$437'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4151$433'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4084$420'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4002$419'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3896$410'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$398'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$398'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3694$384'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3687$382'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3687$382'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3659$381'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3626$380'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$379'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$379'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3498$375'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3498$375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3479$367'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3449$356'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3401$345'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3359$342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3348$337'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3348$337'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3340$335'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3340$335'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3298$318'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3282$303'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3232$285'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3212$275'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3187$266'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3180$265'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3180$265'.
Cleaned up 1231 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~22 debug messages>
Optimizing module DataCache.
<suppressed ~113 debug messages>
Optimizing module VexRiscv.
<suppressed ~334 debug messages>
Optimizing module colorlight_i5.
<suppressed ~595 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~36 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1019 unused cells and 8495 unused wires.
<suppressed ~1450 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3102 debug messages>
Removed a total of 1034 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5087: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$5181: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$10890: \basesoc_litedramwishbone2native_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10888: \basesoc_litedramwishbone2native_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10885: \basesoc_litedramwishbone2native_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12550: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12548: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12545: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12596: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12594: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$12591: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$8118: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$8116: \socbushandler_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$8114: \socbushandler_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$8122: \socbushandler_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$8120: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$8138: \sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8136: \sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8154: \sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8152: \sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8184: \sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8182: \sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$8212: \sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$8319: \sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8317: \sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8335: \sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8333: \sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8351: \sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8349: \sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8414: \sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8412: \sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8430: \sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8428: \sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8446: \sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8444: \sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8509: \sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8507: \sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8525: \sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8523: \sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8541: \sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8539: \sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8604: \sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8602: \sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8620: \sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8618: \sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8636: \sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8634: \sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$8886: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$8884: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$8882: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$8890: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$8888: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$10611: \basesoc_clockdomainsrenamer0_state -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6369.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6514.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6540.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6674.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6705.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6707.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6713.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6723.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6725.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6731.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6749.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6762.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6764.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6770.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6780.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6782.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6788.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6806.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6849.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6855.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6861.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6870.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6876.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6882.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6888.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6897.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6985.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7057.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7078.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7132.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7154.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7164.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7166.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7172.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7182.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7184.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7190.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7202.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7208.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7217.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7227.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7229.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7235.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7245.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7247.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7253.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7265.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7271.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7280.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5144.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5314.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5318.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5327.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5333.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5344.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5348.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5357.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5363.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5374.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5378.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5387.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5393.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5402.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5413.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5416.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5420.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5428.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5431.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5435.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5443.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5447.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5456.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5462.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5477.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5489.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5491.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5495.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5503.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5507.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5516.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5522.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5533.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5537.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5546.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5552.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5561.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5572.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5575.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5579.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5587.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5591.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5599.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5603.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5612.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5618.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5627.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5639.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5641.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5645.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5653.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5657.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5666.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5672.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5695.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5725.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5734.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5770.
Removed 107 multiplexer ports.
<suppressed ~4300 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6524: $auto$opt_reduce.cc:137:opt_pmux$13607
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6687: { $flatten\VexRiscv.$procmux$6690_CMP $auto$opt_reduce.cc:137:opt_pmux$13609 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6692: { $flatten\VexRiscv.$procmux$6696_CMP $flatten\VexRiscv.$procmux$6695_CMP $auto$opt_reduce.cc:137:opt_pmux$13611 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7302:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$3899_EN[31:0]$4090 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5158:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$4997_EN[21:0]$5010 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5169:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$4996_EN[31:0]$5001 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5797:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$4772_EN[7:0]$4800 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5806:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$4771_EN[7:0]$4797 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5815:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$4770_EN[7:0]$4794 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5824:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$4769_EN[7:0]$4791 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5841:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$4768_EN[21:0]$4778 [0] }
    New ctrl vector for $pmux cell $procmux$10280: $auto$opt_reduce.cc:137:opt_pmux$13613
    New ctrl vector for $pmux cell $procmux$10292: $auto$opt_reduce.cc:137:opt_pmux$13615
    New ctrl vector for $pmux cell $procmux$10296: $auto$opt_reduce.cc:137:opt_pmux$13617
    New ctrl vector for $pmux cell $procmux$10300: $auto$opt_reduce.cc:137:opt_pmux$13619
    New ctrl vector for $pmux cell $procmux$10312: $auto$opt_reduce.cc:137:opt_pmux$13621
    New ctrl vector for $pmux cell $procmux$10330: { $procmux$10356_CMP $procmux$10351_CMP $procmux$10340_CMP $procmux$10338_CMP $auto$opt_reduce.cc:137:opt_pmux$13623 $procmux$10334_CMP $procmux$10331_CMP }
    New ctrl vector for $pmux cell $procmux$10388: $auto$opt_reduce.cc:137:opt_pmux$13625
    New ctrl vector for $pmux cell $procmux$10393: { $procmux$10340_CMP $auto$opt_reduce.cc:137:opt_pmux$13627 }
    New ctrl vector for $pmux cell $procmux$10398: { $procmux$10356_CMP $auto$opt_reduce.cc:137:opt_pmux$13629 }
    New ctrl vector for $pmux cell $procmux$10411: $auto$opt_reduce.cc:137:opt_pmux$13631
    New ctrl vector for $pmux cell $procmux$10462: $auto$opt_reduce.cc:137:opt_pmux$13633
    New ctrl vector for $pmux cell $procmux$10468: $auto$opt_reduce.cc:137:opt_pmux$13635
    New ctrl vector for $pmux cell $procmux$10474: $auto$opt_reduce.cc:137:opt_pmux$13637
    New ctrl vector for $pmux cell $procmux$10480: $auto$opt_reduce.cc:137:opt_pmux$13639
    New ctrl vector for $pmux cell $procmux$10488: { $procmux$10452_CMP $auto$opt_reduce.cc:137:opt_pmux$13641 $procmux$10445_CMP }
    New ctrl vector for $pmux cell $procmux$10844: $auto$opt_reduce.cc:137:opt_pmux$13643
    New ctrl vector for $pmux cell $procmux$10864: $auto$opt_reduce.cc:137:opt_pmux$13645
    New ctrl vector for $pmux cell $procmux$11018: $auto$opt_reduce.cc:137:opt_pmux$13647
    New ctrl vector for $pmux cell $procmux$11022: $auto$opt_reduce.cc:137:opt_pmux$13649
    New ctrl vector for $pmux cell $procmux$11068: { $procmux$11059_CMP $auto$opt_reduce.cc:137:opt_pmux$13651 }
    New ctrl vector for $pmux cell $procmux$11081: $auto$opt_reduce.cc:137:opt_pmux$13653
    New ctrl vector for $pmux cell $procmux$11101: $auto$opt_reduce.cc:137:opt_pmux$13655
    New ctrl vector for $pmux cell $procmux$11108: $auto$opt_reduce.cc:137:opt_pmux$13657
    New ctrl vector for $pmux cell $procmux$11186: $auto$opt_reduce.cc:137:opt_pmux$13659
    New ctrl vector for $pmux cell $procmux$11205: $auto$opt_reduce.cc:137:opt_pmux$13661
    New ctrl vector for $pmux cell $procmux$11225: $auto$opt_reduce.cc:137:opt_pmux$13663
    New ctrl vector for $pmux cell $procmux$11247: { $procmux$11172_CMP $procmux$11164_CMP $auto$opt_reduce.cc:137:opt_pmux$13665 }
    New ctrl vector for $pmux cell $procmux$11271: { $procmux$11172_CMP $auto$opt_reduce.cc:137:opt_pmux$13667 }
    New ctrl vector for $pmux cell $procmux$11302: $auto$opt_reduce.cc:137:opt_pmux$13669
    New ctrl vector for $pmux cell $procmux$11322: $auto$opt_reduce.cc:137:opt_pmux$13671
    New ctrl vector for $pmux cell $procmux$11348: $auto$opt_reduce.cc:137:opt_pmux$13673
    New ctrl vector for $pmux cell $procmux$11407: $auto$opt_reduce.cc:137:opt_pmux$13675
    New ctrl vector for $pmux cell $procmux$11426: $auto$opt_reduce.cc:137:opt_pmux$13677
    New ctrl vector for $pmux cell $procmux$11446: $auto$opt_reduce.cc:137:opt_pmux$13679
    New ctrl vector for $pmux cell $procmux$11468: { $procmux$11393_CMP $procmux$11385_CMP $auto$opt_reduce.cc:137:opt_pmux$13681 }
    New ctrl vector for $pmux cell $procmux$11492: { $procmux$11393_CMP $auto$opt_reduce.cc:137:opt_pmux$13683 }
    New ctrl vector for $pmux cell $procmux$11523: $auto$opt_reduce.cc:137:opt_pmux$13685
    New ctrl vector for $pmux cell $procmux$11543: $auto$opt_reduce.cc:137:opt_pmux$13687
    New ctrl vector for $pmux cell $procmux$11569: $auto$opt_reduce.cc:137:opt_pmux$13689
    New ctrl vector for $pmux cell $procmux$11628: $auto$opt_reduce.cc:137:opt_pmux$13691
    New ctrl vector for $pmux cell $procmux$11647: $auto$opt_reduce.cc:137:opt_pmux$13693
    New ctrl vector for $pmux cell $procmux$11667: $auto$opt_reduce.cc:137:opt_pmux$13695
    New ctrl vector for $pmux cell $procmux$11689: { $procmux$11614_CMP $procmux$11606_CMP $auto$opt_reduce.cc:137:opt_pmux$13697 }
    New ctrl vector for $pmux cell $procmux$11713: { $procmux$11614_CMP $auto$opt_reduce.cc:137:opt_pmux$13699 }
    New ctrl vector for $pmux cell $procmux$11744: $auto$opt_reduce.cc:137:opt_pmux$13701
    New ctrl vector for $pmux cell $procmux$11764: $auto$opt_reduce.cc:137:opt_pmux$13703
    New ctrl vector for $pmux cell $procmux$11790: $auto$opt_reduce.cc:137:opt_pmux$13705
    New ctrl vector for $pmux cell $procmux$11849: $auto$opt_reduce.cc:137:opt_pmux$13707
    New ctrl vector for $pmux cell $procmux$11868: $auto$opt_reduce.cc:137:opt_pmux$13709
    New ctrl vector for $pmux cell $procmux$11888: $auto$opt_reduce.cc:137:opt_pmux$13711
    New ctrl vector for $pmux cell $procmux$11910: { $procmux$11835_CMP $procmux$11827_CMP $auto$opt_reduce.cc:137:opt_pmux$13713 }
    New ctrl vector for $pmux cell $procmux$11934: { $procmux$11835_CMP $auto$opt_reduce.cc:137:opt_pmux$13715 }
    New ctrl vector for $pmux cell $procmux$11965: $auto$opt_reduce.cc:137:opt_pmux$13717
    New ctrl vector for $pmux cell $procmux$11985: $auto$opt_reduce.cc:137:opt_pmux$13719
    New ctrl vector for $pmux cell $procmux$12011: $auto$opt_reduce.cc:137:opt_pmux$13721
    New ctrl vector for $pmux cell $procmux$12215: $auto$opt_reduce.cc:137:opt_pmux$13723
    New ctrl vector for $pmux cell $procmux$12222: { $procmux$12204_CMP $auto$opt_reduce.cc:137:opt_pmux$13725 }
    New ctrl vector for $pmux cell $procmux$12231: { $procmux$12204_CMP $auto$opt_reduce.cc:137:opt_pmux$13727 }
    New ctrl vector for $pmux cell $procmux$12321: $auto$opt_reduce.cc:137:opt_pmux$13729
    New ctrl vector for $pmux cell $procmux$12367: $auto$opt_reduce.cc:137:opt_pmux$13731
    New ctrl vector for $pmux cell $procmux$12378: $auto$opt_reduce.cc:137:opt_pmux$13733
    New ctrl vector for $pmux cell $procmux$12385: $auto$opt_reduce.cc:137:opt_pmux$13735
    New ctrl vector for $pmux cell $procmux$12415: $auto$opt_reduce.cc:137:opt_pmux$13737
    New ctrl vector for $pmux cell $procmux$12423: $auto$opt_reduce.cc:137:opt_pmux$13739
    New ctrl vector for $pmux cell $procmux$12451: $auto$opt_reduce.cc:137:opt_pmux$13741
    New ctrl vector for $pmux cell $procmux$12460: { $procmux$12327_CMP $auto$opt_reduce.cc:137:opt_pmux$13743 }
    New ctrl vector for $pmux cell $procmux$12472: { $auto$opt_reduce.cc:137:opt_pmux$13745 $procmux$12322_CMP }
    New ctrl vector for $pmux cell $procmux$12479: { $auto$opt_reduce.cc:137:opt_pmux$13747 $procmux$12322_CMP }
    Consolidated identical input bits for $mux cell $procmux$7315:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [7:1] = { $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10733$262_EN[7:0]$2809 [0] }
    Consolidated identical input bits for $mux cell $procmux$7324:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [7:1] = { $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10719$261_EN[7:0]$2801 [0] }
    Consolidated identical input bits for $mux cell $procmux$7333:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [7:1] = { $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10705$260_EN[7:0]$2793 [0] }
    Consolidated identical input bits for $mux cell $procmux$7342:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [7:1] = { $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10691$259_EN[7:0]$2785 [0] }
    Consolidated identical input bits for $mux cell $procmux$7351:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [7:1] = { $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10677$258_EN[7:0]$2777 [0] }
    Consolidated identical input bits for $mux cell $procmux$7360:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [7:1] = { $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10663$257_EN[7:0]$2769 [0] }
    Consolidated identical input bits for $mux cell $procmux$7369:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [7:1] = { $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10649$256_EN[7:0]$2761 [0] }
    Consolidated identical input bits for $mux cell $procmux$7378:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [7:1] = { $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10635$255_EN[7:0]$2753 [0] }
    Consolidated identical input bits for $mux cell $procmux$7387:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [7:1] = { $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10621$254_EN[7:0]$2745 [0] }
    Consolidated identical input bits for $mux cell $procmux$7396:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [7:1] = { $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10607$253_EN[7:0]$2737 [0] }
    Consolidated identical input bits for $mux cell $procmux$7405:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [7:1] = { $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10593$252_EN[7:0]$2729 [0] }
    Consolidated identical input bits for $mux cell $procmux$7414:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [7:1] = { $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10579$251_EN[7:0]$2721 [0] }
    Consolidated identical input bits for $mux cell $procmux$7423:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [7:1] = { $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10565$250_EN[7:0]$2713 [0] }
    Consolidated identical input bits for $mux cell $procmux$7432:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [7:1] = { $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10551$249_EN[7:0]$2705 [0] }
    Consolidated identical input bits for $mux cell $procmux$7441:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [7:1] = { $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10537$248_EN[7:0]$2697 [0] }
    Consolidated identical input bits for $mux cell $procmux$7450:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [7:1] = { $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10523$247_EN[7:0]$2689 [0] }
    Consolidated identical input bits for $mux cell $procmux$7459:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0]
      New connections: $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [9:1] = { $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] $0$memwr$\storage_13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10400$246_EN[9:0]$2678 [0] }
    Consolidated identical input bits for $mux cell $procmux$7468:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0]
      New connections: $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [9:1] = { $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] $0$memwr$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10381$245_EN[9:0]$2668 [0] }
    Consolidated identical input bits for $mux cell $procmux$7479:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658
      New ports: A=1'0, B=1'1, Y=$0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0]
      New connections: $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [15:1] = { $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] $0$memwr$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10361$244_EN[15:0]$2658 [0] }
    Consolidated identical input bits for $mux cell $procmux$7490:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0]
      New connections: $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [11:1] = { $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] $0$memwr$\storage_11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10322$243_EN[11:0]$2646 [0] }
    Consolidated identical input bits for $mux cell $procmux$7499:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0]
      New connections: $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [11:1] = { $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] $0$memwr$\storage_10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10302$242_EN[11:0]$2636 [0] }
    Consolidated identical input bits for $mux cell $procmux$7508:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0]
      New connections: $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [11:1] = { $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] $0$memwr$\storage_9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10282$241_EN[11:0]$2626 [0] }
    Consolidated identical input bits for $mux cell $procmux$7517:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0]
      New connections: $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [11:1] = { $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] $0$memwr$\storage_8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10262$240_EN[11:0]$2616 [0] }
    Consolidated identical input bits for $mux cell $procmux$7526:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0]
      New connections: $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [11:1] = { $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] $0$memwr$\storage_7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10242$239_EN[11:0]$2606 [0] }
    Consolidated identical input bits for $mux cell $procmux$7535:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0]
      New connections: $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [11:1] = { $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] $0$memwr$\storage_6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10222$238_EN[11:0]$2596 [0] }
    Consolidated identical input bits for $mux cell $procmux$7544:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0]
      New connections: $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [23:1] = { $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10206$237_EN[23:0]$2588 [0] }
    Consolidated identical input bits for $mux cell $procmux$7553:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0]
      New connections: $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [21:1] = { $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10189$236_EN[21:0]$2578 [0] }
    Consolidated identical input bits for $mux cell $procmux$7562:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0]
      New connections: $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [21:1] = { $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10171$235_EN[21:0]$2568 [0] }
    Consolidated identical input bits for $mux cell $procmux$7571:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0]
      New connections: $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [21:1] = { $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10153$234_EN[21:0]$2558 [0] }
    Consolidated identical input bits for $mux cell $procmux$7580:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0]
      New connections: $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [21:1] = { $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10135$233_EN[21:0]$2548 [0] }
    Consolidated identical input bits for $mux cell $procmux$7591:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0]
      New connections: $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [9:1] = { $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10106$232_EN[9:0]$2538 [0] }
    Consolidated identical input bits for $mux cell $procmux$7602:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0]
      New connections: $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [9:1] = { $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10085$231_EN[9:0]$2528 [0] }
    Consolidated identical input bits for $mux cell $procmux$7611:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [31:25] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [23:0] } = { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$230_EN[31:0]$2509 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7620:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [31:17] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7629:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [31:9] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7638:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0]
      New connections: $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500 [0] }
    New ctrl vector for $pmux cell $procmux$7737: { $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6547$1180_Y $procmux$7719_CMP $procmux$7718_CMP $auto$opt_reduce.cc:137:opt_pmux$13749 $procmux$7715_CMP $procmux$7714_CMP $procmux$7713_CMP }
    New ctrl vector for $pmux cell $procmux$7806: { $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6547$1180_Y $procmux$7719_CMP $procmux$7717_CMP $procmux$7716_CMP $procmux$7715_CMP $procmux$7714_CMP }
    New ctrl vector for $pmux cell $procmux$8082: { $procmux$12312_CMP $auto$opt_reduce.cc:137:opt_pmux$13751 }
    New ctrl vector for $pmux cell $procmux$9919: $auto$opt_reduce.cc:137:opt_pmux$13753
    New ctrl vector for $pmux cell $procmux$9924: $auto$opt_reduce.cc:137:opt_pmux$13755
    New ctrl vector for $pmux cell $procmux$9929: { $procmux$9922_CMP $auto$opt_reduce.cc:137:opt_pmux$13757 }
    New ctrl vector for $pmux cell $procmux$9934: { $procmux$9922_CMP $auto$opt_reduce.cc:137:opt_pmux$13759 }
    New ctrl vector for $pmux cell $procmux$9939: { $procmux$9922_CMP $auto$opt_reduce.cc:137:opt_pmux$13761 }
    New ctrl vector for $pmux cell $procmux$9944: { $procmux$9922_CMP $auto$opt_reduce.cc:137:opt_pmux$13763 }
    New ctrl vector for $pmux cell $procmux$9949: { $procmux$9922_CMP $auto$opt_reduce.cc:137:opt_pmux$13765 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 128 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1302 debug messages>
Removed a total of 434 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$13250 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$13250 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $procdff$13434 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$13434 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$12772 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$12787 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1632 unused wires.
<suppressed ~188 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~15 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10296.
    dead port 2/2 on $mux $procmux$10296.
    dead port 1/2 on $mux $procmux$10300.
    dead port 1/2 on $mux $procmux$10411.
    dead port 2/2 on $mux $procmux$10411.
    dead port 1/2 on $mux $procmux$12367.
    dead port 2/2 on $mux $procmux$12367.
    dead port 1/2 on $mux $procmux$12451.
    dead port 2/2 on $mux $procmux$12451.
    dead port 1/3 on $pmux $procmux$12460.
Removed 10 multiplexer ports.
<suppressed ~3792 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$10430: { $procmux$10338_CMP $auto$opt_reduce.cc:137:opt_pmux$13768 }
    New ctrl vector for $pmux cell $procmux$9949: $auto$opt_reduce.cc:137:opt_pmux$13753
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$13435 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$13435 ($dff) from module colorlight_i5.

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 13 unused wires.
<suppressed ~7 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~1 debug messages>

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3788 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$13436 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$13436 ($dff) from module colorlight_i5.

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.12.23. Rerunning OPT passes. (Maybe there is more to do..)

4.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3776 debug messages>

4.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.27. Executing OPT_DFF pass (perform DFF optimizations).

4.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.30. Rerunning OPT passes. (Maybe there is more to do..)

4.12.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3776 debug messages>

4.12.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.34. Executing OPT_DFF pass (perform DFF optimizations).

4.12.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.37. Finished fast OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.basesoc_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_clockdomainsrenamer1_csiinterpreter_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_clockdomainsrenamer1_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramwishbone2native_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.tmdsencoder0_d1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.tmdsencoder1_d1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.tmdsencoder2_d1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.vt_csiinterpreter_color as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3776 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$13558 ($dff) from module colorlight_i5 (D = $procmux$9671_Y, Q = \vtg_vactive, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13769 ($sdff) from module colorlight_i5 (D = \vtg_vactive_clockdomainsrenamer0_next_value1, Q = \vtg_vactive).
Adding SRST signal on $procdff$13557 ($dff) from module colorlight_i5 (D = $procmux$9677_Y, Q = \vtg_source_payload_vsync, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13775 ($sdff) from module colorlight_i5 (D = \vtg_source_payload_vsync_clockdomainsrenamer0_next_value7, Q = \vtg_source_payload_vsync).
Adding SRST signal on $procdff$13555 ($dff) from module colorlight_i5 (D = $procmux$9689_Y, Q = \vtg_source_payload_vcount, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13781 ($sdff) from module colorlight_i5 (D = \vtg_source_payload_vcount_clockdomainsrenamer0_next_value5, Q = \vtg_source_payload_vcount).
Adding SRST signal on $procdff$13554 ($dff) from module colorlight_i5 (D = $procmux$9695_Y, Q = \vtg_source_payload_hsync, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13787 ($sdff) from module colorlight_i5 (D = \vtg_source_payload_hsync_clockdomainsrenamer0_next_value6, Q = \vtg_source_payload_hsync).
Adding SRST signal on $procdff$13552 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6020$1087_Y, Q = \vtg_source_payload_hcount, rval = 12'000000000000).
Adding SRST signal on $procdff$13549 ($dff) from module colorlight_i5 (D = $procmux$9713_Y, Q = \vtg_hactive, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13800 ($sdff) from module colorlight_i5 (D = \vtg_hactive_clockdomainsrenamer0_next_value0, Q = \vtg_hactive).
Adding SRST signal on $procdff$13548 ($dff) from module colorlight_i5 (D = $procmux$9719_Y, Q = \vt_y_term_rollover, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13806 ($sdff) from module colorlight_i5 (D = \vt_y_term_rollover_clockdomainsrenamer1_fsm_next_value, Q = \vt_y_term_rollover).
Adding SRST signal on $procdff$13547 ($dff) from module colorlight_i5 (D = $procmux$9723_Y, Q = \vt_uart_fifo_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13808 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8171$2182_Y, Q = \vt_uart_fifo_produce).
Adding SRST signal on $procdff$13546 ($dff) from module colorlight_i5 (D = $procmux$9732_Y, Q = \vt_uart_fifo_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13810 ($sdff) from module colorlight_i5 (D = $procmux$9732_Y, Q = \vt_uart_fifo_level).
Adding SRST signal on $procdff$13545 ($dff) from module colorlight_i5 (D = $procmux$9736_Y, Q = \vt_uart_fifo_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13818 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8174$2183_Y, Q = \vt_uart_fifo_consume).
Adding SRST signal on $procdff$13544 ($dff) from module colorlight_i5 (D = { $procmux$9103_Y $procmux$9327_Y }, Q = \vt_term_wrport_adr, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13820 ($sdff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_fsm_next_value1, Q = \vt_term_wrport_adr [12:7]).
Adding EN signal on $auto$ff.cc:266:slice$13820 ($sdff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_fsm_next_value0, Q = \vt_term_wrport_adr [6:0]).
Adding SRST signal on $procdff$13543 ($dff) from module colorlight_i5 (D = $procmux$9743_Y, Q = \vt_csiinterpreter_csi_final, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13823 ($sdff) from module colorlight_i5 (D = \vt_csiinterpreter_csi_final_clockdomainsrenamer1_csiinterpreter_next_value1, Q = \vt_csiinterpreter_csi_final).
Adding SRST signal on $procdff$13542 ($dff) from module colorlight_i5 (D = $procmux$9747_Y, Q = \vt_csiinterpreter_csi_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13825 ($sdff) from module colorlight_i5 (D = \vt_csiinterpreter_csi_count_clockdomainsrenamer1_csiinterpreter_next_value0, Q = \vt_csiinterpreter_csi_count).
Adding SRST signal on $procdff$13541 ($dff) from module colorlight_i5 (D = $procmux$9751_Y, Q = \vt_csiinterpreter_color, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13827 ($sdff) from module colorlight_i5 (D = \vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2, Q = \vt_csiinterpreter_color).
Adding SRST signal on $procdff$13533 ($dff) from module colorlight_i5 (D = $procmux$9842_Y, Q = \vt_csiinterpreter0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13829 ($sdff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_csiinterpreter_next_value, Q = \vt_csiinterpreter0).
Adding SRST signal on $procdff$13531 ($dff) from module colorlight_i5 (D = \vt_buffer0_pipe_valid_source_payload_vsync, Q = \vt_buffer1_pipe_valid_source_payload_vsync, rval = 1'0).
Adding SRST signal on $procdff$13528 ($dff) from module colorlight_i5 (D = \vt_buffer0_pipe_valid_source_payload_hsync, Q = \vt_buffer1_pipe_valid_source_payload_hsync, rval = 1'0).
Adding SRST signal on $procdff$13526 ($dff) from module colorlight_i5 (D = \vt_buffer0_pipe_valid_source_payload_hcount, Q = \vt_buffer1_pipe_valid_source_payload_hcount, rval = 12'000000000000).
Adding SRST signal on $procdff$13525 ($dff) from module colorlight_i5 (D = \vt_buffer0_pipe_valid_source_payload_de, Q = \vt_buffer1_pipe_valid_source_payload_de, rval = 1'0).
Adding SRST signal on $procdff$13521 ($dff) from module colorlight_i5 (D = \vtg_source_payload_vsync, Q = \vt_buffer0_pipe_valid_source_payload_vsync, rval = 1'0).
Adding SRST signal on $procdff$13519 ($dff) from module colorlight_i5 (D = \vtg_source_payload_vcount, Q = \vt_buffer0_pipe_valid_source_payload_vcount, rval = 12'000000000000).
Adding SRST signal on $procdff$13518 ($dff) from module colorlight_i5 (D = \vtg_source_payload_hsync, Q = \vt_buffer0_pipe_valid_source_payload_hsync, rval = 1'0).
Adding SRST signal on $procdff$13516 ($dff) from module colorlight_i5 (D = \vtg_source_payload_hcount, Q = \vt_buffer0_pipe_valid_source_payload_hcount, rval = 12'000000000000).
Adding SRST signal on $procdff$13515 ($dff) from module colorlight_i5 (D = \vt_buffer0_pipe_valid_sink_payload_de, Q = \vt_buffer0_pipe_valid_source_payload_de, rval = 1'0).
Adding SRST signal on $procdff$13512 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer5_cdc_graycounter10_q_next_binary, Q = \videohdmi10to1serializer5_cdc_graycounter10_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13511 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer5_cdc_graycounter10_q_next, Q = \videohdmi10to1serializer5_cdc_graycounter10_q, rval = 3'000).
Adding SRST signal on $procdff$13510 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer4_cdc_graycounter8_q_next_binary, Q = \videohdmi10to1serializer4_cdc_graycounter8_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13509 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer4_cdc_graycounter8_q_next, Q = \videohdmi10to1serializer4_cdc_graycounter8_q, rval = 3'000).
Adding SRST signal on $procdff$13508 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer3_cdc_graycounter6_q_next_binary, Q = \videohdmi10to1serializer3_cdc_graycounter6_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13507 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer3_cdc_graycounter6_q_next, Q = \videohdmi10to1serializer3_cdc_graycounter6_q, rval = 3'000).
Adding SRST signal on $procdff$13506 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer2_cdc_graycounter4_q_next_binary, Q = \videohdmi10to1serializer2_cdc_graycounter4_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13505 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer2_cdc_graycounter4_q_next, Q = \videohdmi10to1serializer2_cdc_graycounter4_q, rval = 3'000).
Adding SRST signal on $procdff$13504 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer1_cdc_graycounter2_q_next_binary, Q = \videohdmi10to1serializer1_cdc_graycounter2_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13503 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer1_cdc_graycounter2_q_next, Q = \videohdmi10to1serializer1_cdc_graycounter2_q, rval = 3'000).
Adding SRST signal on $procdff$13502 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer0_cdc_graycounter0_q_next_binary, Q = \videohdmi10to1serializer0_cdc_graycounter0_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13501 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer0_cdc_graycounter0_q_next, Q = \videohdmi10to1serializer0_cdc_graycounter0_q, rval = 3'000).
Adding SRST signal on $procdff$13500 ($dff) from module colorlight_i5 (D = \uart_cdc_cdc_graycounter1_q_next_binary, Q = \uart_cdc_cdc_graycounter1_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13499 ($dff) from module colorlight_i5 (D = \uart_cdc_cdc_graycounter1_q_next, Q = \uart_cdc_cdc_graycounter1_q, rval = 3'000).
Adding SRST signal on $procdff$13496 ($dff) from module colorlight_i5 (D = { $procmux$9401_Y $procmux$9144_Y [6] $procmux$9144_Y [4] $procmux$9144_Y [2] }, Q = { \tmdsencoder5_out [9] \tmdsencoder5_out [6] \tmdsencoder5_out [4] \tmdsencoder5_out [2] }, rval = 4'0000).
Adding SRST signal on $procdff$13496 ($dff) from module colorlight_i5 (D = { $procmux$9142_Y [7] $procmux$9142_Y [5] $procmux$9142_Y [3] $procmux$9142_Y [1:0] }, Q = { \tmdsencoder5_out [7] \tmdsencoder5_out [5] \tmdsencoder5_out [3] \tmdsencoder5_out [1:0] }, rval = 5'00000).
Adding SRST signal on $procdff$13485 ($dff) from module colorlight_i5 (D = $procmux$9126_Y, Q = \tmdsencoder5_cnt, rval = 6'000000).
Adding SRST signal on $procdff$13482 ($dff) from module colorlight_i5 (D = { $procmux$9453_Y $procmux$9183_Y [6] $procmux$9183_Y [4] $procmux$9183_Y [2] }, Q = { \tmdsencoder4_out [9] \tmdsencoder4_out [6] \tmdsencoder4_out [4] \tmdsencoder4_out [2] }, rval = 4'0000).
Adding SRST signal on $procdff$13482 ($dff) from module colorlight_i5 (D = { $procmux$9181_Y [7] $procmux$9181_Y [5] $procmux$9181_Y [3] $procmux$9181_Y [1:0] }, Q = { \tmdsencoder4_out [7] \tmdsencoder4_out [5] \tmdsencoder4_out [3] \tmdsencoder4_out [1:0] }, rval = 5'00000).
Adding SRST signal on $procdff$13471 ($dff) from module colorlight_i5 (D = $procmux$9165_Y, Q = \tmdsencoder4_cnt, rval = 6'000000).
Adding SRST signal on $procdff$13468 ($dff) from module colorlight_i5 (D = { $procmux$9506_Y $procmux$9222_Y }, Q = { \tmdsencoder3_out [9] \tmdsencoder3_out [7:0] }, rval = 9'000000000).
Adding SRST signal on $procdff$13457 ($dff) from module colorlight_i5 (D = $procmux$9204_Y, Q = \tmdsencoder3_cnt, rval = 6'000000).
Adding SRST signal on $procdff$13456 ($dff) from module colorlight_i5 (D = { $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7903$1756_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7902$1755_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7901$1741_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7900$1729_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7899$1719_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7898$1711_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7897$1705_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7896$1701_Y \tmdsencoder2_d1 [0] }, Q = \tmdsencoder2_self, rval = 9'000000000).
Adding SRST signal on $procdff$13455 ($dff) from module colorlight_i5 (D = \tmdsencoder2_self, Q = \tmdsencoder2_q_m_r, rval = 9'000000000).
Adding SRST signal on $procdff$13454 ($dff) from module colorlight_i5 (D = { $procmux$9558_Y $procmux$9261_Y [6] $procmux$9261_Y [4] $procmux$9261_Y [2] }, Q = { \tmdsencoder2_out [9] \tmdsencoder2_out [6] \tmdsencoder2_out [4] \tmdsencoder2_out [2] }, rval = 4'0000).
Adding SRST signal on $procdff$13454 ($dff) from module colorlight_i5 (D = { $procmux$9259_Y [7] $procmux$9259_Y [5] $procmux$9259_Y [3] $procmux$9259_Y [1:0] }, Q = { \tmdsencoder2_out [7] \tmdsencoder2_out [5] \tmdsencoder2_out [3] \tmdsencoder2_out [1:0] }, rval = 5'00000).
Adding SRST signal on $procdff$13447 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7905$1786_Y, Q = \tmdsencoder2_n1q_m, rval = 4'0000).
Adding SRST signal on $procdff$13446 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699_Y, Q = \tmdsencoder2_n1d, rval = 4'0000).
Adding SRST signal on $procdff$13445 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779_Y, Q = \tmdsencoder2_n0q_m, rval = 4'0000).
Adding SRST signal on $procdff$13444 ($dff) from module colorlight_i5 (D = \tmdsencoder2_d0, Q = \tmdsencoder2_d1, rval = 8'00000000).
Adding SRST signal on $procdff$13443 ($dff) from module colorlight_i5 (D = $procmux$9243_Y, Q = \tmdsencoder2_cnt, rval = 6'000000).
Adding SRST signal on $procdff$13442 ($dff) from module colorlight_i5 (D = { $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7853$1636_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7852$1635_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7851$1621_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7850$1609_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7849$1599_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7848$1591_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7847$1585_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7846$1581_Y \tmdsencoder1_d1 [0] }, Q = \tmdsencoder1_self, rval = 9'000000000).
Adding SRST signal on $procdff$13441 ($dff) from module colorlight_i5 (D = \tmdsencoder1_self, Q = \tmdsencoder1_q_m_r, rval = 9'000000000).
Adding SRST signal on $procdff$13440 ($dff) from module colorlight_i5 (D = { $procmux$9610_Y $procmux$9300_Y [6] $procmux$9300_Y [4] $procmux$9300_Y [2] }, Q = { \tmdsencoder1_out [9] \tmdsencoder1_out [6] \tmdsencoder1_out [4] \tmdsencoder1_out [2] }, rval = 4'0000).
Adding SRST signal on $procdff$13440 ($dff) from module colorlight_i5 (D = { $procmux$9298_Y [7] $procmux$9298_Y [5] $procmux$9298_Y [3] $procmux$9298_Y [1:0] }, Q = { \tmdsencoder1_out [7] \tmdsencoder1_out [5] \tmdsencoder1_out [3] \tmdsencoder1_out [1:0] }, rval = 5'00000).
Adding SRST signal on $procdff$13433 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1666_Y, Q = \tmdsencoder1_n1q_m, rval = 4'0000).
Adding SRST signal on $procdff$13432 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579_Y, Q = \tmdsencoder1_n1d, rval = 4'0000).
Adding SRST signal on $procdff$13431 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659_Y, Q = \tmdsencoder1_n0q_m, rval = 4'0000).
Adding SRST signal on $procdff$13430 ($dff) from module colorlight_i5 (D = \tmdsencoder1_d0, Q = \tmdsencoder1_d1, rval = 8'00000000).
Adding SRST signal on $procdff$13429 ($dff) from module colorlight_i5 (D = $procmux$9282_Y, Q = \tmdsencoder1_cnt, rval = 6'000000).
Adding SRST signal on $procdff$13428 ($dff) from module colorlight_i5 (D = { $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7803$1516_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7802$1515_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7801$1501_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7800$1489_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7799$1479_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7798$1471_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7797$1465_Y $xor$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7796$1461_Y \tmdsencoder0_d1 [0] }, Q = \tmdsencoder0_self, rval = 9'000000000).
Adding SRST signal on $procdff$13427 ($dff) from module colorlight_i5 (D = \tmdsencoder0_self, Q = \tmdsencoder0_q_m_r, rval = 9'000000000).
Adding SRST signal on $procdff$13426 ($dff) from module colorlight_i5 (D = { $procmux$9663_Y $procmux$9341_Y }, Q = { \tmdsencoder0_out [9] \tmdsencoder0_out [7:0] }, rval = 9'000000000).
Adding SRST signal on $procdff$13425 ($dff) from module colorlight_i5 (D = \tmdsencoder0_new_de1, Q = \tmdsencoder0_new_de2, rval = 1'0).
Adding SRST signal on $procdff$13424 ($dff) from module colorlight_i5 (D = \tmdsencoder0_new_de0, Q = \tmdsencoder0_new_de1, rval = 1'0).
Adding SRST signal on $procdff$13423 ($dff) from module colorlight_i5 (D = \vt_buffer1_pipe_valid_source_payload_de, Q = \tmdsencoder0_new_de0, rval = 1'0).
Adding SRST signal on $procdff$13422 ($dff) from module colorlight_i5 (D = \tmdsencoder0_new_c1, Q = \tmdsencoder0_new_c2, rval = 2'00).
Adding SRST signal on $procdff$13421 ($dff) from module colorlight_i5 (D = \tmdsencoder0_new_c0, Q = \tmdsencoder0_new_c1, rval = 2'00).
Adding SRST signal on $procdff$13420 ($dff) from module colorlight_i5 (D = { \vt_buffer1_pipe_valid_source_payload_vsync \vt_buffer1_pipe_valid_source_payload_hsync }, Q = \tmdsencoder0_new_c0, rval = 2'00).
Adding SRST signal on $procdff$13419 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546_Y, Q = \tmdsencoder0_n1q_m, rval = 4'0000).
Adding SRST signal on $procdff$13418 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459_Y, Q = \tmdsencoder0_n1d, rval = 4'0000).
Adding SRST signal on $procdff$13417 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539_Y, Q = \tmdsencoder0_n0q_m, rval = 4'0000).
Adding SRST signal on $procdff$13416 ($dff) from module colorlight_i5 (D = \tmdsencoder0_d0, Q = \tmdsencoder0_d1, rval = 8'00000000).
Adding SRST signal on $procdff$13415 ($dff) from module colorlight_i5 (D = $procmux$9321_Y, Q = \tmdsencoder0_cnt, rval = 6'000000).
Adding SRST signal on $procdff$13381 ($dff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_fsm_next_state, Q = \basesoc_clockdomainsrenamer1_fsm_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13942 ($sdff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_fsm_next_state, Q = \basesoc_clockdomainsrenamer1_fsm_state).
Adding SRST signal on $procdff$13380 ($dff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_csiinterpreter_next_state, Q = \basesoc_clockdomainsrenamer1_csiinterpreter_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13954 ($sdff) from module colorlight_i5 (D = \basesoc_clockdomainsrenamer1_csiinterpreter_next_state, Q = \basesoc_clockdomainsrenamer1_csiinterpreter_state).
Adding SRST signal on $procdff$13379 ($dff) from module colorlight_i5 (D = $procmux$9353_Y, Q = \basesoc_clockdomainsrenamer0_state, rval = 1'0).
Adding EN signal on $procdff$13378 ($dff) from module colorlight_i5 (D = { \storage_11_dat1 [0] \storage_11_dat1 [1] \storage_11_dat1 [2] \storage_11_dat1 [3] \storage_11_dat1 [4] \storage_11_dat1 [5] \storage_11_dat1 [6] \storage_11_dat1 [7] \storage_11_dat1 [8] \storage_11_dat1 [9] }, Q = \videohdmi10to1serializer5_shift_register [19:10]).
Adding EN signal on $procdff$13378 ($dff) from module colorlight_i5 (D = { \storage_11_dat1 [0] \storage_11_dat1 [1] \storage_11_dat1 [2] \storage_11_dat1 [3] \storage_11_dat1 [4] \storage_11_dat1 [5] \storage_11_dat1 [6] \storage_11_dat1 [7] \storage_11_dat1 [8] \storage_11_dat1 [9] }, Q = \videohdmi10to1serializer5_shift_register [9:0]).
Adding SRST signal on $procdff$13377 ($dff) from module colorlight_i5 (D = $procmux$8963_Y, Q = \videohdmi10to1serializer5_o_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13975 ($sdff) from module colorlight_i5 (D = $procmux$8961_Y, Q = \videohdmi10to1serializer5_o_count).
Adding SRST signal on $procdff$13376 ($dff) from module colorlight_i5 (D = $procmux$8971_Y, Q = \videohdmi10to1serializer5_level, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$13977 ($sdff) from module colorlight_i5 (D = $procmux$8971_Y, Q = \videohdmi10to1serializer5_level).
Adding SRST signal on $procdff$13375 ($dff) from module colorlight_i5 (D = $procmux$8977_Y, Q = \videohdmi10to1serializer5_i_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13981 ($sdff) from module colorlight_i5 (D = $procmux$8975_Y, Q = \videohdmi10to1serializer5_i_count).
Adding SRST signal on $procdff$13374 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer5_cdc_graycounter11_q_next_binary, Q = \videohdmi10to1serializer5_cdc_graycounter11_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13373 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer5_cdc_graycounter11_q_next, Q = \videohdmi10to1serializer5_cdc_graycounter11_q, rval = 3'000).
Adding EN signal on $procdff$13372 ($dff) from module colorlight_i5 (D = { \storage_10_dat1 [0] \storage_10_dat1 [1] \storage_10_dat1 [2] \storage_10_dat1 [3] \storage_10_dat1 [4] \storage_10_dat1 [5] \storage_10_dat1 [6] \storage_10_dat1 [7] \storage_10_dat1 [8] \storage_10_dat1 [9] }, Q = \videohdmi10to1serializer4_shift_register [19:10]).
Adding EN signal on $procdff$13372 ($dff) from module colorlight_i5 (D = { \storage_10_dat1 [0] \storage_10_dat1 [1] \storage_10_dat1 [2] \storage_10_dat1 [3] \storage_10_dat1 [4] \storage_10_dat1 [5] \storage_10_dat1 [6] \storage_10_dat1 [7] \storage_10_dat1 [8] \storage_10_dat1 [9] }, Q = \videohdmi10to1serializer4_shift_register [9:0]).
Adding SRST signal on $procdff$13371 ($dff) from module colorlight_i5 (D = $procmux$8988_Y, Q = \videohdmi10to1serializer4_o_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13993 ($sdff) from module colorlight_i5 (D = $procmux$8986_Y, Q = \videohdmi10to1serializer4_o_count).
Adding SRST signal on $procdff$13370 ($dff) from module colorlight_i5 (D = $procmux$8996_Y, Q = \videohdmi10to1serializer4_level, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$13995 ($sdff) from module colorlight_i5 (D = $procmux$8996_Y, Q = \videohdmi10to1serializer4_level).
Adding SRST signal on $procdff$13369 ($dff) from module colorlight_i5 (D = $procmux$9002_Y, Q = \videohdmi10to1serializer4_i_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13999 ($sdff) from module colorlight_i5 (D = $procmux$9000_Y, Q = \videohdmi10to1serializer4_i_count).
Adding SRST signal on $procdff$13368 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer4_cdc_graycounter9_q_next_binary, Q = \videohdmi10to1serializer4_cdc_graycounter9_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13367 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer4_cdc_graycounter9_q_next, Q = \videohdmi10to1serializer4_cdc_graycounter9_q, rval = 3'000).
Adding EN signal on $procdff$13366 ($dff) from module colorlight_i5 (D = { \storage_9_dat1 [0] \storage_9_dat1 [1] \storage_9_dat1 [2] \storage_9_dat1 [3] \storage_9_dat1 [4] \storage_9_dat1 [5] \storage_9_dat1 [6] \storage_9_dat1 [7] \storage_9_dat1 [8] \storage_9_dat1 [9] }, Q = \videohdmi10to1serializer3_shift_register [19:10]).
Adding EN signal on $procdff$13366 ($dff) from module colorlight_i5 (D = { \storage_9_dat1 [0] \storage_9_dat1 [1] \storage_9_dat1 [2] \storage_9_dat1 [3] \storage_9_dat1 [4] \storage_9_dat1 [5] \storage_9_dat1 [6] \storage_9_dat1 [7] \storage_9_dat1 [8] \storage_9_dat1 [9] }, Q = \videohdmi10to1serializer3_shift_register [9:0]).
Adding SRST signal on $procdff$13365 ($dff) from module colorlight_i5 (D = $procmux$9013_Y, Q = \videohdmi10to1serializer3_o_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14011 ($sdff) from module colorlight_i5 (D = $procmux$9011_Y, Q = \videohdmi10to1serializer3_o_count).
Adding SRST signal on $procdff$13364 ($dff) from module colorlight_i5 (D = $procmux$9021_Y, Q = \videohdmi10to1serializer3_level, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14013 ($sdff) from module colorlight_i5 (D = $procmux$9021_Y, Q = \videohdmi10to1serializer3_level).
Adding SRST signal on $procdff$13363 ($dff) from module colorlight_i5 (D = $procmux$9027_Y, Q = \videohdmi10to1serializer3_i_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14017 ($sdff) from module colorlight_i5 (D = $procmux$9025_Y, Q = \videohdmi10to1serializer3_i_count).
Adding SRST signal on $procdff$13362 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer3_cdc_graycounter7_q_next_binary, Q = \videohdmi10to1serializer3_cdc_graycounter7_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13361 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer3_cdc_graycounter7_q_next, Q = \videohdmi10to1serializer3_cdc_graycounter7_q, rval = 3'000).
Adding EN signal on $procdff$13360 ($dff) from module colorlight_i5 (D = { \storage_8_dat1 [0] \storage_8_dat1 [1] \storage_8_dat1 [2] \storage_8_dat1 [3] \storage_8_dat1 [4] \storage_8_dat1 [5] \storage_8_dat1 [6] \storage_8_dat1 [7] \storage_8_dat1 [8] \storage_8_dat1 [9] }, Q = \videohdmi10to1serializer2_shift_register [19:10]).
Adding EN signal on $procdff$13360 ($dff) from module colorlight_i5 (D = { \storage_8_dat1 [0] \storage_8_dat1 [1] \storage_8_dat1 [2] \storage_8_dat1 [3] \storage_8_dat1 [4] \storage_8_dat1 [5] \storage_8_dat1 [6] \storage_8_dat1 [7] \storage_8_dat1 [8] \storage_8_dat1 [9] }, Q = \videohdmi10to1serializer2_shift_register [9:0]).
Adding SRST signal on $procdff$13359 ($dff) from module colorlight_i5 (D = $procmux$9038_Y, Q = \videohdmi10to1serializer2_o_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14029 ($sdff) from module colorlight_i5 (D = $procmux$9036_Y, Q = \videohdmi10to1serializer2_o_count).
Adding SRST signal on $procdff$13358 ($dff) from module colorlight_i5 (D = $procmux$9046_Y, Q = \videohdmi10to1serializer2_level, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14031 ($sdff) from module colorlight_i5 (D = $procmux$9046_Y, Q = \videohdmi10to1serializer2_level).
Adding SRST signal on $procdff$13357 ($dff) from module colorlight_i5 (D = $procmux$9052_Y, Q = \videohdmi10to1serializer2_i_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14035 ($sdff) from module colorlight_i5 (D = $procmux$9050_Y, Q = \videohdmi10to1serializer2_i_count).
Adding SRST signal on $procdff$13356 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer2_cdc_graycounter5_q_next_binary, Q = \videohdmi10to1serializer2_cdc_graycounter5_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13355 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer2_cdc_graycounter5_q_next, Q = \videohdmi10to1serializer2_cdc_graycounter5_q, rval = 3'000).
Adding EN signal on $procdff$13354 ($dff) from module colorlight_i5 (D = { \storage_7_dat1 [0] \storage_7_dat1 [1] \storage_7_dat1 [2] \storage_7_dat1 [3] \storage_7_dat1 [4] \storage_7_dat1 [5] \storage_7_dat1 [6] \storage_7_dat1 [7] \storage_7_dat1 [8] \storage_7_dat1 [9] }, Q = \videohdmi10to1serializer1_shift_register [19:10]).
Adding EN signal on $procdff$13354 ($dff) from module colorlight_i5 (D = { \storage_7_dat1 [0] \storage_7_dat1 [1] \storage_7_dat1 [2] \storage_7_dat1 [3] \storage_7_dat1 [4] \storage_7_dat1 [5] \storage_7_dat1 [6] \storage_7_dat1 [7] \storage_7_dat1 [8] \storage_7_dat1 [9] }, Q = \videohdmi10to1serializer1_shift_register [9:0]).
Adding SRST signal on $procdff$13353 ($dff) from module colorlight_i5 (D = $procmux$9063_Y, Q = \videohdmi10to1serializer1_o_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14047 ($sdff) from module colorlight_i5 (D = $procmux$9061_Y, Q = \videohdmi10to1serializer1_o_count).
Adding SRST signal on $procdff$13352 ($dff) from module colorlight_i5 (D = $procmux$9071_Y, Q = \videohdmi10to1serializer1_level, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14049 ($sdff) from module colorlight_i5 (D = $procmux$9071_Y, Q = \videohdmi10to1serializer1_level).
Adding SRST signal on $procdff$13351 ($dff) from module colorlight_i5 (D = $procmux$9077_Y, Q = \videohdmi10to1serializer1_i_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14053 ($sdff) from module colorlight_i5 (D = $procmux$9075_Y, Q = \videohdmi10to1serializer1_i_count).
Adding SRST signal on $procdff$13350 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer1_cdc_graycounter3_q_next_binary, Q = \videohdmi10to1serializer1_cdc_graycounter3_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13349 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer1_cdc_graycounter3_q_next, Q = \videohdmi10to1serializer1_cdc_graycounter3_q, rval = 3'000).
Adding EN signal on $procdff$13348 ($dff) from module colorlight_i5 (D = { \storage_6_dat1 [0] \storage_6_dat1 [1] \storage_6_dat1 [2] \storage_6_dat1 [3] \storage_6_dat1 [4] \storage_6_dat1 [5] \storage_6_dat1 [6] \storage_6_dat1 [7] \storage_6_dat1 [8] \storage_6_dat1 [9] }, Q = \videohdmi10to1serializer0_shift_register [19:10]).
Adding EN signal on $procdff$13348 ($dff) from module colorlight_i5 (D = { \storage_6_dat1 [0] \storage_6_dat1 [1] \storage_6_dat1 [2] \storage_6_dat1 [3] \storage_6_dat1 [4] \storage_6_dat1 [5] \storage_6_dat1 [6] \storage_6_dat1 [7] \storage_6_dat1 [8] \storage_6_dat1 [9] }, Q = \videohdmi10to1serializer0_shift_register [9:0]).
Adding SRST signal on $procdff$13347 ($dff) from module colorlight_i5 (D = $procmux$9085_Y, Q = \videohdmi10to1serializer0_o_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14065 ($sdff) from module colorlight_i5 (D = $procmux$9083_Y, Q = \videohdmi10to1serializer0_o_count).
Adding SRST signal on $procdff$13346 ($dff) from module colorlight_i5 (D = $procmux$9093_Y, Q = \videohdmi10to1serializer0_level, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14067 ($sdff) from module colorlight_i5 (D = $procmux$9093_Y, Q = \videohdmi10to1serializer0_level).
Adding SRST signal on $procdff$13345 ($dff) from module colorlight_i5 (D = $procmux$9099_Y, Q = \videohdmi10to1serializer0_i_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14071 ($sdff) from module colorlight_i5 (D = $procmux$9097_Y, Q = \videohdmi10to1serializer0_i_count).
Adding SRST signal on $procdff$13344 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer0_cdc_graycounter1_q_next_binary, Q = \videohdmi10to1serializer0_cdc_graycounter1_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13343 ($dff) from module colorlight_i5 (D = \videohdmi10to1serializer0_cdc_graycounter1_q_next, Q = \videohdmi10to1serializer0_cdc_graycounter1_q, rval = 3'000).
Adding SRST signal on $procdff$13330 ($dff) from module colorlight_i5 (D = $procmux$7969_Y, Q = \wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14075 ($sdff) from module colorlight_i5 (D = $procmux$7967_Y, Q = \wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$13329 ($dff) from module colorlight_i5 (D = $procmux$7976_Y, Q = \wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$13327 ($dff) from module colorlight_i5 (D = { $procmux$7648_Y $procmux$7952_Y $procmux$7660_Y $procmux$7669_Y }, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14082 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$14082 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$14082 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$14082 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$13324 ($dff) from module colorlight_i5 (D = $procmux$8010_Y, Q = \wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14095 ($sdff) from module colorlight_i5 (D = $procmux$8008_Y, Q = \wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$13323 ($dff) from module colorlight_i5 (D = $procmux$8014_Y, Q = \wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14097 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_we_litedramwishbone2native_litedramnativeportconverter_next_value2, Q = \wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$13322 ($dff) from module colorlight_i5 (D = $procmux$8018_Y, Q = \wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14099 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_count_litedramwishbone2native_litedramnativeportconverter_next_value0, Q = \wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$13321 ($dff) from module colorlight_i5 (D = $procmux$8022_Y, Q = \wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14101 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_addr_litedramwishbone2native_litedramnativeportconverter_next_value1, Q = \wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$13320 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5352$923_Y, Q = \wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$13319 ($dff) from module colorlight_i5 (D = $procmux$8030_Y, Q = \vtg_vsync_start_storage, rval = 12'001001011001).
Adding EN signal on $auto$ff.cc:266:slice$14108 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_vsync_start_storage).
Adding SRST signal on $procdff$13317 ($dff) from module colorlight_i5 (D = $procmux$8034_Y, Q = \vtg_vsync_end_storage, rval = 12'001001011101).
Adding EN signal on $auto$ff.cc:266:slice$14110 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_vsync_end_storage).
Adding SRST signal on $procdff$13315 ($dff) from module colorlight_i5 (D = $procmux$8038_Y, Q = \vtg_vscan_storage, rval = 12'001001110011).
Adding EN signal on $auto$ff.cc:266:slice$14112 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_vscan_storage).
Adding SRST signal on $procdff$13313 ($dff) from module colorlight_i5 (D = $procmux$8042_Y, Q = \vtg_vres_storage, rval = 12'001001011000).
Adding EN signal on $auto$ff.cc:266:slice$14114 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_vres_storage).
Adding SRST signal on $procdff$13311 ($dff) from module colorlight_i5 (D = $procmux$8046_Y, Q = \vtg_hsync_start_storage, rval = 12'001101001000).
Adding EN signal on $auto$ff.cc:266:slice$14116 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_hsync_start_storage).
Adding SRST signal on $procdff$13309 ($dff) from module colorlight_i5 (D = $procmux$8050_Y, Q = \vtg_hsync_end_storage, rval = 12'001111001000).
Adding EN signal on $auto$ff.cc:266:slice$14118 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_hsync_end_storage).
Adding SRST signal on $procdff$13307 ($dff) from module colorlight_i5 (D = $procmux$8054_Y, Q = \vtg_hscan_storage, rval = 12'010000011111).
Adding EN signal on $auto$ff.cc:266:slice$14120 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_hscan_storage).
Adding SRST signal on $procdff$13305 ($dff) from module colorlight_i5 (D = $procmux$8058_Y, Q = \vtg_hres_storage, rval = 12'001100100000).
Adding EN signal on $auto$ff.cc:266:slice$14122 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [11:0], Q = \vtg_hres_storage).
Adding SRST signal on $procdff$13303 ($dff) from module colorlight_i5 (D = $procmux$8062_Y, Q = \vtg_enable_storage, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14124 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \vtg_enable_storage).
Adding SRST signal on $procdff$13301 ($dff) from module colorlight_i5 (D = \uart_cdc_cdc_graycounter0_q_next_binary, Q = \uart_cdc_cdc_graycounter0_q_binary, rval = 3'000).
Adding SRST signal on $procdff$13300 ($dff) from module colorlight_i5 (D = \uart_cdc_cdc_graycounter0_q_next, Q = \uart_cdc_cdc_graycounter0_q, rval = 3'000).
Adding SRST signal on $procdff$13299 ($dff) from module colorlight_i5 (D = $procmux$8066_Y, Q = \spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$14128 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spiflash_phy_storage).
Adding EN signal on $procdff$13298 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$13297 ($dff) from module colorlight_i5 (D = $procmux$8074_Y, Q = \spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14131 ($sdff) from module colorlight_i5 (D = $procmux$8074_Y, Q = \spiflash_phy_sr_out).
Adding EN signal on $procdff$13296 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$13295 ($dff) from module colorlight_i5 (D = $procmux$8087_Y, Q = \spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$13293 ($dff) from module colorlight_i5 (D = { \spiflash_phy_posedge \spiflash_phy_posedge_reg [1] }, Q = \spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$13291 ($dff) from module colorlight_i5 (D = $procmux$8095_Y, Q = \spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14138 ($sdff) from module colorlight_i5 (D = \spiflash_phy_storage, Q = \spiflash_phy_div).
Adding SRST signal on $procdff$13290 ($dff) from module colorlight_i5 (D = $procmux$8100_Y, Q = \spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$14140 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8859$2339_Y, Q = \spiflash_phy_count).
Adding SRST signal on $procdff$13289 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8847$2336_Y, Q = \spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$13288 ($dff) from module colorlight_i5 (D = \spiflash_phy_clk, Q = \spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$13287 ($dff) from module colorlight_i5 (D = $procmux$8108_Y, Q = \spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14154 ($sdff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3889$399_Y, Q = \spiflash_phy_clk).
Adding SRST signal on $procdff$13286 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$13285 ($dff) from module colorlight_i5 (D = $procmux$8118_Y, Q = \socbushandler_grant, rval = 1'0).
Adding SRST signal on $procdff$13284 ($dff) from module colorlight_i5 (D = $procmux$8128_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$14162 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8663$2283_Y, Q = \socbushandler_count).
Adding EN signal on $procdff$13283 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \sdram_wrdata_storage).
Adding SRST signal on $procdff$13281 ($dff) from module colorlight_i5 (D = $procmux$8138_Y, Q = \sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13280 ($dff) from module colorlight_i5 (D = $procmux$8145_Y [1:0], Q = \sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$13280 ($dff) from module colorlight_i5 (D = $procmux$8148_Y [2], Q = \sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14175 ($sdff) from module colorlight_i5 (D = $procmux$8148_Y [2], Q = \sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$14172 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9418$2458_Y [1:0], Q = \sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$13279 ($dff) from module colorlight_i5 (D = $procmux$8157_Y, Q = \sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13278 ($dff) from module colorlight_i5 (D = $procmux$8161_Y, Q = \sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14181 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9388$2452_Y, Q = \sdram_trrdcon_count).
Adding SRST signal on $procdff$13277 ($dff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8880$2342_Y, Q = \sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$13276 ($dff) from module colorlight_i5 (D = $procmux$8171_Y, Q = \sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14188 ($sdff) from module colorlight_i5 (D = $procmux$8171_Y, Q = \sdram_time1).
Adding SRST signal on $procdff$13275 ($dff) from module colorlight_i5 (D = $procmux$8178_Y, Q = \sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14192 ($sdff) from module colorlight_i5 (D = $procmux$8178_Y, Q = \sdram_time0).
Adding SRST signal on $procdff$13274 ($dff) from module colorlight_i5 (D = $procmux$8187_Y, Q = \sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13273 ($dff) from module colorlight_i5 (D = $procmux$8191_Y, Q = \sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14197 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9403$2455_Y, Q = \sdram_tccdcon_count).
Adding SRST signal on $procdff$13272 ($dff) from module colorlight_i5 (D = $procmux$8198_Y, Q = \sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$14201 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \sdram_storage).
Adding SRST signal on $procdff$13271 ($dff) from module colorlight_i5 (D = $procmux$8205_Y, Q = \sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14203 ($sdff) from module colorlight_i5 (D = $procmux$8205_Y, Q = \sdram_sequencer_trigger).
Adding SRST signal on $procdff$13270 ($dff) from module colorlight_i5 (D = $procmux$7880_Y, Q = \sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$13269 ($dff) from module colorlight_i5 (D = $procmux$8214_Y, Q = \sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14210 ($sdff) from module colorlight_i5 (D = $procmux$8212_Y, Q = \sdram_sequencer_count).
Adding SRST signal on $procdff$13267 ($dff) from module colorlight_i5 (D = $procmux$8221_Y, Q = \sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14214 ($sdff) from module colorlight_i5 (D = \sdram_csr_dfi_p0_rddata, Q = \sdram_rddata_status).
Adding SRST signal on $procdff$13265 ($dff) from module colorlight_i5 (D = $procmux$7919_Y, Q = \sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$13264 ($dff) from module colorlight_i5 (D = $procmux$8227_Y, Q = \sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14221 ($sdff) from module colorlight_i5 (D = $procmux$8225_Y, Q = \sdram_postponer_count).
Adding SRST signal on $procdff$13263 ($dff) from module colorlight_i5 (D = \sdram_twtrcon_valid, Q = \sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$13262 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9376$2450_Y, Q = \sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$13261 ($dff) from module colorlight_i5 (D = $and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7735$1440_Y, Q = \sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$13260 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9375$2449_Y, Q = \sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$13258 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9374$2448_Y, Q = \sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$13257 ($dff) from module colorlight_i5 (D = \comb_rhs_self16, Q = \sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$13256 ($dff) from module colorlight_i5 (D = \sync_rhs_self1, Q = \sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$13255 ($dff) from module colorlight_i5 (D = $procmux$8231_Y, Q = \sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14242 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \sdram_command_storage).
Adding SRST signal on $procdff$13253 ($dff) from module colorlight_i5 (D = $procmux$7884_Y, Q = \sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$13252 ($dff) from module colorlight_i5 (D = $procmux$7894_Y, Q = \sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$13251 ($dff) from module colorlight_i5 (D = $procmux$7901_Y, Q = \sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$13249 ($dff) from module colorlight_i5 (D = $procmux$7911_Y [9:0], Q = \sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$13249 ($dff) from module colorlight_i5 (D = $procmux$7913_Y [10], Q = \sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$13248 ($dff) from module colorlight_i5 (D = $procmux$8272_Y, Q = \sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14259 ($sdff) from module colorlight_i5 (D = $procmux$8243_Y, Q = \sdram_choose_req_grant).
Adding SRST signal on $procdff$13246 ($dff) from module colorlight_i5 (D = $procmux$8319_Y, Q = \sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13245 ($dff) from module colorlight_i5 (D = $procmux$8329_Y, Q = \sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14276 ($sdff) from module colorlight_i5 (D = $procmux$8329_Y, Q = \sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$13244 ($dff) from module colorlight_i5 (D = $procmux$8335_Y, Q = \sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$13243 ($dff) from module colorlight_i5 (D = $procmux$8345_Y, Q = \sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14283 ($sdff) from module colorlight_i5 (D = $procmux$8345_Y, Q = \sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$13242 ($dff) from module colorlight_i5 (D = $procmux$8351_Y, Q = \sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$13241 ($dff) from module colorlight_i5 (D = $procmux$8358_Y [0], Q = \sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$13241 ($dff) from module colorlight_i5 (D = $procmux$8361_Y [1], Q = \sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14293 ($sdff) from module colorlight_i5 (D = $procmux$8361_Y [1], Q = \sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$14290 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9238$2440_Y [0], Q = \sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$13240 ($dff) from module colorlight_i5 (D = $procmux$8365_Y, Q = \sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14298 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$13239 ($dff) from module colorlight_i5 (D = $procmux$8375_Y, Q = \sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14302 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine3_row).
Adding SRST signal on $procdff$13238 ($dff) from module colorlight_i5 (D = $procmux$8379_Y, Q = \sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14308 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9178$2423_Y, Q = \sdram_bankmachine3_produce).
Adding SRST signal on $procdff$13237 ($dff) from module colorlight_i5 (D = $procmux$8383_Y, Q = \sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14310 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_source_valid, Q = \sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$13236 ($dff) from module colorlight_i5 (D = $procmux$8387_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14312 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [0], Q = \sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$13235 ($dff) from module colorlight_i5 (D = $procmux$8391_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14314 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [19:1], Q = \sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$13232 ($dff) from module colorlight_i5 (D = $procmux$8404_Y, Q = \sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14316 ($sdff) from module colorlight_i5 (D = $procmux$8404_Y, Q = \sdram_bankmachine3_level).
Adding SRST signal on $procdff$13231 ($dff) from module colorlight_i5 (D = $procmux$8408_Y, Q = \sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14324 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9181$2424_Y, Q = \sdram_bankmachine3_consume).
Adding SRST signal on $procdff$13230 ($dff) from module colorlight_i5 (D = $procmux$8414_Y, Q = \sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13229 ($dff) from module colorlight_i5 (D = $procmux$8424_Y, Q = \sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14329 ($sdff) from module colorlight_i5 (D = $procmux$8424_Y, Q = \sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$13228 ($dff) from module colorlight_i5 (D = $procmux$8430_Y, Q = \sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$13227 ($dff) from module colorlight_i5 (D = $procmux$8440_Y, Q = \sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14336 ($sdff) from module colorlight_i5 (D = $procmux$8440_Y, Q = \sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$13226 ($dff) from module colorlight_i5 (D = $procmux$8446_Y, Q = \sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$13225 ($dff) from module colorlight_i5 (D = $procmux$8453_Y [0], Q = \sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$13225 ($dff) from module colorlight_i5 (D = $procmux$8456_Y [1], Q = \sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14346 ($sdff) from module colorlight_i5 (D = $procmux$8456_Y [1], Q = \sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$14343 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9162$2418_Y [0], Q = \sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$13224 ($dff) from module colorlight_i5 (D = $procmux$8460_Y, Q = \sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14351 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$13223 ($dff) from module colorlight_i5 (D = $procmux$8470_Y, Q = \sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14355 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine2_row).
Adding SRST signal on $procdff$13222 ($dff) from module colorlight_i5 (D = $procmux$8474_Y, Q = \sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14361 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9102$2401_Y, Q = \sdram_bankmachine2_produce).
Adding SRST signal on $procdff$13221 ($dff) from module colorlight_i5 (D = $procmux$8478_Y, Q = \sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14363 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_source_valid, Q = \sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$13220 ($dff) from module colorlight_i5 (D = $procmux$8482_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14365 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [0], Q = \sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$13219 ($dff) from module colorlight_i5 (D = $procmux$8486_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14367 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [19:1], Q = \sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$13216 ($dff) from module colorlight_i5 (D = $procmux$8499_Y, Q = \sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14369 ($sdff) from module colorlight_i5 (D = $procmux$8499_Y, Q = \sdram_bankmachine2_level).
Adding SRST signal on $procdff$13215 ($dff) from module colorlight_i5 (D = $procmux$8503_Y, Q = \sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14377 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9105$2402_Y, Q = \sdram_bankmachine2_consume).
Adding SRST signal on $procdff$13214 ($dff) from module colorlight_i5 (D = $procmux$8509_Y, Q = \sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13213 ($dff) from module colorlight_i5 (D = $procmux$8519_Y, Q = \sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14382 ($sdff) from module colorlight_i5 (D = $procmux$8519_Y, Q = \sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$13212 ($dff) from module colorlight_i5 (D = $procmux$8525_Y, Q = \sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$13211 ($dff) from module colorlight_i5 (D = $procmux$8535_Y, Q = \sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14389 ($sdff) from module colorlight_i5 (D = $procmux$8535_Y, Q = \sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$13210 ($dff) from module colorlight_i5 (D = $procmux$8541_Y, Q = \sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$13209 ($dff) from module colorlight_i5 (D = $procmux$8548_Y [0], Q = \sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$13209 ($dff) from module colorlight_i5 (D = $procmux$8551_Y [1], Q = \sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14399 ($sdff) from module colorlight_i5 (D = $procmux$8551_Y [1], Q = \sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$14396 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9086$2396_Y [0], Q = \sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$13208 ($dff) from module colorlight_i5 (D = $procmux$8555_Y, Q = \sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14404 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$13207 ($dff) from module colorlight_i5 (D = $procmux$8565_Y, Q = \sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14408 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine1_row).
Adding SRST signal on $procdff$13206 ($dff) from module colorlight_i5 (D = $procmux$8569_Y, Q = \sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14414 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9026$2379_Y, Q = \sdram_bankmachine1_produce).
Adding SRST signal on $procdff$13205 ($dff) from module colorlight_i5 (D = $procmux$8573_Y, Q = \sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14416 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_source_valid, Q = \sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$13204 ($dff) from module colorlight_i5 (D = $procmux$8577_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14418 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [0], Q = \sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$13203 ($dff) from module colorlight_i5 (D = $procmux$8581_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14420 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [19:1], Q = \sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$13200 ($dff) from module colorlight_i5 (D = $procmux$8594_Y, Q = \sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14422 ($sdff) from module colorlight_i5 (D = $procmux$8594_Y, Q = \sdram_bankmachine1_level).
Adding SRST signal on $procdff$13199 ($dff) from module colorlight_i5 (D = $procmux$8598_Y, Q = \sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14430 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9029$2380_Y, Q = \sdram_bankmachine1_consume).
Adding SRST signal on $procdff$13198 ($dff) from module colorlight_i5 (D = $procmux$8604_Y, Q = \sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$13197 ($dff) from module colorlight_i5 (D = $procmux$8614_Y, Q = \sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14435 ($sdff) from module colorlight_i5 (D = $procmux$8614_Y, Q = \sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$13196 ($dff) from module colorlight_i5 (D = $procmux$8620_Y, Q = \sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$13195 ($dff) from module colorlight_i5 (D = $procmux$8630_Y, Q = \sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14442 ($sdff) from module colorlight_i5 (D = $procmux$8630_Y, Q = \sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$13194 ($dff) from module colorlight_i5 (D = $procmux$8636_Y, Q = \sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$13193 ($dff) from module colorlight_i5 (D = $procmux$8643_Y [0], Q = \sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$13193 ($dff) from module colorlight_i5 (D = $procmux$8646_Y [1], Q = \sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14452 ($sdff) from module colorlight_i5 (D = $procmux$8646_Y [1], Q = \sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$14449 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9010$2374_Y [0], Q = \sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$13192 ($dff) from module colorlight_i5 (D = $procmux$8650_Y, Q = \sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14457 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$13191 ($dff) from module colorlight_i5 (D = $procmux$8660_Y, Q = \sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14461 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine0_row).
Adding SRST signal on $procdff$13190 ($dff) from module colorlight_i5 (D = $procmux$8664_Y, Q = \sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14467 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8950$2357_Y, Q = \sdram_bankmachine0_produce).
Adding SRST signal on $procdff$13189 ($dff) from module colorlight_i5 (D = $procmux$8668_Y, Q = \sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14469 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_source_valid, Q = \sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$13188 ($dff) from module colorlight_i5 (D = $procmux$8672_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14471 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [0], Q = \sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$13187 ($dff) from module colorlight_i5 (D = $procmux$8676_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14473 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [19:1], Q = \sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$13184 ($dff) from module colorlight_i5 (D = $procmux$8689_Y, Q = \sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14475 ($sdff) from module colorlight_i5 (D = $procmux$8689_Y, Q = \sdram_bankmachine0_level).
Adding SRST signal on $procdff$13183 ($dff) from module colorlight_i5 (D = $procmux$8693_Y, Q = \sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14483 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8953$2358_Y, Q = \sdram_bankmachine0_consume).
Adding EN signal on $procdff$13182 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \sdram_baddress_storage).
Adding EN signal on $procdff$13180 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \sdram_address_storage).
Adding SRST signal on $procdff$13178 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$13173 ($dff) from module colorlight_i5 (D = $procmux$8701_Y, Q = \mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14488 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \mmap_storage).
Adding SRST signal on $procdff$13171 ($dff) from module colorlight_i5 (D = $procmux$8706_Y, Q = \mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$14490 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8788$2325_Y, Q = \mmap_count).
Adding EN signal on $procdff$13170 ($dff) from module colorlight_i5 (D = 2'00, Q = \mmap_byte_count).
Adding SRST signal on $procdff$13169 ($dff) from module colorlight_i5 (D = $procmux$8714_Y, Q = \mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14495 ($sdff) from module colorlight_i5 (D = \mmap_burst_cs_litespimmap_next_value0, Q = \mmap_burst_cs).
Adding EN signal on $procdff$13168 ($dff) from module colorlight_i5 (D = \mmap_burst_adr_litespimmap_next_value2, Q = \mmap_burst_adr).
Adding SRST signal on $procdff$13167 ($dff) from module colorlight_i5 (D = $procmux$8720_Y, Q = \master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14498 ($sdff) from module colorlight_i5 (D = \master_rxtx_re, Q = \master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$13166 ($dff) from module colorlight_i5 (D = $procmux$8724_Y, Q = \master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14500 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [11:8], Q = \master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$13164 ($dff) from module colorlight_i5 (D = $procmux$8732_Y, Q = \master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14502 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [5:0], Q = \master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$13163 ($dff) from module colorlight_i5 (D = $procmux$8736_Y, Q = \master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14504 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$13159 ($dff) from module colorlight_i5 (D = $procmux$8744_Y, Q = \master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14506 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$13158 ($dff) from module colorlight_i5 (D = $procmux$8748_Y, Q = \master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14508 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$13155 ($dff) from module colorlight_i5 (D = $procmux$8756_Y, Q = \master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14510 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \master_phyconfig_storage).
Adding SRST signal on $procdff$13153 ($dff) from module colorlight_i5 (D = $procmux$8760_Y, Q = \master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14512 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \master_cs_storage).
Adding SRST signal on $procdff$13151 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$13150 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$13149 ($dff) from module colorlight_i5 (D = $procmux$7711_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13148 ($dff) from module colorlight_i5 (D = $procmux$7737_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13147 ($dff) from module colorlight_i5 (D = $procmux$7764_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13146 ($dff) from module colorlight_i5 (D = $procmux$7785_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13145 ($dff) from module colorlight_i5 (D = $procmux$7806_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13144 ($dff) from module colorlight_i5 (D = $procmux$7824_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$13143 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14522 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$13140 ($dff) from module colorlight_i5 (D = $procmux$8767_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14526 ($sdff) from module colorlight_i5 (D = $procmux$8767_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$13139 ($dff) from module colorlight_i5 (D = $procmux$8771_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14530 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8715$2299_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$13138 ($dff) from module colorlight_i5 (D = $procmux$8780_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14532 ($sdff) from module colorlight_i5 (D = $procmux$8780_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$13137 ($dff) from module colorlight_i5 (D = $procmux$8784_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14540 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8718$2300_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$13133 ($dff) from module colorlight_i5 (D = $procmux$8791_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14542 ($sdff) from module colorlight_i5 (D = $procmux$8791_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$13132 ($dff) from module colorlight_i5 (D = $procmux$8795_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14546 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8737$2310_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$13131 ($dff) from module colorlight_i5 (D = $procmux$8804_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14548 ($sdff) from module colorlight_i5 (D = $procmux$8804_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$13130 ($dff) from module colorlight_i5 (D = $procmux$8808_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14556 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8740$2311_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$13129 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank4_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$13128 ($dff) from module colorlight_i5 (D = $procmux$8812_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14559 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$13127 ($dff) from module colorlight_i5 (D = $procmux$8816_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14561 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$13125 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8683$2294_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$13124 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8683$2294_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$13123 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$13122 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$14570 ($dffe) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3376$343_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$13121 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$13120 ($dff) from module colorlight_i5 (D = $procmux$8826_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14575 ($sdff) from module colorlight_i5 (D = $procmux$8826_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$13119 ($dff) from module colorlight_i5 (D = $procmux$8830_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14579 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$13117 ($dff) from module colorlight_i5 (D = $procmux$7689_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$13116 ($dff) from module colorlight_i5 (D = $procmux$8834_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14582 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$13115 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank3_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$13113 ($dff) from module colorlight_i5 (D = $procmux$8838_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14585 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$13111 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank3_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$13110 ($dff) from module colorlight_i5 (D = $procmux$8842_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14588 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$13109 ($dff) from module colorlight_i5 (D = $procmux$8846_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14590 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$13107 ($dff) from module colorlight_i5 (D = $procmux$8850_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14592 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$13105 ($dff) from module colorlight_i5 (D = $procmux$8854_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14594 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$13103 ($dff) from module colorlight_i5 (D = $procmux$8858_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$14596 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$13101 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8698$2295_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$13100 ($dff) from module colorlight_i5 (D = \multiregimpl0_regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$13099 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8698$2295_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$13098 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$14605 ($dffe) from module colorlight_i5 (D = { \multiregimpl0_regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$13097 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$14609 ($dffe) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3415$346_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$13096 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$13095 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$13094 ($dff) from module colorlight_i5 (D = $procmux$8866_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14615 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$13093 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$13092 ($dff) from module colorlight_i5 (D = \basesoc_refresher_next_state, Q = \basesoc_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14618 ($sdff) from module colorlight_i5 (D = \basesoc_refresher_next_state, Q = \basesoc_refresher_state).
Adding SRST signal on $procdff$13091 ($dff) from module colorlight_i5 (D = $procmux$7956_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$13090 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9425$2471_Y, Q = \basesoc_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$13089 ($dff) from module colorlight_i5 (D = \basesoc_new_master_rdata_valid2, Q = \basesoc_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$13088 ($dff) from module colorlight_i5 (D = \basesoc_new_master_rdata_valid1, Q = \basesoc_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$13087 ($dff) from module colorlight_i5 (D = \basesoc_new_master_rdata_valid0, Q = \basesoc_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$13086 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9426$2483_Y, Q = \basesoc_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$13085 ($dff) from module colorlight_i5 (D = \basesoc_multiplexer_next_state, Q = \basesoc_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14634 ($sdff) from module colorlight_i5 (D = \basesoc_multiplexer_next_state, Q = \basesoc_multiplexer_state).
Adding SRST signal on $procdff$13084 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14650 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$13083 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14666 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$13082 ($dff) from module colorlight_i5 (D = \basesoc_litedramwishbone2native_litedramnativeportconverter_next_state, Q = \basesoc_litedramwishbone2native_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$13081 ($dff) from module colorlight_i5 (D = \basesoc_litedramwishbone2native_fsm_next_state, Q = \basesoc_litedramwishbone2native_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14691 ($sdff) from module colorlight_i5 (D = \basesoc_litedramwishbone2native_fsm_next_state, Q = \basesoc_litedramwishbone2native_fsm_state).
Adding SRST signal on $procdff$13080 ($dff) from module colorlight_i5 (D = $procmux$8870_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14701 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_wishbone2csr_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$13079 ($dff) from module colorlight_i5 (D = $procmux$8874_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14703 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_wishbone2csr_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$13078 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w_wishbone2csr_next_value0, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$13077 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_wishbone2csr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$14706 ($dffe) from module colorlight_i5 (D = \adapted_interface_adr [13:0], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$13076 ($dff) from module colorlight_i5 (D = $procmux$8886_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$13075 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14713 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$13073 ($dff) from module colorlight_i5 (D = $procmux$8897_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14723 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8670$2285_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$13072 ($dff) from module colorlight_i5 (D = $procmux$7960_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$13071 ($dff) from module colorlight_i5 (D = \basesoc_bankmachine3_next_state, Q = \basesoc_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14728 ($sdff) from module colorlight_i5 (D = \basesoc_bankmachine3_next_state, Q = \basesoc_bankmachine3_state).
Adding SRST signal on $procdff$13070 ($dff) from module colorlight_i5 (D = \basesoc_bankmachine2_next_state, Q = \basesoc_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14748 ($sdff) from module colorlight_i5 (D = \basesoc_bankmachine2_next_state, Q = \basesoc_bankmachine2_state).
Adding SRST signal on $procdff$13069 ($dff) from module colorlight_i5 (D = \basesoc_bankmachine1_next_state, Q = \basesoc_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14768 ($sdff) from module colorlight_i5 (D = \basesoc_bankmachine1_next_state, Q = \basesoc_bankmachine1_state).
Adding SRST signal on $procdff$13068 ($dff) from module colorlight_i5 (D = \basesoc_bankmachine0_next_state, Q = \basesoc_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14788 ($sdff) from module colorlight_i5 (D = \basesoc_bankmachine0_next_state, Q = \basesoc_bankmachine0_state).
Adding SRST signal on $procdff$13066 ($dff) from module colorlight_i5 (D = $procmux$8901_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14808 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$13045 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10090$2534_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$13040 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10111$2544_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$12989 ($dff) from module colorlight_i5 (D = \vt_font_rdport_adr, Q = \font_mem_adr0).
Adding EN signal on $procdff$12984 ($dff) from module colorlight_i5 (D = \vt_term_rdport_adr, Q = \term_mem_adr1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12749 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$4774_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12745 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4787_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12744 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$4786_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12743 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$4785_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12742 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$4784_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12728 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12727 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12726 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$4980_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12725 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12724 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12723 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12721 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12718 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12717 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12715 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12714 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12713 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12712 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12711 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12709 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12708 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12707 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12706 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12705 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12703 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12702 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12695 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5205_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14840 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12694 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5212_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14842 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$12693 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12692 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12691 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5221_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14846 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12690 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$4994_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12689 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5181_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12689 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5195_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$14854 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5195_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12688 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5233_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14858 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5233_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$12687 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5238_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14862 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12683 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$5006_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12679 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$5015_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12678 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5093_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14870 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$5060_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12677 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5098_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14872 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12676 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5107_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14876 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5107_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12675 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5112_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14880 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12674 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5123_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14882 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5123_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12673 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12672 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12670 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12669 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12668 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12665 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12663 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12662 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12660 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$5087_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14894 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$5062_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$12659 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$12905 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$4738_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12904 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6195_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14899 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6193_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$12903 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$4733_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12902 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6202_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14902 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$4732_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$12901 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6209_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14906 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$12900 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4490_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$12898 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12897 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6216_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14916 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$12896 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6225_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14924 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12895 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6234_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14932 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12894 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6148_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12893 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$4729_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12892 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6164_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12891 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6170_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12890 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12887 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6248_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14955 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12886 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6255_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14959 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12885 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6262_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14963 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12884 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6281_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$12883 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6298_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12882 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6315_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12881 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12878 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6325_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14971 ($sdff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12877 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6330_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14973 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$12872 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6371_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14977 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12871 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6380_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14981 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6380_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12870 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6387_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14985 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6387_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12869 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6394_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14989 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6394_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12868 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6401_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14993 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6401_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$12865 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6415_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$14999 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$12864 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6422_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$15001 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6422_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12863 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6429_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$15005 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6429_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12862 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6436_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$15009 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6436_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12860 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3287$316_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$12859 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$4767_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$12858 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$4766_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$12857 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$4765_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$12856 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$4764_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$12855 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$4763_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$12854 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$4762_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$12853 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$4761_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$12852 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$4760_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$12851 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$4759_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$12850 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$4758_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$12849 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$12848 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$12847 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$12846 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$12845 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$12844 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$12843 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$12842 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$12841 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$12840 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$12839 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$12838 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$12837 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$12835 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$12834 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$12833 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$12832 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$12831 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$12830 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$12829 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$12828 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$12827 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$12826 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$12825 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$12824 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$12823 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12822 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12821 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12820 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$12819 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12818 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12817 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12816 ($dff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12815 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$12814 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$12813 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$12812 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$12811 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5], Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$12810 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$12809 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$12808 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$12807 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$12806 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$12805 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$15067 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$12804 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12803 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12802 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$12801 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$12800 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$12799 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$12798 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12793 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$12792 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$12791 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$12790 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$12789 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$12788 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$12786 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$12785 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6011_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$15087 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$12784 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$4757_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$12783 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5855_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$12783 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$15090 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$12782 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$4748_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$12781 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$12781 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$12780 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6033_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$15107 ($dffe) from module colorlight_i5 (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$12779 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6041_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$15115 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6039_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$15115 ($dffe) from module colorlight_i5 (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$12778 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$12777 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$12776 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$12775 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$12774 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$4742_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$12773 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$12769 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$12765 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$12764 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$12763 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$12762 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$12760 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$12752 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$12751 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$12750 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15151 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$15121 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$15121 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$15121 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$15112 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$15112 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$15092 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15030 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15000 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15000 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14891 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$14890 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14889 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14888 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14881 ($sdffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$14844 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14843 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14841 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14836 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14830 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$14829 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$14828 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14827 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14826 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14494 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14494 ($dffe) from module colorlight_i5.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 805 unused cells and 762 unused wires.
<suppressed ~823 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~93 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$4296.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$4296.
Removed 2 multiplexer ports.
<suppressed ~2500 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$14711: { $auto$rtlil.cc:3135:Not$14709 $procmux$10270_CMP $procmux$10269_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$14492: { $procmux$12329_CMP $procmux$12328_CMP $procmux$12327_CMP $procmux$12326_CMP $procmux$12325_CMP $procmux$12324_CMP $procmux$12323_CMP $procmux$12322_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$15132: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~213 debug messages>
Removed a total of 71 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$15133 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Adding SRST signal on $auto$ff.cc:266:slice$13881 ($dff) from module colorlight_i5 (D = $procmux$9192_Y, Q = \tmdsencoder3_out [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13874 ($dff) from module colorlight_i5 (D = $procmux$9153_Y, Q = \tmdsencoder4_out [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$13862 ($dff) from module colorlight_i5 (D = $procmux$9114_Y, Q = \tmdsencoder5_out [8], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14823 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14892 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14892 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15150 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 103 unused wires.
<suppressed ~4 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2499 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14897 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14897 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15081 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15081 ($dffe) from module colorlight_i5.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2499 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15080 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15080 ($dffe) from module colorlight_i5.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2499 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15079 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15079 ($dffe) from module colorlight_i5.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2499 debug messages>

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.44. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 20 address bits (of 32) from memory init port colorlight_i5.$meminit$\font_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10338$2856 (font_mem).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10066$2855 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10032$2854 (rom).
Removed top 19 address bits (of 32) from memory init port colorlight_i5.$meminit$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10355$2857 (term_mem).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4201$439 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14385 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4364$469 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$499 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:4690$529 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14402 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$15102 ($ne).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5189$900 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5189$900 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5189$900 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14438 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14455 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14178 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14195 ($ne).
Removed top 2 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1453 ($add).
Removed top 2 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1454 ($add).
Removed top 1 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1454 ($add).
Removed top 1 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1455 ($add).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1518 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1520 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1523 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1526 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1529 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1532 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1535 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1538 ($not).
Removed top 2 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1540 ($add).
Removed top 2 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1541 ($add).
Removed top 1 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1541 ($add).
Removed top 1 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1542 ($add).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1549 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1549 ($or).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1549 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1552 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1553 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1555 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1556 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1558 ($not).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1560 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1562 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1562 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1563 ($or).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1566 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1567 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1568 ($sub).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1570 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1571 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1572 ($sub).
Removed top 2 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1573 ($add).
Removed top 2 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1574 ($add).
Removed top 1 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1574 ($add).
Removed top 1 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1575 ($add).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1638 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1640 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1643 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1646 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1649 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1652 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1655 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1658 ($not).
Removed top 2 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1660 ($add).
Removed top 2 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1661 ($add).
Removed top 1 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1661 ($add).
Removed top 1 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1662 ($add).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7864$1669 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7864$1669 ($or).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7864$1669 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1672 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1673 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1675 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1676 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1678 ($not).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1680 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1682 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1682 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1683 ($or).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1686 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1687 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1688 ($sub).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1690 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1691 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1692 ($sub).
Removed top 2 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1693 ($add).
Removed top 2 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1694 ($add).
Removed top 1 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1694 ($add).
Removed top 1 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1695 ($add).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1758 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1760 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1763 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1766 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1769 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1772 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1775 ($not).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1778 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1789 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1789 ($or).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1789 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1792 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1793 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1795 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1796 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1798 ($not).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1800 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1802 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1802 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1803 ($or).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1806 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1807 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1808 ($sub).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1810 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1811 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1812 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7964$1909 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7964$1909 ($or).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7964$1909 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1912 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1913 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1915 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1916 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7975$1918 ($not).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7975$1920 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7975$1922 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7975$1922 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7975$1923 ($or).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1926 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1927 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1928 ($sub).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1930 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1931 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1932 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14279 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14296 ($ne).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8014$2029 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8014$2029 ($or).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8014$2029 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2032 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2033 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2035 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2036 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8025$2038 ($not).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8025$2040 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8025$2042 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8025$2042 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8025$2043 ($or).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2046 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2047 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2048 ($sub).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2050 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2051 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2052 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14332 ($ne).
Removed top 2 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2140 ($add).
Removed top 2 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2141 ($add).
Removed top 1 bits (of 4) from port Y of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2141 ($add).
Removed top 1 bits (of 4) from port A of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2142 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14349 ($ne).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8064$2149 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8064$2149 ($or).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8064$2149 ($or).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2152 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2153 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2155 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2156 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8075$2158 ($not).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8075$2160 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8075$2162 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8075$2162 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8075$2163 ($or).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2166 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2167 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2168 ($sub).
Removed top 3 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2170 ($sub).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2171 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2172 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7659_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7712_CMP0 ($eq).
Removed top 20 bits (of 32) from mux cell colorlight_i5.$procmux$7711 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7713_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7714_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7715_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7716_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$7717_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$7718_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$7719_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7737 ($pmux).
Removed top 1 bits (of 8) from mux cell colorlight_i5.$procmux$9144 ($mux).
Removed top 1 bits (of 8) from mux cell colorlight_i5.$procmux$9183 ($mux).
Removed top 1 bits (of 8) from mux cell colorlight_i5.$procmux$9261 ($mux).
Removed top 1 bits (of 8) from mux cell colorlight_i5.$procmux$9300 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9921_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9966_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10006_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$10249 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10270_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10334_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10335_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$10336 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10338_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10339_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10340_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$10342 ($mux).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$10345 ($mux).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10351_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10356_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10446_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10452_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10454 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10458_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$10544 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$10546 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$10548 ($mux).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$procmux$10577_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10598_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10599_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10600_CMP0 ($eq).
Removed top 2 bits (of 8) from mux cell colorlight_i5.$procmux$10608 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10741_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10743_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10744_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10745_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10746_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10747_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10758_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10759_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10760_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10761_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10762_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10763_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10764_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10775_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10776_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10777_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10778_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10779_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10780_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10781_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10792_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10793_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10794_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10795_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10796_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10797_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10798_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10809_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10810_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10811_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10812_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10813_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10814_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10815_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10826_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10827_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10828_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$10829_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10830_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$10831_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$10832_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10846_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$10881 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10883_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$10950 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10955_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$11028_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11056_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11059_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11066_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11164_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11167_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11172_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11385_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11388_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11393_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11606_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11609_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11614_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11827_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11830_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11835_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$12035_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$12204_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$12310_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$12311_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$12312_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$12323_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$12324_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$12325_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$12326_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$12327_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$12328_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$12329_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$12331 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$12352 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$12385 ($mux).
Removed top 2 bits (of 12) from FF cell colorlight_i5.$procdff$12990 ($dff).
Removed top 2 bits (of 12) from FF cell colorlight_i5.$procdff$12995 ($dff).
Removed top 2 bits (of 12) from FF cell colorlight_i5.$procdff$13000 ($dff).
Removed top 2 bits (of 12) from FF cell colorlight_i5.$procdff$13005 ($dff).
Removed top 2 bits (of 12) from FF cell colorlight_i5.$procdff$13010 ($dff).
Removed top 2 bits (of 12) from FF cell colorlight_i5.$procdff$13015 ($dff).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$14811 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$14810 ($dffe).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$14517 ($sdff).
Removed top 20 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$14516 ($sdff).
Removed top 8 bits (of 12) from FF cell colorlight_i5.$auto$ff.cc:266:slice$13838 ($sdff).
Removed top 9 bits (of 12) from FF cell colorlight_i5.$auto$ff.cc:266:slice$13835 ($sdff).
Removed top 3 bits (of 4) from FF cell colorlight_i5.$auto$ff.cc:266:slice$13828 ($sdffe).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14797 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14857 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14777 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14757 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14737 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$14669 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$4966 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$4974 ($eq).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$4982 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$5060 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$5062 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7299_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7153_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6843_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6830_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6826_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6821_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6817_CMP0 ($eq).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$15076 ($dffe).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6695_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6522_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7294_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$4765 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$4764 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$4763 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$4762 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$4761 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$4760 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$4759 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$4748 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4744 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4743 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4743 ($not).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$4735 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$4732 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$4710 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4665 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4665 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4665 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4664 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4664 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4664 ($or).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$4511 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$4499 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4490 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$4483 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$4483 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$4483 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$4444 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$4442 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$4440 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$4345 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4229 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$4219 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$4174 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$4131 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$4121 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$4105 ($eq).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$4100 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$4100 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$4100 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$4099 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$4099 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$4099 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$4098 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$4098 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$4098 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$4097 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$4081 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$4073 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$4071 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$4065 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$4063 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$4055 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$4049 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$4047 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$4038 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$4033 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$4032 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$4031 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$4028 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$4026 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$15025 ($dffe).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$4001 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$3998 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$3986 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$3984 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$3976 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$3973 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$3961 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$3956 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$3954 ($eq).
Removed top 2 bits (of 31) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$3952 ($eq).
Removed top 5 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3949 ($eq).
Removed top 6 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3947 ($eq).
Removed top 8 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3945 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3943 ($eq).
Removed top 7 bits (of 13) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$3942 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$3940 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3937 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3935 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3933 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3931 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$3930 ($eq).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3924 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3924 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3924 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3919 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3918 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3918 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3918 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3917 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3917 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$3916 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$3912 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$3911 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$3910 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$3908 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$3905 ($sshr).
Converting cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$3901 ($add) from unsigned to signed.
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$3901 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$3901 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$3901 ($add).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7050$1316 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7050$1317 ($or).
Removed top 2 bits (of 8) from mux cell colorlight_i5.$procmux$10605 ($mux).
Removed top 9 bits (of 12) from FF cell colorlight_i5.$auto$ff.cc:266:slice$13840 ($sdff).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$15077 ($dffe).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$4097 ($add).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$15026 ($dffe).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3919 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3919 ($sub).
Removed top 2 bits (of 8) from port Y of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6129$1107 ($sub).
Removed top 2 bits (of 8) from port A of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6129$1107 ($sub).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$4098 ($mul).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$227_EN[31:0]$2500.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$228_EN[31:0]$2503.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10054$229_EN[31:0]$2506.
Removed top 2 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1453_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1454_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1540_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1541_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1573_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1574_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1660_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1661_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1693_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1694_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7905$1780_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7905$1781_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1562_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1682_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1802_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7975$1922_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8025$2042_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$and$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8075$2162_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1547_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1787_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7964$1907_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8014$2027_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8064$2147_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745_Y.
Removed top 21 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$4748_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3917_Y.
Removed top 4 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3922_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4743_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4664_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$4665_Y.
Removed top 12 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3923_Y.
Removed top 8 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$4741_Y.
Removed top 32 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4744_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1549_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1789_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7964$1909_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8014$2029_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8064$2149_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$10336_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$10342_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$10345_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10454_Y.
Removed top 3 bits (of 4) from wire colorlight_i5.$procmux$10544_Y.
Removed top 3 bits (of 4) from wire colorlight_i5.$procmux$10546_Y.
Removed top 2 bits (of 8) from wire colorlight_i5.$procmux$10605_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$10950_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$12331_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$12352_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$procmux$7711_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$7737_Y.
Removed top 1 bits (of 8) from wire colorlight_i5.$procmux$9144_Y.
Removed top 1 bits (of 8) from wire colorlight_i5.$procmux$9183_Y.
Removed top 1 bits (of 8) from wire colorlight_i5.$procmux$9261_Y.
Removed top 1 bits (of 8) from wire colorlight_i5.$procmux$9300_Y.
Removed top 2 bits (of 8) from wire colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6129$1107_Y.
Removed top 30 bits (of 32) from wire colorlight_i5.basesoc_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_tx_mux_endpoint0_sink_payload_width.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.
Removed top 3 bits (of 4) from wire colorlight_i5.mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 23) from wire colorlight_i5.tag_di_tag.
Removed top 9 bits (of 12) from wire colorlight_i5.vt_buffer0_source_source_payload_hcount.
Removed top 8 bits (of 12) from wire colorlight_i5.vt_buffer0_source_source_payload_vcount.
Removed top 9 bits (of 12) from wire colorlight_i5.vt_buffer1_pipe_valid_sink_payload_hcount.
Removed top 8 bits (of 12) from wire colorlight_i5.vt_buffer1_pipe_valid_sink_payload_vcount.
Removed top 9 bits (of 12) from wire colorlight_i5.vt_buffer1_sink_sink_payload_hcount.
Removed top 8 bits (of 12) from wire colorlight_i5.vt_buffer1_sink_sink_payload_vcount.
Removed top 9 bits (of 12) from wire colorlight_i5.vt_buffer1_source_source_payload_hcount.
Removed top 3 bits (of 4) from wire colorlight_i5.vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value2.
Removed top 7 bits (of 16) from wire colorlight_i5.vt_term_wrport_dat_w.
Removed top 2 bits (of 8) from wire colorlight_i5.vt_y_rollover.
Removed top 4 bits (of 144) from wire colorlight_i5.wishbone_bridge_wdata_converter_converter_sink_payload_data.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 96 unused wires.
<suppressed ~14 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 23 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8826$2333 ($sshl):
    Found 1 activation_patterns using ctrl signal \spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2332
    Analyzing resource sharing with $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2332 ($sshl):
      Found 1 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8826$2333: \spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2332: { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8826$2333: \spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2332: \spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8826$2333: $auto$share.cc:1068:make_cell_activation_logic$15248
      New cell: $auto$share.cc:669:make_supercell$15255 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$15255 ($sshl):
    Found 2 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\term_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10369$2664 ($memrd):
    Found 2 activation_patterns using ctrl signal { $or$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6140$1116_Y \vt_bit }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10209$2592 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$10955_CMP $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5138$898_Y \write_from_slave \wishbone_bridge_cmd_valid \tag_port_we \socbushandler_done \basesoc_litedramwishbone2native_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10387$2674 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$10351_CMP $procmux$10340_CMP $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6332$1145_Y \vt_uart_fifo_syncfifo_readable \vt_term_wrport_we \vt_csiinterpreter_clear_xy }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10072$2524 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$10269_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\font_mem$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10345$2654 ($memrd):
    Found 8 activation_patterns using ctrl signal { $procmux$10601_CMP $procmux$10600_CMP $procmux$10599_CMP $procmux$10598_CMP $procmux$10597_CMP $procmux$10596_CMP $procmux$10595_CMP $procmux$10594_CMP }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10652$2765 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11027_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10638$2757 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11027_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10624$2749 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11028_CMP $procmux$10883_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10610$2741 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11028_CMP $procmux$10883_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10596$2733 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11028_CMP $procmux$10883_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10582$2725 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11028_CMP $procmux$10883_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10568$2717 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$10884_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10554$2709 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$10884_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10736$2813 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$11028_CMP $procmux$11027_CMP $procmux$10884_CMP $procmux$10883_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10722$2805 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$11028_CMP $procmux$11027_CMP $procmux$10884_CMP $procmux$10883_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10708$2797 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$11028_CMP $procmux$11027_CMP $procmux$10884_CMP $procmux$10883_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10694$2789 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$11028_CMP $procmux$11027_CMP $procmux$10884_CMP $procmux$10883_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10680$2781 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11027_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10666$2773 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11027_CMP $procmux$10882_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10540$2701 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$10884_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:10526$2693 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11029_CMP $procmux$10884_CMP \sdram_storage [0] \basesoc_new_master_wdata_ready }.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2332 ($sshl).
  Removing cell $sshl$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8826$2333 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$fc417d2e8c11f8fd0321206ae65056a1f93d1c72\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~280 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~8 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 21 unused wires.
<suppressed ~4 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~248 debug messages>

4.23. Executing TECHMAP pass (map to technology primitives).

4.23.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.23.2. Continuing TECHMAP pass.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~64 debug messages>

4.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3415$346 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3794$386 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$907 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5224$908 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$951 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5452$954 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$975 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5551$978 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5641$999 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5650$1002 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1024 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5749$1027 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5839$1049 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5848$1052 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5938$1074 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1077 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6020$1087 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6043$1094 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1102 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1103 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6136$1112 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6145$1119 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6226$1127 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6316$1141 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6321$1143 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6484$1166 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1169 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1453 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1454 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1455 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1456 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1457 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1458 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1521 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1524 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1527 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1530 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1533 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1536 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1540 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1541 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1542 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1543 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1544 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1545 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1552 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1555 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1566 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1567 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1571 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1573 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1574 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1575 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1576 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1577 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1578 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1641 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1644 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1647 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1650 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1653 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1656 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1660 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1661 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1662 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1663 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1664 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1672 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1675 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1686 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1687 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1691 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1693 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1694 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1695 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1696 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1697 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1698 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1761 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1764 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1767 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1770 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1773 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1776 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1792 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1795 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1806 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1807 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1811 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1912 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1915 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1926 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1927 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1931 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2025 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2032 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2035 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2046 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2047 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2051 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2140 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2141 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2142 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2143 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2144 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2145 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2152 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2155 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2166 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2167 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2171 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8171$2182 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8174$2183 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8178$2188 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8402$2195 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8408$2197 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8414$2201 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8435$2209 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8441$2211 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8447$2215 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8468$2223 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8474$2225 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8480$2229 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8501$2237 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8507$2239 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8513$2243 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8534$2251 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8540$2253 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8546$2257 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8567$2265 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8573$2267 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8579$2271 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8670$2285 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8683$2294 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8698$2295 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8715$2299 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8718$2300 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8722$2305 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8737$2310 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8740$2311 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8744$2316 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8847$2336 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8933$2353 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8950$2357 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8953$2358 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8957$2363 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9026$2379 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9029$2380 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9033$2385 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9102$2401 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9105$2402 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9109$2407 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9178$2423 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9181$2424 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9185$2429 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9446$2485 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9457$2488 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$3901 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$3912 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$3913 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3924 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$4097 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$4174 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4230 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$4394 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$4483 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4490 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$4732 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$4735 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$4748 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3376$343 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$3908 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3919 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$4499 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$5060 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$5062 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$4966 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$4982 ($add).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3215$276 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3921$411 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$412 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$418 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6129$1107 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1553 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1556 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1568 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1570 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1572 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1673 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1676 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1688 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1690 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1692 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1793 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1796 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1808 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1810 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1812 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1913 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1916 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1928 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1930 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1932 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2033 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2036 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2048 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2050 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2052 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2153 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2156 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2168 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2170 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2172 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8182$2189 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8417$2204 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8420$2207 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8450$2218 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8453$2221 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8483$2232 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8486$2235 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8516$2246 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8519$2249 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8549$2260 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8552$2263 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8582$2274 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8585$2277 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8663$2283 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8726$2306 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8748$2317 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8755$2319 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8788$2325 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2331 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8859$2339 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8880$2342 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8886$2343 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8897$2346 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8961$2364 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8980$2368 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8995$2371 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9010$2374 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9037$2386 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9056$2390 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9071$2393 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9086$2396 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9113$2408 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9132$2412 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9147$2415 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9162$2418 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9189$2430 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9208$2434 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9223$2437 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9238$2440 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9249$2444 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9256$2447 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9388$2452 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9403$2455 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9418$2458 ($sub).
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2171 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2172.
  merging $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2170 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2172.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2167 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2168.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2166 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2168.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2155 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2156.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2152 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2153.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2051 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2052.
  merging $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2050 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2052.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2047 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2048.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2046 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2048.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2035 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2036.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2032 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2033.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1931 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1932.
  merging $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1930 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1932.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1927 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1928.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1926 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1928.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1915 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1916.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1912 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1913.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1811 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1812.
  merging $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1810 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1812.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1807 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1808.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1806 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1808.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1795 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1796.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1792 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1793.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1691 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1692.
  merging $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1690 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1692.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1687 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1688.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1686 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1688.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1675 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1676.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1672 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1673.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1571 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1572.
  merging $macc model for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1570 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1572.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1567 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1568.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1566 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1568.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1555 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1556.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1552 into $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1553.
  merging $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$3901 into $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$4097.
  merging $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$3913 into $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$3912.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2145 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2144 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2143 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2142 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2141 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2140 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2025 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1664 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1663 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1662 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1661 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7855$1660 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1776 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1773 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1770 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1767 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1764 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1761 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1698 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1697 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1696 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1695 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1694 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1693 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1656 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1653 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1650 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1647 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1644 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1641 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1578 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1577 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1576 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1575 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1574 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1573 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1545 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1544 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1543 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1542 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1541 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1540 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1536 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1533 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1530 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1527 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1524 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1521 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1458 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1457 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1456 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1455 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1454 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1453 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459.
  merging $macc model for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1102 into $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1103.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$4394.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4230.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$4174.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3924.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$4982.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9457$2488.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9446$2485.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9185$2429.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9181$2424.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9178$2423.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9109$2407.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9105$2402.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9102$2401.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9033$2385.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9029$2380.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9026$2379.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8957$2363.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8953$2358.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8950$2357.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8933$2353.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8847$2336.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8744$2316.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8740$2311.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8737$2310.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8722$2305.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8718$2300.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8715$2299.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8698$2295.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8683$2294.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8670$2285.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8579$2271.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8573$2267.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8567$2265.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8546$2257.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8540$2253.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8534$2251.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8513$2243.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8507$2239.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8501$2237.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8480$2229.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8474$2225.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8468$2223.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8447$2215.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8441$2211.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8435$2209.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8414$2201.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8408$2197.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8402$2195.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8178$2188.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8174$2183.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8171$2182.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$4483.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$4732.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$4735.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$4748.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$3908.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3376$343.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3919.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$4499.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$5060.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$5062.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$4966.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3215$276.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3921$411.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$412.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$418.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6129$1107.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8417$2204.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8420$2207.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8450$2218.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8453$2221.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8483$2232.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8486$2235.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8516$2246.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8519$2249.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8549$2260.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8552$2263.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8582$2274.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8585$2277.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4490.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8182$2189.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8663$2283.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8726$2306.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8748$2317.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8755$2319.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8788$2325.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2331.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8859$2339.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8880$2342.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8886$2343.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8897$2346.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8961$2364.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8980$2368.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8995$2371.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9010$2374.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9037$2386.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9056$2390.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9071$2393.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9086$2396.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9113$2408.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9132$2412.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9147$2415.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9162$2418.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9189$2430.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9208$2434.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9223$2437.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9238$2440.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9249$2444.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9256$2447.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9388$2452.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9403$2455.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1169.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6484$1166.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6321$1143.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6316$1141.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6226$1127.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6145$1119.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6136$1112.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1103.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9418$2458.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6043$1094.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6020$1087.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1077.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5938$1074.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5848$1052.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5839$1049.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5749$1027.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1024.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5650$1002.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5641$999.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5551$978.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$975.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5452$954.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$951.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5224$908.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$907.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3794$386.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3415$346.
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8005$2026: $auto$alumacc.cc:382:replace_macc$15273
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7793$1459: $auto$alumacc.cc:382:replace_macc$15274
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7822$1556: $auto$alumacc.cc:382:replace_macc$15275
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7829$1568: $auto$alumacc.cc:382:replace_macc$15276
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7929$1808: $auto$alumacc.cc:382:replace_macc$15277
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8034$2052: $auto$alumacc.cc:382:replace_macc$15278
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7893$1699: $auto$alumacc.cc:382:replace_macc$15279
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7843$1579: $auto$alumacc.cc:382:replace_macc$15280
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7834$1572: $auto$alumacc.cc:382:replace_macc$15281
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8029$2048: $auto$alumacc.cc:382:replace_macc$15282
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8022$2036: $auto$alumacc.cc:382:replace_macc$15283
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8019$2033: $auto$alumacc.cc:382:replace_macc$15284
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7984$1932: $auto$alumacc.cc:382:replace_macc$15285
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8055$2146: $auto$alumacc.cc:382:replace_macc$15286
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7922$1796: $auto$alumacc.cc:382:replace_macc$15287
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7819$1553: $auto$alumacc.cc:382:replace_macc$15288
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7934$1812: $auto$alumacc.cc:382:replace_macc$15289
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7969$1913: $auto$alumacc.cc:382:replace_macc$15290
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7972$1916: $auto$alumacc.cc:382:replace_macc$15291
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7805$1546: $auto$alumacc.cc:382:replace_macc$15292
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7869$1673: $auto$alumacc.cc:382:replace_macc$15293
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7879$1688: $auto$alumacc.cc:382:replace_macc$15294
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7872$1676: $auto$alumacc.cc:382:replace_macc$15295
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7884$1692: $auto$alumacc.cc:382:replace_macc$15296
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7919$1793: $auto$alumacc.cc:382:replace_macc$15297
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8072$2156: $auto$alumacc.cc:382:replace_macc$15298
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7804$1539: $auto$alumacc.cc:382:replace_macc$15299
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7979$1928: $auto$alumacc.cc:382:replace_macc$15300
  creating $macc cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$3912: $auto$alumacc.cc:382:replace_macc$15301
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8079$2168: $auto$alumacc.cc:382:replace_macc$15302
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7904$1779: $auto$alumacc.cc:382:replace_macc$15303
  creating $macc cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$4097: $auto$alumacc.cc:382:replace_macc$15304
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8084$2172: $auto$alumacc.cc:382:replace_macc$15305
  creating $macc cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8069$2153: $auto$alumacc.cc:382:replace_macc$15306
  creating $macc cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7854$1659: $auto$alumacc.cc:382:replace_macc$15307
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5459$957 ($ge): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8417$2204.
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$981 ($ge): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8450$2218.
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5657$1005 ($ge): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8483$2232.
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5756$1030 ($ge): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8516$2246.
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5855$1055 ($ge): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8549$2260.
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5954$1080 ($ge): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8582$2274.
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1104 ($ge): new $alu
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6140$1114 ($ge): new $alu
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6140$1115 ($ge): new $alu
  creating $alu model for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6224$1124 ($ge): new $alu
  creating $alu model for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1559 ($gt): new $alu
  creating $alu model for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1561 ($gt): merged with $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1559.
  creating $alu model for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1679 ($gt): new $alu
  creating $alu model for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1681 ($gt): merged with $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1679.
  creating $alu model for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1799 ($gt): new $alu
  creating $alu model for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1801 ($gt): merged with $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1799.
  creating $alu model for $le$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6224$1125 ($le): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5458$956 ($lt): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5557$980 ($lt): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5656$1004 ($lt): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5755$1029 ($lt): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5854$1054 ($lt): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5953$1079 ($lt): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8846$2335 ($lt): new $alu
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3889$401 ($eq): merged with $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8846$2335.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3941$416 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3921$411.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1548 ($eq): merged with $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1559.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7864$1668 ($eq): merged with $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1679.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1788 ($eq): merged with $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1799.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8981$2369 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8980$2368.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8996$2372 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8995$2371.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9011$2375 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9010$2374.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9057$2391 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9056$2390.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9072$2394 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9071$2393.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9087$2397 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9086$2396.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9133$2413 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9132$2412.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9148$2416 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9147$2415.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9163$2419 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9162$2418.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9209$2435 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9208$2434.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9224$2438 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9223$2437.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9239$2441 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9238$2440.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9419$2459 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9418$2458.
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8846$2335, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3889$401: $auto$alumacc.cc:512:replace_alu$15323
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5953$1079: $auto$alumacc.cc:512:replace_alu$15330
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5854$1054: $auto$alumacc.cc:512:replace_alu$15335
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5755$1029: $auto$alumacc.cc:512:replace_alu$15340
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5656$1004: $auto$alumacc.cc:512:replace_alu$15345
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5557$980: $auto$alumacc.cc:512:replace_alu$15350
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5458$956: $auto$alumacc.cc:512:replace_alu$15355
  creating $alu cell for $le$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6224$1125: $auto$alumacc.cc:512:replace_alu$15360
  creating $alu cell for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1799, $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7925$1801, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7914$1788: $auto$alumacc.cc:512:replace_alu$15369
  creating $alu cell for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1679, $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7875$1681, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7864$1668: $auto$alumacc.cc:512:replace_alu$15380
  creating $alu cell for $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1559, $gt$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7825$1561, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7814$1548: $auto$alumacc.cc:512:replace_alu$15391
  creating $alu cell for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6224$1124: $auto$alumacc.cc:512:replace_alu$15402
  creating $alu cell for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6140$1115: $auto$alumacc.cc:512:replace_alu$15415
  creating $alu cell for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6140$1114: $auto$alumacc.cc:512:replace_alu$15428
  creating $alu cell for $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1104: $auto$alumacc.cc:512:replace_alu$15441
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3415$346: $auto$alumacc.cc:512:replace_alu$15454
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3794$386: $auto$alumacc.cc:512:replace_alu$15457
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5222$907: $auto$alumacc.cc:512:replace_alu$15460
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5224$908: $auto$alumacc.cc:512:replace_alu$15463
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$951: $auto$alumacc.cc:512:replace_alu$15466
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5452$954: $auto$alumacc.cc:512:replace_alu$15469
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$975: $auto$alumacc.cc:512:replace_alu$15472
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5551$978: $auto$alumacc.cc:512:replace_alu$15475
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5641$999: $auto$alumacc.cc:512:replace_alu$15478
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5650$1002: $auto$alumacc.cc:512:replace_alu$15481
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5740$1024: $auto$alumacc.cc:512:replace_alu$15484
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5749$1027: $auto$alumacc.cc:512:replace_alu$15487
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5839$1049: $auto$alumacc.cc:512:replace_alu$15490
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5848$1052: $auto$alumacc.cc:512:replace_alu$15493
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5938$1074: $auto$alumacc.cc:512:replace_alu$15496
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1077: $auto$alumacc.cc:512:replace_alu$15499
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6020$1087: $auto$alumacc.cc:512:replace_alu$15502
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6043$1094: $auto$alumacc.cc:512:replace_alu$15505
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9418$2458, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9419$2459: $auto$alumacc.cc:512:replace_alu$15508
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6128$1103: $auto$alumacc.cc:512:replace_alu$15513
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6136$1112: $auto$alumacc.cc:512:replace_alu$15516
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6145$1119: $auto$alumacc.cc:512:replace_alu$15519
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6226$1127: $auto$alumacc.cc:512:replace_alu$15522
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6316$1141: $auto$alumacc.cc:512:replace_alu$15525
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6321$1143: $auto$alumacc.cc:512:replace_alu$15528
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6484$1166: $auto$alumacc.cc:512:replace_alu$15531
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1169: $auto$alumacc.cc:512:replace_alu$15534
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9403$2455: $auto$alumacc.cc:512:replace_alu$15537
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9388$2452: $auto$alumacc.cc:512:replace_alu$15540
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9256$2447: $auto$alumacc.cc:512:replace_alu$15543
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9249$2444: $auto$alumacc.cc:512:replace_alu$15546
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9238$2440, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9239$2441: $auto$alumacc.cc:512:replace_alu$15549
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9223$2437, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9224$2438: $auto$alumacc.cc:512:replace_alu$15554
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9208$2434, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9209$2435: $auto$alumacc.cc:512:replace_alu$15559
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9189$2430: $auto$alumacc.cc:512:replace_alu$15564
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9162$2418, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9163$2419: $auto$alumacc.cc:512:replace_alu$15567
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9147$2415, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9148$2416: $auto$alumacc.cc:512:replace_alu$15572
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9132$2412, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9133$2413: $auto$alumacc.cc:512:replace_alu$15577
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9113$2408: $auto$alumacc.cc:512:replace_alu$15582
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9086$2396, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9087$2397: $auto$alumacc.cc:512:replace_alu$15585
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9071$2393, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9072$2394: $auto$alumacc.cc:512:replace_alu$15590
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9056$2390, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9057$2391: $auto$alumacc.cc:512:replace_alu$15595
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9037$2386: $auto$alumacc.cc:512:replace_alu$15600
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9010$2374, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9011$2375: $auto$alumacc.cc:512:replace_alu$15603
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8995$2371, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8996$2372: $auto$alumacc.cc:512:replace_alu$15608
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8980$2368, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8981$2369: $auto$alumacc.cc:512:replace_alu$15613
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8961$2364: $auto$alumacc.cc:512:replace_alu$15618
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8897$2346: $auto$alumacc.cc:512:replace_alu$15621
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8886$2343: $auto$alumacc.cc:512:replace_alu$15624
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8880$2342: $auto$alumacc.cc:512:replace_alu$15627
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8859$2339: $auto$alumacc.cc:512:replace_alu$15630
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8822$2331: $auto$alumacc.cc:512:replace_alu$15633
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8788$2325: $auto$alumacc.cc:512:replace_alu$15636
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8755$2319: $auto$alumacc.cc:512:replace_alu$15639
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8748$2317: $auto$alumacc.cc:512:replace_alu$15642
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8726$2306: $auto$alumacc.cc:512:replace_alu$15645
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8663$2283: $auto$alumacc.cc:512:replace_alu$15648
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8182$2189: $auto$alumacc.cc:512:replace_alu$15651
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4490: $auto$alumacc.cc:512:replace_alu$15654
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8585$2277: $auto$alumacc.cc:512:replace_alu$15657
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8582$2274, $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5954$1080: $auto$alumacc.cc:512:replace_alu$15660
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8552$2263: $auto$alumacc.cc:512:replace_alu$15673
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8549$2260, $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5855$1055: $auto$alumacc.cc:512:replace_alu$15676
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8519$2249: $auto$alumacc.cc:512:replace_alu$15689
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8516$2246, $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5756$1030: $auto$alumacc.cc:512:replace_alu$15692
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8486$2235: $auto$alumacc.cc:512:replace_alu$15705
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8483$2232, $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5657$1005: $auto$alumacc.cc:512:replace_alu$15708
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8453$2221: $auto$alumacc.cc:512:replace_alu$15721
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8450$2218, $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$981: $auto$alumacc.cc:512:replace_alu$15724
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8420$2207: $auto$alumacc.cc:512:replace_alu$15737
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8417$2204, $ge$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:5459$957: $auto$alumacc.cc:512:replace_alu$15740
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:6129$1107: $auto$alumacc.cc:512:replace_alu$15753
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$418: $auto$alumacc.cc:512:replace_alu$15756
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3925$412: $auto$alumacc.cc:512:replace_alu$15759
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3921$411, $eq$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3941$416: $auto$alumacc.cc:512:replace_alu$15762
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3215$276: $auto$alumacc.cc:512:replace_alu$15767
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$4966: $auto$alumacc.cc:512:replace_alu$15770
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$5062: $auto$alumacc.cc:512:replace_alu$15773
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$5060: $auto$alumacc.cc:512:replace_alu$15776
  creating $alu cell for $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$4499: $auto$alumacc.cc:512:replace_alu$15779
  creating $alu cell for $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3919: $auto$alumacc.cc:512:replace_alu$15782
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:3376$343: $auto$alumacc.cc:512:replace_alu$15785
  creating $alu cell for $flatten\VexRiscv.$sub$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$3908: $auto$alumacc.cc:512:replace_alu$15788
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$4748: $auto$alumacc.cc:512:replace_alu$15791
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$4745: $auto$alumacc.cc:512:replace_alu$15794
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$4735: $auto$alumacc.cc:512:replace_alu$15797
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$4732: $auto$alumacc.cc:512:replace_alu$15800
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$4483: $auto$alumacc.cc:512:replace_alu$15803
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8171$2182: $auto$alumacc.cc:512:replace_alu$15806
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8174$2183: $auto$alumacc.cc:512:replace_alu$15809
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8178$2188: $auto$alumacc.cc:512:replace_alu$15812
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8402$2195: $auto$alumacc.cc:512:replace_alu$15815
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8408$2197: $auto$alumacc.cc:512:replace_alu$15818
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8414$2201: $auto$alumacc.cc:512:replace_alu$15821
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8435$2209: $auto$alumacc.cc:512:replace_alu$15824
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8441$2211: $auto$alumacc.cc:512:replace_alu$15827
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8447$2215: $auto$alumacc.cc:512:replace_alu$15830
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8468$2223: $auto$alumacc.cc:512:replace_alu$15833
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8474$2225: $auto$alumacc.cc:512:replace_alu$15836
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8480$2229: $auto$alumacc.cc:512:replace_alu$15839
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8501$2237: $auto$alumacc.cc:512:replace_alu$15842
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8507$2239: $auto$alumacc.cc:512:replace_alu$15845
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8513$2243: $auto$alumacc.cc:512:replace_alu$15848
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8534$2251: $auto$alumacc.cc:512:replace_alu$15851
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8540$2253: $auto$alumacc.cc:512:replace_alu$15854
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8546$2257: $auto$alumacc.cc:512:replace_alu$15857
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8567$2265: $auto$alumacc.cc:512:replace_alu$15860
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8573$2267: $auto$alumacc.cc:512:replace_alu$15863
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8579$2271: $auto$alumacc.cc:512:replace_alu$15866
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8670$2285: $auto$alumacc.cc:512:replace_alu$15869
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8683$2294: $auto$alumacc.cc:512:replace_alu$15872
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8698$2295: $auto$alumacc.cc:512:replace_alu$15875
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8715$2299: $auto$alumacc.cc:512:replace_alu$15878
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8718$2300: $auto$alumacc.cc:512:replace_alu$15881
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8722$2305: $auto$alumacc.cc:512:replace_alu$15884
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8737$2310: $auto$alumacc.cc:512:replace_alu$15887
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8740$2311: $auto$alumacc.cc:512:replace_alu$15890
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8744$2316: $auto$alumacc.cc:512:replace_alu$15893
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8847$2336: $auto$alumacc.cc:512:replace_alu$15896
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8933$2353: $auto$alumacc.cc:512:replace_alu$15899
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8950$2357: $auto$alumacc.cc:512:replace_alu$15902
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8953$2358: $auto$alumacc.cc:512:replace_alu$15905
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8957$2363: $auto$alumacc.cc:512:replace_alu$15908
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9026$2379: $auto$alumacc.cc:512:replace_alu$15911
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9029$2380: $auto$alumacc.cc:512:replace_alu$15914
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9033$2385: $auto$alumacc.cc:512:replace_alu$15917
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9102$2401: $auto$alumacc.cc:512:replace_alu$15920
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9105$2402: $auto$alumacc.cc:512:replace_alu$15923
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9109$2407: $auto$alumacc.cc:512:replace_alu$15926
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9178$2423: $auto$alumacc.cc:512:replace_alu$15929
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9181$2424: $auto$alumacc.cc:512:replace_alu$15932
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9185$2429: $auto$alumacc.cc:512:replace_alu$15935
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9446$2485: $auto$alumacc.cc:512:replace_alu$15938
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:9457$2488: $auto$alumacc.cc:512:replace_alu$15941
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$4982: $auto$alumacc.cc:512:replace_alu$15944
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3924: $auto$alumacc.cc:512:replace_alu$15947
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$4174: $auto$alumacc.cc:512:replace_alu$15950
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4230: $auto$alumacc.cc:512:replace_alu$15953
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$4394: $auto$alumacc.cc:512:replace_alu$15956
  created 154 $alu and 35 $macc cells.

4.25. Executing OPT pass (performing simple optimizations).

4.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2502 debug messages>

4.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.25.6. Executing OPT_DFF pass (perform DFF optimizations).

4.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 94 unused cells and 178 unused wires.
<suppressed ~96 debug messages>

4.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.25.9. Rerunning OPT passes. (Maybe there is more to do..)

4.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2506 debug messages>

4.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.25.13. Executing OPT_DFF pass (perform DFF optimizations).

4.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.25.16. Finished fast OPT passes. (There is nothing left to do.)

4.26. Executing MEMORY pass.

4.26.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_10 write port 0.
  Analyzing colorlight_i5.storage_11 write port 0.
  Analyzing colorlight_i5.storage_12 write port 0.
  Analyzing colorlight_i5.storage_13 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.storage_7 write port 0.
  Analyzing colorlight_i5.storage_8 write port 0.
  Analyzing colorlight_i5.storage_9 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.
  Analyzing colorlight_i5.term_mem write port 0.

4.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\font_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_10'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_11'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_13'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_7'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_8'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_9'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\term_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\font_mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_12'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\term_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 22 unused cells and 320 unused wires.
<suppressed ~42 debug messages>

4.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \adapted_interface_adr [9:0]).
  Merging ports 0, 2 (address \adapted_interface_adr [9:0]).
  Merging ports 0, 3 (address \adapted_interface_adr [9:0]).

4.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.RegFilePlugin_regFile via $__PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags via $__PDPW16KD_
mapping memory colorlight_i5.data_mem_grain0 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain0: $\data_mem_grain0$rdreg[0]
mapping memory colorlight_i5.data_mem_grain1 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain1: $\data_mem_grain1$rdreg[0]
mapping memory colorlight_i5.data_mem_grain10 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain10: $\data_mem_grain10$rdreg[0]
mapping memory colorlight_i5.data_mem_grain11 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain11: $\data_mem_grain11$rdreg[0]
mapping memory colorlight_i5.data_mem_grain12 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain12: $\data_mem_grain12$rdreg[0]
mapping memory colorlight_i5.data_mem_grain13 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain13: $\data_mem_grain13$rdreg[0]
mapping memory colorlight_i5.data_mem_grain14 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain14: $\data_mem_grain14$rdreg[0]
mapping memory colorlight_i5.data_mem_grain15 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain15: $\data_mem_grain15$rdreg[0]
mapping memory colorlight_i5.data_mem_grain2 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain2: $\data_mem_grain2$rdreg[0]
mapping memory colorlight_i5.data_mem_grain3 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain3: $\data_mem_grain3$rdreg[0]
mapping memory colorlight_i5.data_mem_grain4 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain4: $\data_mem_grain4$rdreg[0]
mapping memory colorlight_i5.data_mem_grain5 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain5: $\data_mem_grain5$rdreg[0]
mapping memory colorlight_i5.data_mem_grain6 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain6: $\data_mem_grain6$rdreg[0]
mapping memory colorlight_i5.data_mem_grain7 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain7: $\data_mem_grain7$rdreg[0]
mapping memory colorlight_i5.data_mem_grain8 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain8: $\data_mem_grain8$rdreg[0]
mapping memory colorlight_i5.data_mem_grain9 via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of colorlight_i5.data_mem_grain9: $\data_mem_grain9$rdreg[0]
mapping memory colorlight_i5.font_mem via $__DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.rom via $__DP16KD_
mapping memory colorlight_i5.sram via $__DP16KD_
mapping memory colorlight_i5.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_10 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_10: $\storage_10$rdreg[0]
mapping memory colorlight_i5.storage_11 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_11: $\storage_11$rdreg[0]
mapping memory colorlight_i5.storage_12 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_13 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_13: $\storage_13$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_6 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_6: $\storage_6$rdreg[0]
mapping memory colorlight_i5.storage_7 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_7: $\storage_7$rdreg[0]
mapping memory colorlight_i5.storage_8 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_8: $\storage_8$rdreg[0]
mapping memory colorlight_i5.storage_9 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_9: $\storage_9$rdreg[0]
mapping memory colorlight_i5.tag_mem via $__PDPW16KD_
mapping memory colorlight_i5.term_mem via $__DP16KD_
<suppressed ~19063 debug messages>

4.29. Executing TECHMAP pass (map to technology primitives).

4.29.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.29.2. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v
Generating RTLIL representation for module `\$__DP16KD_'.
Generating RTLIL representation for module `\$__PDPW16KD_'.
Successfully finished Verilog frontend.

4.29.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__PDPW16KD_ for cells of type $__PDPW16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$c6fe03bf37c2ad256e6bfea475f795ddb1d5969e\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$1df993ab27904f0f6cd13aaf0390660811f52cb6\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$9f359002c81c772659d8c73eb5838652f7b771e1\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$c9bac235c71c6bdffee6e59655dd4f4449109b97\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b1c61923ef537be4bbc853f6282a01abb1cf6d69\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$53082e73ae5aa7d165cb2141b16a5efa87266709\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$129368007c21ac3b83763e51e54b1a7dfdaeb32c\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$8f11a63135437f3a8cc13d8c174d97fb291c7228\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$68d817119baf895daf304d80f01289b53deff9e7\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$259422fd07a9a319bd4d07b1d320c860b66eb73c\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$4a8ba5160e4a60bc262008e9f7d6c0617d0b5817\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$27950c658b86fbe36df3f9d4a0ee430eb626a2a3\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$8a4e02d5df11f2f770d3fdf20f28e45014d33e1b\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$e3bc050bb596c6418b0f668e6a84c29a03357288\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$fd030d6874864c5694d017ee93356055014c5435\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$1186c4c4a4ecbc370aeb3cf87f09b7717c115905\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$6f0cbfc493c6c2a83235bc72d3260c7b63a2481f\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$715d597ae0315471d5cdb05396ff847269a302c7\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$ef92625e4abcca6edbbc7d16955d83db9630938f\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b3b4e8e05c73772920015f089cdd49cd29fcc596\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$ff7e4f37d6aa101801b77e2ec09acb044daea245\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$27d9891c83a044ea7135a9fded5cbd9e2f0b3fdd\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$87067ef3f1ec0ce775ece2ae5a8fc30c5dc87419\$__DP16KD_ for cells of type $__DP16KD_.
No more expansions possible.
<suppressed ~1114 debug messages>

4.30. Executing OPT pass (performing simple optimizations).

4.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~1057 debug messages>

4.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

4.30.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$16895 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$16906 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$16933 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$16789 ($dffe) from module colorlight_i5.
Adding EN signal on $auto$ff.cc:266:slice$14068 ($sdffe) from module colorlight_i5 (D = $procmux$9093_Y [0], Q = \videohdmi10to1serializer0_level [0]).
Adding EN signal on $auto$ff.cc:266:slice$14050 ($sdffe) from module colorlight_i5 (D = $procmux$9071_Y [0], Q = \videohdmi10to1serializer1_level [0]).
Adding EN signal on $auto$ff.cc:266:slice$14032 ($sdffe) from module colorlight_i5 (D = $procmux$9046_Y [0], Q = \videohdmi10to1serializer2_level [0]).
Adding EN signal on $auto$ff.cc:266:slice$14014 ($sdffe) from module colorlight_i5 (D = $procmux$9021_Y [0], Q = \videohdmi10to1serializer3_level [0]).
Adding EN signal on $auto$ff.cc:266:slice$13996 ($sdffe) from module colorlight_i5 (D = $procmux$8996_Y [0], Q = \videohdmi10to1serializer4_level [0]).
Adding EN signal on $auto$ff.cc:266:slice$13978 ($sdffe) from module colorlight_i5 (D = $procmux$8971_Y [0], Q = \videohdmi10to1serializer5_level [0]).

4.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 29 unused cells and 3634 unused wires.
<suppressed ~74 debug messages>

4.30.5. Rerunning OPT passes. (Removed registers in this run.)

4.30.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~42 debug messages>

4.30.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.30.8. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$19486 ($sdffe) from module colorlight_i5 (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$19480 ($sdffe) from module colorlight_i5 (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$19474 ($sdffe) from module colorlight_i5 (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$19468 ($sdffe) from module colorlight_i5 (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$19462 ($sdffe) from module colorlight_i5 (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$19456 ($sdffe) from module colorlight_i5 (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19456 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19462 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19468 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19474 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19480 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19486 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$mem.cc:1169:emulate_transparency$16895 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$mem.cc:1169:emulate_transparency$16895 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$mem.cc:1169:emulate_transparency$16906 ($dff) from module colorlight_i5.

4.30.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.30.10. Rerunning OPT passes. (Removed registers in this run.)

4.30.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~12 debug messages>

4.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.30.13. Executing OPT_DFF pass (perform DFF optimizations).

4.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.30.15. Finished fast OPT passes.

4.31. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.32. Executing OPT pass (performing simple optimizations).

4.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~33 debug messages>

4.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$6928: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1733 debug messages>

4.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$14459: { $procmux$11835_CMP $procmux$11830_CMP $procmux$11822_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$14406: { $procmux$11614_CMP $procmux$11609_CMP $procmux$11601_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$14353: { $procmux$11393_CMP $procmux$11388_CMP $procmux$11380_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$14300: { $procmux$11172_CMP $procmux$11167_CMP $procmux$11159_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$19629:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$19561
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$19561 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$19561 [6:2] $memory\mem$rdmux[0][4][7]$a$19561 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$19626:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$19559
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$19559 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$19559 [6:2] $memory\mem$rdmux[0][4][6]$b$19559 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$19559 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$19623:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$19558
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$19558 [6] $memory\mem$rdmux[0][4][6]$a$19558 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$19558 [5] $memory\mem$rdmux[0][4][6]$a$19558 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$19558 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$19620:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$19556
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$19556 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$19556 [6:3] $memory\mem$rdmux[0][4][5]$b$19556 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$19556 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$19556 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$19617:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$19555
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$19555 [3] $memory\mem$rdmux[0][4][5]$a$19555 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$19555 [6:4] $memory\mem$rdmux[0][4][5]$a$19555 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$19555 [0] $memory\mem$rdmux[0][4][5]$a$19555 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$19614:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$19553
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$19553 [2] $memory\mem$rdmux[0][4][4]$b$19553 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$19553 [6:3] $memory\mem$rdmux[0][4][4]$b$19553 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$19611:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$19552
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$19552 [4] $memory\mem$rdmux[0][4][4]$a$19552 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$19552 [6:5] $memory\mem$rdmux[0][4][4]$a$19552 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$19552 [0] $memory\mem$rdmux[0][4][4]$a$19552 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$19608:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$19550
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$19550 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$19550 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$19550 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$19605:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$19549
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$19549 [5] $memory\mem$rdmux[0][4][3]$a$19549 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$19549 [6] $memory\mem$rdmux[0][4][3]$a$19549 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$19549 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$19549 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$19602:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$19547
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$19547 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$19547 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$19599:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$19546
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$19546 [5] $memory\mem$rdmux[0][4][2]$a$19546 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$19546 [6] $memory\mem$rdmux[0][4][2]$a$19546 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$19546 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$19546 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$19596:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$19544
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$19544 [4] $memory\mem$rdmux[0][4][1]$b$19544 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$19544 [6:5] $memory\mem$rdmux[0][4][1]$b$19544 [3] $memory\mem$rdmux[0][4][1]$b$19544 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$19544 [2] $memory\mem$rdmux[0][4][1]$b$19544 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$19593:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$19543
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$19543 [5] $memory\mem$rdmux[0][4][1]$a$19543 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$19543 [6] $memory\mem$rdmux[0][4][1]$a$19543 [4] $memory\mem$rdmux[0][4][1]$a$19543 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$19543 [3] $memory\mem$rdmux[0][4][1]$a$19543 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$19590:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$19541
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$19541 [4] $memory\mem$rdmux[0][4][0]$b$19541 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$19541 [6:5] $memory\mem$rdmux[0][4][0]$b$19541 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$19587:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$19540
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$19540 [2] $memory\mem$rdmux[0][4][0]$a$19540 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$19540 [6:3] $memory\mem$rdmux[0][4][0]$a$19540 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$19540 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$19647:
      Old ports: A=7'0111010, B=7'0110011, Y=$memory\mem$rdmux[0][4][10]$a$19570
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][10]$a$19570 [3] $memory\mem$rdmux[0][4][10]$a$19570 [0] }
      New connections: { $memory\mem$rdmux[0][4][10]$a$19570 [6:4] $memory\mem$rdmux[0][4][10]$a$19570 [2:1] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$19656:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$19574
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$19574 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$19574 [6:1] = { $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$19638:
      Old ports: A=7'0101101, B=7'0110001, Y=$memory\mem$rdmux[0][4][8]$b$19565
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$b$19565 [4] $memory\mem$rdmux[0][4][8]$b$19565 [2] }
      New connections: { $memory\mem$rdmux[0][4][8]$b$19565 [6:5] $memory\mem$rdmux[0][4][8]$b$19565 [3] $memory\mem$rdmux[0][4][8]$b$19565 [1:0] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$19565 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$19641:
      Old ports: A=7'0110000, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$19567
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$19567 [4]
      New connections: { $memory\mem$rdmux[0][4][9]$a$19567 [6:5] $memory\mem$rdmux[0][4][9]$a$19567 [3:0] } = 6'010000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$19650:
      Old ports: A=7'0110010, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$19571
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][10]$b$19571 [3]
      New connections: { $memory\mem$rdmux[0][4][10]$b$19571 [6:4] $memory\mem$rdmux[0][4][10]$b$19571 [2:0] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$19635:
      Old ports: A=7'0110001, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$a$19564
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$a$19564 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$19564 [6:2] = 5'01100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$19632:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$19562
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$19562 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$19562 [6:5] $memory\mem$rdmux[0][4][7]$b$19562 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6451:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_externalInterrupt [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_externalInterrupt [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6496:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6499:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6671:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6842:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6847:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6909:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6970:
      Old ports: A={ $flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$4174_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$4174_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$3910:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$3911:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4229:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4229_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4229_Y [19:11] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4229_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$4229_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [19:11] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [10:5] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$4710:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$4710_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$4710_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$4740:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$6053_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$6053_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$6053_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$5681:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5707:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$10249:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$10330: { $procmux$10351_CMP $procmux$10340_CMP $procmux$10338_CMP $auto$opt_reduce.cc:137:opt_pmux$13623 $procmux$10334_CMP $auto$opt_reduce.cc:137:opt_pmux$19684 }
    Consolidated identical input bits for $mux cell $procmux$10332:
      Old ports: A=4'1000, B=4'0110, Y=$procmux$10332_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$10332_Y [3] $procmux$10332_Y [1] }
      New connections: { $procmux$10332_Y [2] $procmux$10332_Y [0] } = { $procmux$10332_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$10336:
      Old ports: A=3'010, B=3'111, Y=$auto$wreduce.cc:514:run$15207 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$15207 [0]
      New connections: $auto$wreduce.cc:514:run$15207 [2:1] = { $auto$wreduce.cc:514:run$15207 [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$10342:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:514:run$15208 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:514:run$15208 [2] $auto$wreduce.cc:514:run$15208 [0] }
      New connections: $auto$wreduce.cc:514:run$15208 [1] = $auto$wreduce.cc:514:run$15208 [0]
    Consolidated identical input bits for $mux cell $procmux$10349:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$15209 [2:0] }, B=4'0001, Y=$procmux$10349_Y
      New ports: A=$auto$wreduce.cc:514:run$15209 [2:0], B=3'001, Y=$procmux$10349_Y [2:0]
      New connections: $procmux$10349_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$10454:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$15210 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$15210 [1]
      New connections: $auto$wreduce.cc:514:run$15210 [0] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$10576:
      Old ports: A=8'00000000, B=16'1111111110001001, Y=$procmux$10576_Y
      New ports: A=2'00, B=4'1101, Y=$procmux$10576_Y [1:0]
      New connections: $procmux$10576_Y [7:2] = { $procmux$10576_Y [0] $procmux$10576_Y [1] $procmux$10576_Y [1] $procmux$10576_Y [1:0] $procmux$10576_Y [1] }
    Consolidated identical input bits for $pmux cell $procmux$10582:
      Old ports: A=8'00000000, B=16'1111111100110100, Y=$procmux$10582_Y
      New ports: A=2'00, B=4'1110, Y={ $procmux$10582_Y [2] $procmux$10582_Y [0] }
      New connections: { $procmux$10582_Y [7:3] $procmux$10582_Y [1] } = { $procmux$10582_Y [0] $procmux$10582_Y [0] $procmux$10582_Y [2] $procmux$10582_Y [2] $procmux$10582_Y [0] $procmux$10582_Y [0] }
    Consolidated identical input bits for $pmux cell $procmux$10588:
      Old ports: A=8'00000000, B=16'1111111111100010, Y=$procmux$10588_Y
      New ports: A=2'00, B=4'1110, Y=$procmux$10588_Y [1:0]
      New connections: $procmux$10588_Y [7:2] = { $procmux$10588_Y [1] $procmux$10588_Y [1] $procmux$10588_Y [1:0] $procmux$10588_Y [0] $procmux$10588_Y [0] }
    New ctrl vector for $pmux cell $procmux$10854: $auto$opt_reduce.cc:137:opt_pmux$19686
    New ctrl vector for $pmux cell $procmux$10944: { $procmux$10955_CMP \interface_we }
    Consolidated identical input bits for $mux cell $procmux$11048:
      Old ports: A=3'100, B=3'010, Y=$procmux$11048_Y
      New ports: A=2'10, B=2'01, Y=$procmux$11048_Y [2:1]
      New connections: $procmux$11048_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$11051: { \sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$19688 $procmux$11053_CMP $procmux$11052_CMP }
    Consolidated identical input bits for $mux cell $procmux$11064:
      Old ports: A=3'011, B=3'010, Y=$procmux$11064_Y
      New ports: A=1'1, B=1'0, Y=$procmux$11064_Y [0]
      New connections: $procmux$11064_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$11146:
      Old ports: A=3'001, B=3'010, Y=$procmux$11146_Y
      New ports: A=2'01, B=2'10, Y=$procmux$11146_Y [1:0]
      New connections: $procmux$11146_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$11158: { $auto$opt_reduce.cc:137:opt_pmux$19692 $auto$opt_reduce.cc:137:opt_pmux$19690 }
    Consolidated identical input bits for $mux cell $procmux$11367:
      Old ports: A=3'001, B=3'010, Y=$procmux$11367_Y
      New ports: A=2'01, B=2'10, Y=$procmux$11367_Y [1:0]
      New connections: $procmux$11367_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$11379: { $auto$opt_reduce.cc:137:opt_pmux$19696 $auto$opt_reduce.cc:137:opt_pmux$19694 }
    Consolidated identical input bits for $mux cell $procmux$11588:
      Old ports: A=3'001, B=3'010, Y=$procmux$11588_Y
      New ports: A=2'01, B=2'10, Y=$procmux$11588_Y [1:0]
      New connections: $procmux$11588_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$11600: { $auto$opt_reduce.cc:137:opt_pmux$19700 $auto$opt_reduce.cc:137:opt_pmux$19698 }
    Consolidated identical input bits for $mux cell $procmux$11809:
      Old ports: A=3'001, B=3'010, Y=$procmux$11809_Y
      New ports: A=2'01, B=2'10, Y=$procmux$11809_Y [1:0]
      New connections: $procmux$11809_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$11821: { $auto$opt_reduce.cc:137:opt_pmux$19704 $auto$opt_reduce.cc:137:opt_pmux$19702 }
    Consolidated identical input bits for $mux cell $procmux$12331:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$15215 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$15215 [1]
      New connections: { $auto$wreduce.cc:514:run$15215 [2] $auto$wreduce.cc:514:run$15215 [0] } = { $auto$wreduce.cc:514:run$15215 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$12352:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$15216 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$15216 [1]
      New connections: $auto$wreduce.cc:514:run$15216 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7911:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$7911_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7911_Y [10]
      New connections: $procmux$7911_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8248:
      Old ports: A=2'01, B=2'00, Y=$procmux$8248_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8248_Y [0]
      New connections: $procmux$8248_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8257:
      Old ports: A=2'00, B=2'11, Y=$procmux$8257_Y
      New ports: A=1'0, B=1'1, Y=$procmux$8257_Y [0]
      New connections: $procmux$8257_Y [1] = $procmux$8257_Y [0]
    Consolidated identical input bits for $mux cell $procmux$8266:
      Old ports: A=2'11, B=2'10, Y=$procmux$8266_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8266_Y [0]
      New connections: $procmux$8266_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$8969:
      Old ports: A={ $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8579$2271_Y [4:1] 1'x }, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8582$2274_Y [4:1] 1'x }, Y=$procmux$8969_Y
      New ports: A=$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8579$2271_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8582$2274_Y [4:1], Y=$procmux$8969_Y [4:1]
      New connections: $procmux$8969_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$8994:
      Old ports: A={ $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8546$2257_Y [4:1] 1'x }, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8549$2260_Y [4:1] 1'x }, Y=$procmux$8994_Y
      New ports: A=$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8546$2257_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8549$2260_Y [4:1], Y=$procmux$8994_Y [4:1]
      New connections: $procmux$8994_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9019:
      Old ports: A={ $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8513$2243_Y [4:1] 1'x }, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8516$2246_Y [4:1] 1'x }, Y=$procmux$9019_Y
      New ports: A=$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8513$2243_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8516$2246_Y [4:1], Y=$procmux$9019_Y [4:1]
      New connections: $procmux$9019_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9044:
      Old ports: A={ $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8480$2229_Y [4:1] 1'x }, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8483$2232_Y [4:1] 1'x }, Y=$procmux$9044_Y
      New ports: A=$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8480$2229_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8483$2232_Y [4:1], Y=$procmux$9044_Y [4:1]
      New connections: $procmux$9044_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9069:
      Old ports: A={ $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8447$2215_Y [4:1] 1'x }, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8450$2218_Y [4:1] 1'x }, Y=$procmux$9069_Y
      New ports: A=$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8447$2215_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8450$2218_Y [4:1], Y=$procmux$9069_Y [4:1]
      New connections: $procmux$9069_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9091:
      Old ports: A={ $add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8414$2201_Y [4:1] 1'x }, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8417$2204_Y [4:1] 1'x }, Y=$procmux$9091_Y
      New ports: A=$add$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8414$2201_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8417$2204_Y [4:1], Y=$procmux$9091_Y [4:1]
      New connections: $procmux$9091_Y [0] = 1'x
    Consolidated identical input bits for $pmux cell $procmux$9964:
      Old ports: A=10'1010101011, B=30'110101010000101010110101010100, Y={ \sync_f_self0 [9] \sync_f_self3 [8] \sync_f_self0 [7:0] }
      New ports: A=3'101, B=9'110001010, Y={ \sync_f_self0 [9] \sync_f_self0 [2] \sync_f_self0 [0] }
      New connections: { \sync_f_self3 [8] \sync_f_self0 [7:3] \sync_f_self0 [1] } = { \sync_f_self0 [2] \sync_f_self0 [0] \sync_f_self0 [2] \sync_f_self0 [0] \sync_f_self0 [2] \sync_f_self0 [0] \sync_f_self0 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$19653:
      Old ports: A=7'0110100, B=7'0110011, Y=$memory\mem$rdmux[0][4][11]$a$19573
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][11]$a$19573 [2] $memory\mem$rdmux[0][4][11]$a$19573 [0] }
      New connections: { $memory\mem$rdmux[0][4][11]$a$19573 [6:3] $memory\mem$rdmux[0][4][11]$a$19573 [1] } = { 4'0110 $memory\mem$rdmux[0][4][11]$a$19573 [0] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$19572:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$19573, B=$memory\mem$rdmux[0][4][11]$b$19574, Y=$memory\mem$rdmux[0][3][5]$b$19532
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][11]$a$19573 [2] $memory\mem$rdmux[0][4][11]$a$19573 [0] }, B={ $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] $memory\mem$rdmux[0][4][11]$b$19574 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$19532 [4:2] $memory\mem$rdmux[0][3][5]$b$19532 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$19532 [6:5] $memory\mem$rdmux[0][3][5]$b$19532 [1] } = { $memory\mem$rdmux[0][3][5]$b$19532 [3] $memory\mem$rdmux[0][3][5]$b$19532 [4] $memory\mem$rdmux[0][3][5]$b$19532 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$19569:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$19570, B=$memory\mem$rdmux[0][4][10]$b$19571, Y=$memory\mem$rdmux[0][3][5]$a$19531
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$19570 [3] $memory\mem$rdmux[0][4][10]$a$19570 [0] }, B={ $memory\mem$rdmux[0][4][10]$b$19571 [3] 1'0 }, Y={ $memory\mem$rdmux[0][3][5]$a$19531 [3] $memory\mem$rdmux[0][3][5]$a$19531 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$a$19531 [6:4] $memory\mem$rdmux[0][3][5]$a$19531 [2:1] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$19566:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$19567, B=7'0110001, Y=$memory\mem$rdmux[0][3][4]$b$19529
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$19567 [4] 1'0 }, B=2'11, Y={ $memory\mem$rdmux[0][3][4]$b$19529 [4] $memory\mem$rdmux[0][3][4]$b$19529 [0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$19529 [6:5] $memory\mem$rdmux[0][3][4]$b$19529 [3:1] } = 5'01000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$19563:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$19564, B=$memory\mem$rdmux[0][4][8]$b$19565, Y=$memory\mem$rdmux[0][3][4]$a$19528
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$19564 [1:0] }, B={ $memory\mem$rdmux[0][4][8]$b$19565 [4] $memory\mem$rdmux[0][4][8]$b$19565 [2] 2'01 }, Y={ $memory\mem$rdmux[0][3][4]$a$19528 [4] $memory\mem$rdmux[0][3][4]$a$19528 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$19528 [6:5] $memory\mem$rdmux[0][3][4]$a$19528 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$19528 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$19560:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$19561, B=$memory\mem$rdmux[0][4][7]$b$19562, Y=$memory\mem$rdmux[0][3][3]$b$19526
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$19561 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$19562 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$19526 [4:3] $memory\mem$rdmux[0][3][3]$b$19526 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$19526 [6:5] $memory\mem$rdmux[0][3][3]$b$19526 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$19526 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$19557:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$19558, B=$memory\mem$rdmux[0][4][6]$b$19559, Y=$memory\mem$rdmux[0][3][3]$a$19525
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$19558 [6] $memory\mem$rdmux[0][4][6]$a$19558 [4] $memory\mem$rdmux[0][4][6]$a$19558 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$19559 [1] $memory\mem$rdmux[0][4][6]$b$19559 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$19525 [6:4] $memory\mem$rdmux[0][3][3]$a$19525 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$19525 [3:2] = { $memory\mem$rdmux[0][3][3]$a$19525 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$19554:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$19555, B=$memory\mem$rdmux[0][4][5]$b$19556, Y=$memory\mem$rdmux[0][3][2]$b$19523
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$19555 [3] $memory\mem$rdmux[0][4][5]$a$19555 [0] $memory\mem$rdmux[0][4][5]$a$19555 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$19556 [2] $memory\mem$rdmux[0][4][5]$b$19556 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$19556 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$19523 [6] $memory\mem$rdmux[0][3][2]$b$19523 [4:2] $memory\mem$rdmux[0][3][2]$b$19523 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$19523 [5] $memory\mem$rdmux[0][3][2]$b$19523 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$19523 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$19551:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$19552, B=$memory\mem$rdmux[0][4][4]$b$19553, Y=$memory\mem$rdmux[0][3][2]$a$19522
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$19552 [4] $memory\mem$rdmux[0][4][4]$a$19552 [0] $memory\mem$rdmux[0][4][4]$a$19552 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$19552 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$19553 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$19553 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$19522 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$19522 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$19548:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$19549, B=$memory\mem$rdmux[0][4][3]$b$19550, Y=$memory\mem$rdmux[0][3][1]$b$19520
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$19549 [0] $memory\mem$rdmux[0][4][3]$a$19549 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$19549 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$19550 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$19520 [6:5] $memory\mem$rdmux[0][3][1]$b$19520 [2] $memory\mem$rdmux[0][3][1]$b$19520 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$19520 [4:3] $memory\mem$rdmux[0][3][1]$b$19520 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$19520 [2] $memory\mem$rdmux[0][3][1]$b$19520 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$19545:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$19546, B=$memory\mem$rdmux[0][4][2]$b$19547, Y=$memory\mem$rdmux[0][3][1]$a$19519
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$19546 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$19546 [0] $memory\mem$rdmux[0][4][2]$a$19546 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$19547 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$19519 [5] $memory\mem$rdmux[0][3][1]$a$19519 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$19519 [6] $memory\mem$rdmux[0][3][1]$a$19519 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$19519 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$19519 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$19542:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$19543, B=$memory\mem$rdmux[0][4][1]$b$19544, Y=$memory\mem$rdmux[0][3][0]$b$19517
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$19543 [3] $memory\mem$rdmux[0][4][1]$a$19543 [5] $memory\mem$rdmux[0][4][1]$a$19543 [3] $memory\mem$rdmux[0][4][1]$a$19543 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$19544 [2] $memory\mem$rdmux[0][4][1]$b$19544 [4] $memory\mem$rdmux[0][4][1]$b$19544 [2] $memory\mem$rdmux[0][4][1]$b$19544 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$19517 [6:2] $memory\mem$rdmux[0][3][0]$b$19517 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$19517 [1] = $memory\mem$rdmux[0][3][0]$b$19517 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$19539:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$19540, B=$memory\mem$rdmux[0][4][0]$b$19541, Y=$memory\mem$rdmux[0][3][0]$a$19516
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$19540 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$19540 [2] $memory\mem$rdmux[0][4][0]$a$19540 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$19541 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$19541 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$19516 [5:2] $memory\mem$rdmux[0][3][0]$a$19516 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$19516 [6] $memory\mem$rdmux[0][3][0]$a$19516 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6055:
      Old ports: A=$flatten\VexRiscv.$procmux$6053_Y, B=4'1011, Y=$flatten\VexRiscv.$procmux$6055_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$6053_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$6055_Y [3] $flatten\VexRiscv.$procmux$6055_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$6055_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6671:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$4391_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6677:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$10345:
      Old ports: A=$auto$wreduce.cc:514:run$15208 [2:0], B=3'111, Y=$auto$wreduce.cc:514:run$15209 [2:0]
      New ports: A={ $auto$wreduce.cc:514:run$15208 [2] $auto$wreduce.cc:514:run$15208 [0] }, B=2'11, Y={ $auto$wreduce.cc:514:run$15209 [2] $auto$wreduce.cc:514:run$15209 [0] }
      New connections: $auto$wreduce.cc:514:run$15209 [1] = $auto$wreduce.cc:514:run$15209 [0]
    Consolidated identical input bits for $mux cell $procmux$10579:
      Old ports: A=8'00000000, B=$procmux$10576_Y, Y=\tmdsencoder0_d0
      New ports: A=2'00, B=$procmux$10576_Y [1:0], Y=\tmdsencoder0_d0 [1:0]
      New connections: \tmdsencoder0_d0 [7:2] = { \tmdsencoder0_d0 [0] \tmdsencoder0_d0 [1] \tmdsencoder0_d0 [1] \tmdsencoder0_d0 [1:0] \tmdsencoder0_d0 [1] }
    Consolidated identical input bits for $mux cell $procmux$10585:
      Old ports: A=8'00000000, B=$procmux$10582_Y, Y=\tmdsencoder2_d0
      New ports: A=2'00, B={ $procmux$10582_Y [2] $procmux$10582_Y [0] }, Y={ \tmdsencoder2_d0 [2] \tmdsencoder2_d0 [0] }
      New connections: { \tmdsencoder2_d0 [7:3] \tmdsencoder2_d0 [1] } = { \tmdsencoder2_d0 [0] \tmdsencoder2_d0 [0] \tmdsencoder2_d0 [2] \tmdsencoder2_d0 [2] \tmdsencoder2_d0 [0] \tmdsencoder2_d0 [0] }
    Consolidated identical input bits for $mux cell $procmux$10591:
      Old ports: A=8'00000000, B=$procmux$10588_Y, Y=\tmdsencoder1_d0
      New ports: A=2'00, B=$procmux$10588_Y [1:0], Y=\tmdsencoder1_d0 [1:0]
      New connections: \tmdsencoder1_d0 [7:2] = { \tmdsencoder1_d0 [1] \tmdsencoder1_d0 [1] \tmdsencoder1_d0 [1:0] \tmdsencoder1_d0 [0] \tmdsencoder1_d0 [0] }
    Consolidated identical input bits for $mux cell $procmux$11148:
      Old ports: A=3'011, B=$procmux$11146_Y, Y=$procmux$11148_Y
      New ports: A=2'11, B=$procmux$11146_Y [1:0], Y=$procmux$11148_Y [1:0]
      New connections: $procmux$11148_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$11369:
      Old ports: A=3'011, B=$procmux$11367_Y, Y=$procmux$11369_Y
      New ports: A=2'11, B=$procmux$11367_Y [1:0], Y=$procmux$11369_Y [1:0]
      New connections: $procmux$11369_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$11590:
      Old ports: A=3'011, B=$procmux$11588_Y, Y=$procmux$11590_Y
      New ports: A=2'11, B=$procmux$11588_Y [1:0], Y=$procmux$11590_Y [1:0]
      New connections: $procmux$11590_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$11811:
      Old ports: A=3'011, B=$procmux$11809_Y, Y=$procmux$11811_Y
      New ports: A=2'11, B=$procmux$11809_Y [1:0], Y=$procmux$11811_Y [1:0]
      New connections: $procmux$11811_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7913:
      Old ports: A=$procmux$7911_Y, B=11'10000000000, Y=$procmux$7913_Y
      New ports: A=$procmux$7911_Y [10], B=1'1, Y=$procmux$7913_Y [10]
      New connections: $procmux$7913_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8971:
      Old ports: A=$procmux$8969_Y, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8585$2277_Y [4:1] 1'x }, Y=$procmux$8971_Y
      New ports: A=$procmux$8969_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8585$2277_Y [4:1], Y=$procmux$8971_Y [4:1]
      New connections: $procmux$8971_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$8996:
      Old ports: A=$procmux$8994_Y, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8552$2263_Y [4:1] 1'x }, Y=$procmux$8996_Y
      New ports: A=$procmux$8994_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8552$2263_Y [4:1], Y=$procmux$8996_Y [4:1]
      New connections: $procmux$8996_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9021:
      Old ports: A=$procmux$9019_Y, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8519$2249_Y [4:1] 1'x }, Y=$procmux$9021_Y
      New ports: A=$procmux$9019_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8519$2249_Y [4:1], Y=$procmux$9021_Y [4:1]
      New connections: $procmux$9021_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9046:
      Old ports: A=$procmux$9044_Y, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8486$2235_Y [4:1] 1'x }, Y=$procmux$9046_Y
      New ports: A=$procmux$9044_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8486$2235_Y [4:1], Y=$procmux$9046_Y [4:1]
      New connections: $procmux$9046_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9071:
      Old ports: A=$procmux$9069_Y, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8453$2221_Y [4:1] 1'x }, Y=$procmux$9071_Y
      New ports: A=$procmux$9069_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8453$2221_Y [4:1], Y=$procmux$9071_Y [4:1]
      New connections: $procmux$9071_Y [0] = 1'x
    Consolidated identical input bits for $mux cell $procmux$9093:
      Old ports: A=$procmux$9091_Y, B={ $sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8420$2207_Y [4:1] 1'x }, Y=$procmux$9093_Y
      New ports: A=$procmux$9091_Y [4:1], B=$sub$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:8420$2207_Y [4:1], Y=$procmux$9093_Y [4:1]
      New connections: $procmux$9093_Y [0] = 1'x
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$19530:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$19531, B=$memory\mem$rdmux[0][3][5]$b$19532, Y=$memory\mem$rdmux[0][2][2]$b$19511
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$19531 [3] 2'01 $memory\mem$rdmux[0][3][5]$a$19531 [0] }, B={ $memory\mem$rdmux[0][3][5]$b$19532 [3] $memory\mem$rdmux[0][3][5]$b$19532 [4:2] $memory\mem$rdmux[0][3][5]$b$19532 [0] $memory\mem$rdmux[0][3][5]$b$19532 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$19511 [6] $memory\mem$rdmux[0][2][2]$b$19511 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$19511 [5] = $memory\mem$rdmux[0][2][2]$b$19511 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$19527:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$19528, B=$memory\mem$rdmux[0][3][4]$b$19529, Y=$memory\mem$rdmux[0][2][2]$a$19510
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$19528 [4] $memory\mem$rdmux[0][3][4]$a$19528 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$19529 [4] 2'00 $memory\mem$rdmux[0][3][4]$b$19529 [0] }, Y={ $memory\mem$rdmux[0][2][2]$a$19510 [4] $memory\mem$rdmux[0][2][2]$a$19510 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$19510 [6:5] $memory\mem$rdmux[0][2][2]$a$19510 [3] } = { 2'01 $memory\mem$rdmux[0][2][2]$a$19510 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$19521:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$19522, B=$memory\mem$rdmux[0][3][2]$b$19523, Y=$memory\mem$rdmux[0][2][1]$a$19507
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$19522 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$19523 [6] $memory\mem$rdmux[0][3][2]$b$19523 [4:2] $memory\mem$rdmux[0][3][2]$b$19523 [0] $memory\mem$rdmux[0][3][2]$b$19523 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$19507 [6] $memory\mem$rdmux[0][2][1]$a$19507 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$19507 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$19518:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$19519, B=$memory\mem$rdmux[0][3][1]$b$19520, Y=$memory\mem$rdmux[0][2][0]$b$19505
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$19519 [1] $memory\mem$rdmux[0][3][1]$a$19519 [5] $memory\mem$rdmux[0][3][1]$a$19519 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$19520 [6:5] $memory\mem$rdmux[0][3][1]$b$19520 [2] $memory\mem$rdmux[0][3][1]$b$19520 [0] $memory\mem$rdmux[0][3][1]$b$19520 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$19505 [6:5] $memory\mem$rdmux[0][2][0]$b$19505 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$19505 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$19505 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6057:
      Old ports: A=$flatten\VexRiscv.$procmux$6055_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$6057_Y
      New ports: A={ $flatten\VexRiscv.$procmux$6055_Y [3] $flatten\VexRiscv.$procmux$6055_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$6057_Y [3] $flatten\VexRiscv.$procmux$6057_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$6057_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 114 changes.

4.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

4.32.6. Executing OPT_DFF pass (perform DFF optimizations).

4.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.32.9. Rerunning OPT passes. (Maybe there is more to do..)

4.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1716 debug messages>

4.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6847:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv.dataCache_1.stageB_request_wr
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$19539:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$19540 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$19540 [2] $memory\mem$rdmux[0][4][0]$a$19540 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$19540 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$19540 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$19516 [5:2] $memory\mem$rdmux[0][3][0]$a$19516 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$19540 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$19540 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$19540 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$19516 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$19516 [0] = $memory\mem$rdmux[0][4][0]$a$19540 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$19572:
      Old ports: A={ 2'10 $memory\mem$rdmux[0][4][0]$a$19540 [2] $memory\mem$rdmux[0][4][0]$a$19540 [5] }, B=4'0000, Y={ $memory\mem$rdmux[0][3][5]$b$19532 [5] $memory\mem$rdmux[0][3][5]$b$19532 [6] $memory\mem$rdmux[0][3][5]$b$19532 [2:1] }
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][0]$a$19540 [2] $memory\mem$rdmux[0][4][0]$a$19540 [5] }, B=3'000, Y={ $memory\mem$rdmux[0][3][5]$b$19532 [5] $memory\mem$rdmux[0][3][5]$b$19532 [2:1] }
      New connections: $memory\mem$rdmux[0][3][5]$b$19532 [6] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$19530:
      Old ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$19531 [3] 2'01 $memory\mem$rdmux[0][3][5]$a$19531 [0] }, B={ $memory\mem$rdmux[0][3][5]$b$19532 [6:5] $memory\mem$rdmux[0][3][5]$b$19532 [6] $memory\mem$rdmux[0][3][5]$b$19532 [2:1] $memory\mem$rdmux[0][3][5]$b$19532 [1] }, Y={ $memory\mem$rdmux[0][2][2]$b$19511 [6:5] $memory\mem$rdmux[0][2][2]$b$19511 [3:0] }
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][5]$a$19531 [3] 2'01 $memory\mem$rdmux[0][3][5]$a$19531 [0] }, B={ $memory\mem$rdmux[0][3][5]$b$19532 [5] 1'0 $memory\mem$rdmux[0][3][5]$b$19532 [2:1] $memory\mem$rdmux[0][3][5]$b$19532 [1] }, Y={ $memory\mem$rdmux[0][2][2]$b$19511 [5] $memory\mem$rdmux[0][2][2]$b$19511 [3:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$19511 [6] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$19509:
      Old ports: A={ 2'01 $memory\mem$rdmux[0][2][2]$a$19510 [4:3] $memory\mem$rdmux[0][2][2]$a$19510 [3] $memory\mem$rdmux[0][2][2]$a$19510 [1:0] }, B={ $memory\mem$rdmux[0][2][2]$b$19511 [6:5] $memory\mem$rdmux[0][2][2]$b$19511 [5] $memory\mem$rdmux[0][2][2]$b$19511 [3:0] }, Y=$memory\mem$rdmux[0][1][1]$a$19501
      New ports: A={ 1'1 $memory\mem$rdmux[0][2][2]$a$19510 [4:3] $memory\mem$rdmux[0][2][2]$a$19510 [3] $memory\mem$rdmux[0][2][2]$a$19510 [1:0] }, B={ $memory\mem$rdmux[0][2][2]$b$19511 [5] $memory\mem$rdmux[0][2][2]$b$19511 [5] $memory\mem$rdmux[0][2][2]$b$19511 [3:0] }, Y=$memory\mem$rdmux[0][1][1]$a$19501 [5:0]
      New connections: $memory\mem$rdmux[0][1][1]$a$19501 [6] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 5 changes.

4.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.32.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$15127 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6055_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$14253 ($sdff) from module colorlight_i5.

4.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.32.16. Rerunning OPT passes. (Maybe there is more to do..)

4.32.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1714 debug messages>

4.32.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.32.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.32.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module colorlight_i5 (D = $memory\mem$rdmux[0][0][0]$a$19495 [6], Q = \csr_bankarray_dat_r [6], rval = 1'0).

4.32.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.32.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.32.23. Rerunning OPT passes. (Maybe there is more to do..)

4.32.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1715 debug messages>

4.32.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.32.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.32.27. Executing OPT_DFF pass (perform DFF optimizations).

4.32.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.32.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.32.30. Finished fast OPT passes. (There is nothing left to do.)

4.33. Executing TECHMAP pass (map to technology primitives).

4.33.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.33.2. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

4.33.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$f956edc9fe4df758d9fdb10bfc518a364c99e75e\_90_alu for cells of type $alu.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$2ab0ff81670440372478bad90d3da37d43208ad1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$8b1a36ab2238111d2a0f4cb4ef2e14f2a55fc1f9\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_demux for cells of type $demux.
Using extmapper maccmap for cells of type $macc_v2.
  add \tmdsencoder0_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder3_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_q_m_r [8] 1'0 } (3 bits, signed)
  add \tmdsencoder1_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
  add \tmdsencoder2_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  sub { 1'0 $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7915$1791_Y 1'0 } (3 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \tmdsencoder0_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_q_m_r [8] 1'0 } (3 bits, signed)
  add \tmdsencoder2_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_q_m_r [8] 1'0 } (3 bits, signed)
  add \tmdsencoder4_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_q_m_r [8] 1'0 } (3 bits, signed)
  add \tmdsencoder0_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  sub { 1'0 $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7815$1551_Y 1'0 } (3 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \tmdsencoder1_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_q_m_r [8] 1'0 } (3 bits, signed)
  add \tmdsencoder1_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  sub { 1'0 $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7865$1671_Y 1'0 } (3 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \tmdsencoder1_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder2_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
  add \tmdsencoder5_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder0_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $dff.
  add \tmdsencoder4_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  sub { 1'0 $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7865$1671_Y 1'0 } (3 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \tmdsencoder3_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $sdffce.
  add \tmdsencoder3_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder0_self [0] (1 bits, unsigned)
  add \tmdsencoder0_self [7] (1 bits, unsigned)
  add \tmdsencoder0_self [6] (1 bits, unsigned)
  add \tmdsencoder0_self [5] (1 bits, unsigned)
  add \tmdsencoder0_self [4] (1 bits, unsigned)
  add \tmdsencoder0_self [3] (1 bits, unsigned)
  add \tmdsencoder0_self [2] (1 bits, unsigned)
  add \tmdsencoder0_self [1] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder2_self [0] (1 bits, unsigned)
  add \tmdsencoder2_self [7] (1 bits, unsigned)
  add \tmdsencoder2_self [6] (1 bits, unsigned)
  add \tmdsencoder2_self [5] (1 bits, unsigned)
  add \tmdsencoder2_self [4] (1 bits, unsigned)
  add \tmdsencoder2_self [3] (1 bits, unsigned)
  add \tmdsencoder2_self [2] (1 bits, unsigned)
  add \tmdsencoder2_self [1] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \tmdsencoder0_d0 [7] (1 bits, unsigned)
  add \tmdsencoder0_d0 [7] (1 bits, unsigned)
  add \tmdsencoder0_d0 [6] (1 bits, unsigned)
  add \tmdsencoder0_d0 [6] (1 bits, unsigned)
  add \tmdsencoder0_d0 [6] (1 bits, unsigned)
  add \tmdsencoder0_d0 [7] (1 bits, unsigned)
  add \tmdsencoder0_d0 [6] (1 bits, unsigned)
  add \tmdsencoder0_d0 [6] (1 bits, unsigned)
  add \tmdsencoder3_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder0_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder0_n1q_m } (5 bits, signed)
  sub { 1'0 $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7815$1551_Y 1'0 } (3 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \tmdsencoder4_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder4_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder1_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder1_n0q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder1_d0 [7] (1 bits, unsigned)
  add \tmdsencoder1_d0 [4] (1 bits, unsigned)
  add \tmdsencoder2_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19305 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19333 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19329 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19325 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19321 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19317 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19313 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19309 } (4 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19262 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19290 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19286 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19282 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19278 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19274 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19270 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19266 } (4 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19348 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19376 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19372 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19368 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19364 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19360 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19356 } (4 bits, unsigned)
  add { 3'111 $auto$opt_expr.cc:205:group_cell_inputs$19352 } (4 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \tmdsencoder5_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ccu2c_alu for cells of type $alu.
  add \tmdsencoder1_self [0] (1 bits, unsigned)
  add \tmdsencoder1_self [7] (1 bits, unsigned)
  add \tmdsencoder1_self [6] (1 bits, unsigned)
  add \tmdsencoder1_self [5] (1 bits, unsigned)
  add \tmdsencoder1_self [4] (1 bits, unsigned)
  add \tmdsencoder1_self [3] (1 bits, unsigned)
  add \tmdsencoder1_self [2] (1 bits, unsigned)
  add \tmdsencoder1_self [1] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
Using template $paramod$a93995b8b533c9c51271ffe70384f459e79c5d76\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$9818ba2f6ff9904eb6d92a7dcbf1d9940a424ac3\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ccu2c_alu for cells of type $alu.
  add \tmdsencoder5_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  sub { 1'0 $not$/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/gateware/colorlight_i5.v:7915$1791_Y 1'0 } (3 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \tmdsencoder5_cnt (6 bits, signed)
  sub { 1'0 \tmdsencoder2_n1q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_n0q_m } (5 bits, signed)
  add { 1'0 \tmdsencoder2_q_m_r [8] 1'0 } (3 bits, signed)
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
Using template $paramod$63301a5e78ceb1f2c17a4ac1894f292ed5701c1f\_90_demux for cells of type $demux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000110 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ccu2c_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~13056 debug messages>

4.34. Executing OPT pass (performing simple optimizations).

4.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~20403 debug messages>

4.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6792 debug messages>
Removed a total of 2264 cells.

4.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$32523 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$15254 [31], Q = \spiflash_phy_sr_out [31]).
Adding EN signal on $auto$ff.cc:266:slice$20549 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $procmux$9021_Y [1], Q = \videohdmi10to1serializer3_level [1]).
Adding EN signal on $auto$ff.cc:266:slice$25511 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $procmux$9093_Y [1], Q = \videohdmi10to1serializer0_level [1]).
Adding EN signal on $auto$ff.cc:266:slice$26604 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $procmux$8996_Y [1], Q = \videohdmi10to1serializer4_level [1]).
Adding EN signal on $auto$ff.cc:266:slice$30325 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $procmux$8971_Y [1], Q = \videohdmi10to1serializer5_level [1]).
Adding EN signal on $auto$ff.cc:266:slice$33431 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $procmux$9046_Y [1], Q = \videohdmi10to1serializer2_level [1]).
Adding EN signal on $auto$ff.cc:266:slice$34614 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $procmux$9071_Y [1], Q = \videohdmi10to1serializer1_level [1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$33207 ($_SDFF_PP0_) from module colorlight_i5.

4.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2300 unused cells and 15878 unused wires.
<suppressed ~2310 debug messages>

4.34.5. Rerunning OPT passes. (Removed registers in this run.)

4.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~34 debug messages>

4.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$32301 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [9], Q = \sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32300 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [8], Q = \sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32299 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [7], Q = \sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32298 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [6], Q = \sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32297 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [5], Q = \sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32296 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [4], Q = \sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32295 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [3], Q = \sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32294 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [2], Q = \sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32293 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [1], Q = \sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32292 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$9944.B_AND_S [0], Q = \sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32033 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [29], Q = \mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32032 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [28], Q = \mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32031 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [27], Q = \mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32030 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [26], Q = \mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32029 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [25], Q = \mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32028 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [24], Q = \mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32027 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [23], Q = \mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32026 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [22], Q = \mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32025 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [21], Q = \mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32024 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [20], Q = \mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32023 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [19], Q = \mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32022 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [18], Q = \mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32021 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [17], Q = \mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32020 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [16], Q = \mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32019 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [15], Q = \mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32018 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [14], Q = \mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32017 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [13], Q = \mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32016 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [12], Q = \mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32015 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [11], Q = \mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32014 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [10], Q = \mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32013 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [9], Q = \mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32012 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [8], Q = \mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32011 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [7], Q = \mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32010 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [6], Q = \mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32009 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [5], Q = \mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32008 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [4], Q = \mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32007 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [3], Q = \mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32006 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [2], Q = \mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32005 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [1], Q = \mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$32004 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$12479.Y_B [0], Q = \mmap_burst_adr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31899 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31898 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31897 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31896 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31895 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31894 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31893 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31892 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31891 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31890 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31889 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31888 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7711.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31887 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.B_AND_S [55], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31886 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.B_AND_S [54], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31885 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.B_AND_S [53], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31884 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.B_AND_S [52], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31883 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.B_AND_S [51], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31882 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.B_AND_S [50], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31881 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31880 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7737.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31879 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [31], Q = \csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31878 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [30], Q = \csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31877 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [29], Q = \csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31876 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [28], Q = \csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31875 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [27], Q = \csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31874 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [26], Q = \csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31873 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [25], Q = \csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31872 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [24], Q = \csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31871 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [23], Q = \csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31870 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [22], Q = \csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31869 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [21], Q = \csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31868 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [20], Q = \csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31867 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [19], Q = \csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31866 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [18], Q = \csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31865 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [17], Q = \csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31864 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [16], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31863 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31862 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31861 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31860 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31859 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31858 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31857 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31856 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31855 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31854 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31853 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31852 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31851 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31850 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31849 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31848 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7764.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31847 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [63], Q = \csr_bankarray_interface2_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31846 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [62], Q = \csr_bankarray_interface2_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31845 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [61], Q = \csr_bankarray_interface2_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31844 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [60], Q = \csr_bankarray_interface2_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31843 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [59], Q = \csr_bankarray_interface2_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31842 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [58], Q = \csr_bankarray_interface2_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31841 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [57], Q = \csr_bankarray_interface2_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31840 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.B_AND_S [56], Q = \csr_bankarray_interface2_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31839 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [23], Q = \csr_bankarray_interface2_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31838 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [22], Q = \csr_bankarray_interface2_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31837 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [21], Q = \csr_bankarray_interface2_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31836 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [20], Q = \csr_bankarray_interface2_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31835 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [19], Q = \csr_bankarray_interface2_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31834 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [18], Q = \csr_bankarray_interface2_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31833 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [17], Q = \csr_bankarray_interface2_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31832 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [16], Q = \csr_bankarray_interface2_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31831 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [15], Q = \csr_bankarray_interface2_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31830 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [14], Q = \csr_bankarray_interface2_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31829 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [13], Q = \csr_bankarray_interface2_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31828 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [12], Q = \csr_bankarray_interface2_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31827 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [11], Q = \csr_bankarray_interface2_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31826 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [10], Q = \csr_bankarray_interface2_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31825 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [9], Q = \csr_bankarray_interface2_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31824 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [8], Q = \csr_bankarray_interface2_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31823 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [7], Q = \csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31822 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [6], Q = \csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31821 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [5], Q = \csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31820 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [4], Q = \csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31819 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [3], Q = \csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31818 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [2], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31817 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [1], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31816 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7785.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31815 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [31], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31814 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [30], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31813 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [29], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31812 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [28], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31811 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [27], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31810 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [26], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31809 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [25], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31808 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [24], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31807 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [23], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31806 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [22], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31805 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [21], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31804 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [20], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31803 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [19], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31802 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [18], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31801 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [17], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31800 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [16], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31799 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31798 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31797 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31796 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31795 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31794 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31793 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31792 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31791 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31790 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31789 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31788 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31787 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31786 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31785 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31784 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7806.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31783 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31782 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31781 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31780 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31779 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31778 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31777 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31776 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31775 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31774 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31773 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31772 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31771 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31770 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31769 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31768 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31767 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31766 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31765 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31764 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31763 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31762 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31761 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31760 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31759 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31758 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31757 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31756 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31755 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31754 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31753 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31752 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7824.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).

4.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 188 unused cells and 179 unused wires.
<suppressed ~190 debug messages>

4.34.10. Rerunning OPT passes. (Removed registers in this run.)

4.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~906 debug messages>
Removed a total of 302 cells.

4.34.13. Executing OPT_DFF pass (perform DFF optimizations).

4.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 302 unused wires.
<suppressed ~1 debug messages>

4.34.15. Finished fast OPT passes.

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~651 debug messages>
Removed a total of 217 cells.

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~4133 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~186 debug messages>

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 20899 unused wires.
<suppressed ~1 debug messages>

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.45. Executing ABC9 pass.

4.45.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.45.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.45.3. Executing PROC pass (convert processes to netlists).

4.45.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.45.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77766 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

4.45.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.45.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:278$77767'.
  Set init value: \Q = 1'1

4.45.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77766'.

4.45.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.45.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:278$77767'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77766'.
     1/1: $0\Q[0:0]

4.45.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.45.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77766'.
  created $adff cell `$procdff$77772' with positive edge clock and positive level reset.

4.45.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.45.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:278$77767'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77766'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77766'.
Cleaned up 1 empty switch.

4.45.4. Executing PROC pass (convert processes to netlists).

4.45.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.45.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77780 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

4.45.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.45.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:278$77781'.
  Set init value: \Q = 1'1

4.45.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77780'.

4.45.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.45.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:278$77781'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77780'.
     1/1: $0\Q[0:0]

4.45.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.45.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77780'.
  created $adff cell `$procdff$77786' with positive edge clock and positive level reset.

4.45.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.45.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:278$77781'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77780'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:282$77780'.
Cleaned up 1 empty switch.

4.45.5. Executing PROC pass (convert processes to netlists).

4.45.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:151$77804'.
Cleaned up 1 empty switch.

4.45.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

4.45.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

4.45.5.4. Executing PROC_INIT pass (extract init attributes).

4.45.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.45.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.45.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805'.
     1/3: $1$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:161$77803_EN[3:0]$77811
     2/3: $1$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:161$77803_DATA[3:0]$77810
     3/3: $1$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:161$77803_ADDR[3:0]$77809
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:151$77804'.

4.45.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77802_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77797_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77791_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77787_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77788_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77792_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77793_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77794_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77790_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77798_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77799_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77789_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77795_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77800_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77796_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:145$77801_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:151$77804'.

4.45.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:161$77803_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805'.
  created $dff cell `$procdff$77855' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:161$77803_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805'.
  created $dff cell `$procdff$77856' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:161$77803_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805'.
  created $dff cell `$procdff$77857' with positive edge clock.

4.45.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.45.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:143$77829'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:159$77805'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:151$77804'.
Cleaned up 1 empty switch.

4.45.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:227:simplemap_lognot$38906 $auto$simplemap.cc:256:simplemap_logbin$38907 $auto$ff.cc:266:slice$41444 $auto$simplemap.cc:157:simplemap_reduce$25184 $auto$simplemap.cc:256:simplemap_logbin$38555 $auto$simplemap.cc:157:simplemap_reduce$38559 $auto$simplemap.cc:298:simplemap_mux$36062 $auto$simplemap.cc:298:simplemap_mux$36061 $auto$simplemap.cc:256:simplemap_logbin$38898 $auto$simplemap.cc:256:simplemap_logbin$38900 $auto$simplemap.cc:298:simplemap_mux$36720 $auto$simplemap.cc:298:simplemap_mux$36719 $auto$ff.cc:266:slice$41369 $auto$simplemap.cc:157:simplemap_reduce$33660 $auto$simplemap.cc:256:simplemap_logbin$38905 $auto$simplemap.cc:298:simplemap_mux$36045 $auto$simplemap.cc:157:simplemap_reduce$42636 $auto$simplemap.cc:298:simplemap_mux$36201 $auto$ff.cc:266:slice$41236 $auto$simplemap.cc:157:simplemap_reduce$26466 $auto$simplemap.cc:298:simplemap_mux$36192 $auto$simplemap.cc:157:simplemap_reduce$40024 $auto$simplemap.cc:157:simplemap_reduce$40022 $auto$simplemap.cc:298:simplemap_mux$36065
Found an SCC: $auto$simplemap.cc:46:simplemap_not$52615 $auto$ff.cc:266:slice$41517 $auto$opt_expr.cc:617:replace_const_cells$70708 $auto$ff.cc:266:slice$41522 $auto$simplemap.cc:157:simplemap_reduce$38671 $auto$ff.cc:266:slice$41521 $auto$ff.cc:266:slice$41520 $auto$simplemap.cc:157:simplemap_reduce$38670 $auto$ff.cc:266:slice$41519 $auto$simplemap.cc:256:simplemap_logbin$38657 $auto$simplemap.cc:227:simplemap_lognot$38677 $auto$simplemap.cc:157:simplemap_reduce$38675 $auto$simplemap.cc:157:simplemap_reduce$38673 $auto$simplemap.cc:157:simplemap_reduce$38669 $auto$ff.cc:266:slice$41518 $auto$simplemap.cc:157:simplemap_reduce$33658
Found an SCC: $auto$simplemap.cc:298:simplemap_mux$36810 $auto$opt_expr.cc:617:replace_const_cells$71014 $auto$ff.cc:266:slice$36193 $auto$dfflegalize.cc:941:flip_pol$73186 $auto$simplemap.cc:256:simplemap_logbin$38442
Found an SCC: $auto$ff.cc:266:slice$32169 $auto$simplemap.cc:157:simplemap_reduce$22400 $auto$simplemap.cc:106:simplemap_bitop$21594 $auto$simplemap.cc:157:simplemap_reduce$48512 $auto$simplemap.cc:106:simplemap_bitop$48509 $auto$simplemap.cc:298:simplemap_mux$30511 $auto$ff.cc:266:slice$32124 $auto$simplemap.cc:46:simplemap_not$22017 $auto$simplemap.cc:106:simplemap_bitop$46709 $auto$simplemap.cc:298:simplemap_mux$46726 $auto$simplemap.cc:298:simplemap_mux$48507 $auto$simplemap.cc:157:simplemap_reduce$48514 $auto$simplemap.cc:106:simplemap_bitop$22021 $auto$simplemap.cc:106:simplemap_bitop$22020 $auto$simplemap.cc:46:simplemap_not$22019 $auto$simplemap.cc:106:simplemap_bitop$22018 $auto$simplemap.cc:106:simplemap_bitop$22016 $auto$simplemap.cc:106:simplemap_bitop$46626 $auto$simplemap.cc:298:simplemap_mux$46646 $auto$simplemap.cc:298:simplemap_mux$48519 $auto$simplemap.cc:157:simplemap_reduce$48526 $auto$simplemap.cc:106:simplemap_bitop$48510 $auto$simplemap.cc:106:simplemap_bitop$21655 $auto$ff.cc:266:slice$32121 $auto$simplemap.cc:157:simplemap_reduce$24153 $auto$simplemap.cc:106:simplemap_bitop$21602 $auto$simplemap.cc:106:simplemap_bitop$21593 $auto$simplemap.cc:106:simplemap_bitop$22115 $auto$ff.cc:266:slice$32220 $auto$simplemap.cc:157:simplemap_reduce$21102 $auto$simplemap.cc:106:simplemap_bitop$21693 $auto$simplemap.cc:157:simplemap_reduce$48553 $auto$simplemap.cc:106:simplemap_bitop$48550 $auto$simplemap.cc:298:simplemap_mux$30404 $auto$ff.cc:266:slice$32175 $auto$simplemap.cc:46:simplemap_not$22041 $auto$simplemap.cc:106:simplemap_bitop$46708 $auto$simplemap.cc:298:simplemap_mux$46740 $auto$simplemap.cc:298:simplemap_mux$48548 $auto$simplemap.cc:157:simplemap_reduce$48555 $auto$simplemap.cc:106:simplemap_bitop$22061 $auto$simplemap.cc:106:simplemap_bitop$22045 $auto$simplemap.cc:106:simplemap_bitop$22044 $auto$simplemap.cc:46:simplemap_not$22043 $auto$simplemap.cc:106:simplemap_bitop$22042 $auto$simplemap.cc:106:simplemap_bitop$22040 $auto$simplemap.cc:106:simplemap_bitop$46625 $auto$simplemap.cc:298:simplemap_mux$46660 $auto$simplemap.cc:106:simplemap_bitop$46524 $auto$simplemap.cc:106:simplemap_bitop$22062 $auto$simplemap.cc:298:simplemap_mux$48560 $auto$simplemap.cc:157:simplemap_reduce$48568 $auto$simplemap.cc:106:simplemap_bitop$48551 $auto$simplemap.cc:106:simplemap_bitop$21771 $auto$ff.cc:266:slice$32172 $auto$simplemap.cc:157:simplemap_reduce$21657 $auto$simplemap.cc:106:simplemap_bitop$21694 $auto$simplemap.cc:106:simplemap_bitop$21692 $auto$simplemap.cc:106:simplemap_bitop$22126 $auto$ff.cc:266:slice$32271 $auto$simplemap.cc:157:simplemap_reduce$25213 $auto$simplemap.cc:106:simplemap_bitop$21807 $auto$simplemap.cc:46:simplemap_not$22065 $auto$simplemap.cc:157:simplemap_reduce$46713 $auto$simplemap.cc:157:simplemap_reduce$46711 $auto$simplemap.cc:106:simplemap_bitop$46707 $auto$simplemap.cc:298:simplemap_mux$46751 $auto$simplemap.cc:106:simplemap_bitop$48593 $auto$simplemap.cc:106:simplemap_bitop$21860 $auto$ff.cc:266:slice$32223 $auto$simplemap.cc:298:simplemap_mux$48590 $auto$simplemap.cc:157:simplemap_reduce$48597 $auto$simplemap.cc:157:simplemap_reduce$48595 $auto$simplemap.cc:106:simplemap_bitop$22085 $auto$simplemap.cc:106:simplemap_bitop$22069 $auto$simplemap.cc:106:simplemap_bitop$22068 $auto$simplemap.cc:46:simplemap_not$22067 $auto$simplemap.cc:106:simplemap_bitop$22066 $auto$simplemap.cc:106:simplemap_bitop$22064 $auto$simplemap.cc:157:simplemap_reduce$46630 $auto$simplemap.cc:157:simplemap_reduce$46628 $auto$simplemap.cc:106:simplemap_bitop$46624 $auto$simplemap.cc:298:simplemap_mux$46667 $auto$simplemap.cc:157:simplemap_reduce$46531 $auto$simplemap.cc:106:simplemap_bitop$46519 $auto$simplemap.cc:106:simplemap_bitop$22086 $auto$simplemap.cc:298:simplemap_mux$48602 $auto$simplemap.cc:157:simplemap_reduce$48609 $auto$simplemap.cc:106:simplemap_bitop$48592 $auto$simplemap.cc:298:simplemap_mux$30287 $auto$ff.cc:266:slice$32226 $auto$simplemap.cc:157:simplemap_reduce$25272 $auto$simplemap.cc:106:simplemap_bitop$21808 $auto$simplemap.cc:106:simplemap_bitop$21806 $auto$simplemap.cc:106:simplemap_bitop$22137 $auto$ff.cc:266:slice$32280 $auto$simplemap.cc:157:simplemap_reduce$25014 $auto$simplemap.cc:106:simplemap_bitop$21908 $auto$simplemap.cc:157:simplemap_reduce$48636 $auto$simplemap.cc:106:simplemap_bitop$48633 $auto$simplemap.cc:298:simplemap_mux$30170 $auto$ff.cc:266:slice$32277 $auto$simplemap.cc:46:simplemap_not$22089 $auto$simplemap.cc:46:simplemap_not$21973 $auto$simplemap.cc:298:simplemap_mux$30099 $auto$simplemap.cc:298:simplemap_mux$46706 $auto$simplemap.cc:298:simplemap_mux$46761 $auto$simplemap.cc:298:simplemap_mux$48631 $auto$simplemap.cc:157:simplemap_reduce$48638 $auto$simplemap.cc:106:simplemap_bitop$22109 $auto$simplemap.cc:106:simplemap_bitop$22093 $auto$simplemap.cc:106:simplemap_bitop$22092 $auto$simplemap.cc:46:simplemap_not$22091 $auto$simplemap.cc:106:simplemap_bitop$22090 $auto$simplemap.cc:106:simplemap_bitop$22088 $auto$simplemap.cc:298:simplemap_mux$30100 $auto$simplemap.cc:298:simplemap_mux$46623 $auto$simplemap.cc:298:simplemap_mux$46684 $auto$simplemap.cc:106:simplemap_bitop$22110 $auto$simplemap.cc:298:simplemap_mux$48643 $auto$simplemap.cc:157:simplemap_reduce$48650 $auto$simplemap.cc:106:simplemap_bitop$48634 $auto$simplemap.cc:106:simplemap_bitop$21961 $auto$ff.cc:266:slice$32274 $auto$simplemap.cc:157:simplemap_reduce$25107 $auto$simplemap.cc:106:simplemap_bitop$21910 $auto$simplemap.cc:106:simplemap_bitop$21907 $auto$simplemap.cc:106:simplemap_bitop$22150 $auto$simplemap.cc:106:simplemap_bitop$21970 $auto$simplemap.cc:298:simplemap_mux$30096 $auto$simplemap.cc:106:simplemap_bitop$22166 $auto$simplemap.cc:106:simplemap_bitop$22165 $auto$simplemap.cc:46:simplemap_not$22164 $auto$simplemap.cc:106:simplemap_bitop$21974 $auto$simplemap.cc:106:simplemap_bitop$21972 $auto$simplemap.cc:46:simplemap_not$21971 $auto$simplemap.cc:298:simplemap_mux$30101 $auto$simplemap.cc:298:simplemap_mux$46518 $auto$simplemap.cc:157:simplemap_reduce$46533 $auto$simplemap.cc:106:simplemap_bitop$46529 $auto$simplemap.cc:106:simplemap_bitop$22038 $auto$simplemap.cc:106:simplemap_bitop$22037
Found an SCC: $auto$simplemap.cc:106:simplemap_bitop$22913 $auto$ff.cc:266:slice$27804 $auto$simplemap.cc:106:simplemap_bitop$22911 $auto$ff.cc:266:slice$27802 $auto$simplemap.cc:106:simplemap_bitop$22917 $auto$ff.cc:266:slice$27808 $auto$simplemap.cc:106:simplemap_bitop$22922 $auto$ff.cc:266:slice$27813 $auto$simplemap.cc:106:simplemap_bitop$22915 $auto$ff.cc:266:slice$27806 $auto$simplemap.cc:157:simplemap_reduce$22927 $auto$simplemap.cc:106:simplemap_bitop$22914 $auto$ff.cc:266:slice$27805 $auto$simplemap.cc:157:simplemap_reduce$22933 $auto$simplemap.cc:157:simplemap_reduce$22926 $auto$simplemap.cc:106:simplemap_bitop$22912 $auto$ff.cc:266:slice$27803 $auto$simplemap.cc:157:simplemap_reduce$22928 $auto$simplemap.cc:106:simplemap_bitop$22916 $auto$ff.cc:266:slice$27807 $auto$simplemap.cc:157:simplemap_reduce$22937 $auto$simplemap.cc:157:simplemap_reduce$22934 $auto$simplemap.cc:157:simplemap_reduce$22929 $auto$simplemap.cc:106:simplemap_bitop$22918 $auto$ff.cc:266:slice$27809 $auto$simplemap.cc:106:simplemap_bitop$22919 $auto$ff.cc:266:slice$27810 $auto$simplemap.cc:157:simplemap_reduce$22930 $auto$simplemap.cc:106:simplemap_bitop$22920 $auto$ff.cc:266:slice$27811 $auto$simplemap.cc:157:simplemap_reduce$20431 $auto$simplemap.cc:227:simplemap_lognot$22941 $auto$simplemap.cc:157:simplemap_reduce$22939 $auto$simplemap.cc:157:simplemap_reduce$22935 $auto$simplemap.cc:157:simplemap_reduce$22931 $auto$simplemap.cc:106:simplemap_bitop$22921 $auto$ff.cc:266:slice$27812 $auto$simplemap.cc:157:simplemap_reduce$20433
Found an SCC: $auto$ff.cc:266:slice$32378 $auto$ff.cc:266:slice$32397 $auto$simplemap.cc:198:logic_reduce$21072 $auto$ff.cc:266:slice$32396 $auto$ff.cc:266:slice$32395 $auto$simplemap.cc:198:logic_reduce$21078 $auto$simplemap.cc:198:logic_reduce$21071 $auto$ff.cc:266:slice$32394 $auto$ff.cc:266:slice$32393 $auto$simplemap.cc:198:logic_reduce$21070 $auto$ff.cc:266:slice$32392 $auto$ff.cc:266:slice$32391 $auto$simplemap.cc:198:logic_reduce$21077 $auto$simplemap.cc:198:logic_reduce$21069 $auto$ff.cc:266:slice$32390 $auto$ff.cc:266:slice$32388 $auto$ff.cc:266:slice$32387 $auto$ff.cc:266:slice$32385 $auto$simplemap.cc:198:logic_reduce$21066 $auto$ff.cc:266:slice$32384 $auto$ff.cc:266:slice$32383 $auto$simplemap.cc:198:logic_reduce$21075 $auto$simplemap.cc:198:logic_reduce$21065 $auto$ff.cc:266:slice$32382 $auto$ff.cc:266:slice$32381 $auto$simplemap.cc:198:logic_reduce$21064 $auto$ff.cc:266:slice$32380 $auto$simplemap.cc:198:logic_reduce$21080 $auto$simplemap.cc:198:logic_reduce$21074 $auto$simplemap.cc:198:logic_reduce$21063 $auto$ff.cc:266:slice$32379 $auto$simplemap.cc:198:logic_reduce$21067 $auto$ff.cc:266:slice$32386 $auto$simplemap.cc:198:logic_reduce$21085 $auto$simplemap.cc:198:logic_reduce$21083 $auto$simplemap.cc:198:logic_reduce$21081 $auto$simplemap.cc:198:logic_reduce$21076 $auto$simplemap.cc:198:logic_reduce$21068 $auto$ff.cc:266:slice$32389 $auto$simplemap.cc:157:simplemap_reduce$24275 $auto$simplemap.cc:46:simplemap_not$24263 $auto$simplemap.cc:106:simplemap_bitop$20769 $auto$simplemap.cc:46:simplemap_not$20768 $auto$simplemap.cc:298:simplemap_mux$31306
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$34632 $auto$ff.cc:266:slice$34965 $auto$simplemap.cc:157:simplemap_reduce$33630 $auto$simplemap.cc:256:simplemap_logbin$34631
Found an SCC: $auto$ff.cc:266:slice$32450 $auto$ff.cc:266:slice$32457 $auto$ff.cc:266:slice$32456 $auto$ff.cc:266:slice$32455 $auto$ff.cc:266:slice$32454 $auto$ff.cc:266:slice$32453 $auto$ff.cc:266:slice$32452 $auto$alumacc.cc:512:replace_alu$15323.slice[6].ccu2c_i $auto$alumacc.cc:512:replace_alu$15323.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$15323.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$15323.slice[0].ccu2c_i $auto$ff.cc:266:slice$32451 $auto$simplemap.cc:157:simplemap_reduce$34868
Found an SCC: $auto$ff.cc:266:slice$32374 $auto$simplemap.cc:198:logic_reduce$21547 $auto$ff.cc:266:slice$32373 $auto$ff.cc:266:slice$32372 $auto$simplemap.cc:198:logic_reduce$21546 $auto$ff.cc:266:slice$32371 $auto$ff.cc:266:slice$32370 $auto$simplemap.cc:198:logic_reduce$21550 $auto$simplemap.cc:198:logic_reduce$21545 $auto$ff.cc:266:slice$32369 $auto$ff.cc:266:slice$32368 $auto$ff.cc:266:slice$32366 $auto$simplemap.cc:198:logic_reduce$21544 $auto$ff.cc:266:slice$32367 $auto$simplemap.cc:227:simplemap_lognot$21555 $auto$simplemap.cc:198:logic_reduce$21554 $auto$simplemap.cc:198:logic_reduce$21552 $auto$simplemap.cc:198:logic_reduce$21549 $auto$simplemap.cc:198:logic_reduce$21543 $auto$ff.cc:266:slice$32365 $auto$simplemap.cc:157:simplemap_reduce$24290
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$70464 $auto$ff.cc:266:slice$32347 $auto$ff.cc:266:slice$32346 $auto$simplemap.cc:227:simplemap_lognot$26235 $auto$simplemap.cc:157:simplemap_reduce$26233 $auto$simplemap.cc:157:simplemap_reduce$26231 $auto$opt_expr.cc:617:replace_const_cells$70472 $auto$ff.cc:266:slice$32345 $auto$simplemap.cc:157:simplemap_reduce$24308
Found an SCC: $auto$ff.cc:266:slice$31453 $auto$ff.cc:266:slice$31455 FD1S3BX_1 $auto$simplemap.cc:46:simplemap_not$26419 $auto$simplemap.cc:106:simplemap_bitop$20573 $auto$simplemap.cc:46:simplemap_not$20572 $auto$simplemap.cc:106:simplemap_bitop$20571 $auto$simplemap.cc:298:simplemap_mux$27928
Found 11 SCCs in module colorlight_i5.
Found 11 SCCs.

4.45.7. Executing ABC9_OPS pass (helper functions for ABC9).

4.45.8. Executing TECHMAP pass (map to technology primitives).

4.45.8.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.45.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~172 debug messages>

4.45.9. Executing OPT pass (performing simple optimizations).

4.45.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

4.45.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.45.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

4.45.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.45.9.6. Executing OPT_DFF pass (perform DFF optimizations).

4.45.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

4.45.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

4.45.9.9. Finished fast OPT passes. (There is nothing left to do.)

4.45.10. Executing TECHMAP pass (map to technology primitives).

4.45.10.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

4.45.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~427 debug messages>

4.45.11. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.45.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.45.13. Executing ABC9_OPS pass (helper functions for ABC9).

4.45.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.45.15. Executing TECHMAP pass (map to technology primitives).

4.45.15.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.45.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~211 debug messages>

4.45.16. Executing OPT pass (performing simple optimizations).

4.45.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

4.45.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.45.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.45.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.45.16.6. Executing OPT_DFF pass (perform DFF optimizations).

4.45.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.45.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.45.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.45.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.45.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.45.16.13. Executing OPT_DFF pass (perform DFF optimizations).

4.45.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.45.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.45.16.16. Finished fast OPT passes. (There is nothing left to do.)

4.45.17. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

4.45.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 11100 cells with 66772 new cells, skipped 9363 cells.
  replaced 4 cell types:
    6409 $_MUX_
       5 $_ORNOT_
    3636 $_OR_
    1050 $_XOR_
  not replaced 18 cell types:
    2793 $_AND_
    1325 $_NOT_
       1 $__ABC9_SCC_BREAKER
       3 $scopeinfo
    3875 TRELLIS_FF
      32 TRELLIS_IO
      38 DP16KD
       4 MULT18X18D
       1 USRMCLK
       8 ODDRX1F
       2 EHXPLLL
       5 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
     302 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
     436 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       6 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
     302 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4

4.45.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.45.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.45.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 28811 AND gates and 82316 wires from module `colorlight_i5' to a netlist network with 5903 inputs and 4585 outputs.

4.45.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.45.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   5903/   4585  and =   24333  lev =   35 (2.49)  mem = 0.58 MB  box = 858  bb = 422
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   5903/   4585  and =   33327  lev =   29 (2.03)  mem = 0.68 MB  ch = 4126  box = 851  bb = 422
ABC: cst =       0  cls =   3789  lit =    4126  unused =   33930  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   33327.  Ch =  3789.  Total mem =    8.28 MB. Peak cut mem =    0.55 MB.
ABC: P:  Del = 4133.00.  Ar =   25924.0.  Edge =    31858.  Cut =   376570.  T =     0.05 sec
ABC: P:  Del = 4133.00.  Ar =   24881.0.  Edge =    30995.  Cut =   371767.  T =     0.05 sec
ABC: P:  Del = 4133.00.  Ar =   10863.0.  Edge =    26966.  Cut =   717914.  T =     0.09 sec
ABC: F:  Del = 4133.00.  Ar =    8945.0.  Edge =    24959.  Cut =   616432.  T =     0.09 sec
ABC: A:  Del = 4132.00.  Ar =    8299.0.  Edge =    22624.  Cut =   591818.  T =     0.12 sec
ABC: A:  Del = 4132.00.  Ar =    8263.0.  Edge =    22561.  Cut =   602510.  T =     0.12 sec
ABC: Total time =     0.53 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   5903/   4585  and =   23209  lev =   23 (2.06)  mem = 0.56 MB  box = 820  bb = 422
ABC: Mapping (K=7)  :  lut =   6068  edge =   22112  lev =    9 (1.03)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   23  mem = 0.29 MB
ABC: LUT = 6068 : 2=976 16.1 %  3=1648 27.2 %  4=2334 38.5 %  5=920 15.2 %  6=50 0.8 %  7=140 2.3 %  Ave = 3.64
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.69 seconds, total: 2.69 seconds

4.45.18.6. Executing AIGER frontend.
<suppressed ~21026 debug messages>
Removed 36462 unused cells and 57480 unused wires.

4.45.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     6175
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        5
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:      302
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      398
ABC RESULTS:           input signals:      923
ABC RESULTS:          output signals:     1146
Removing temp directory.

4.45.19. Executing TECHMAP pass (map to technology primitives).

4.45.19.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.45.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001100 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~1267 debug messages>
Removed 1074 unused cells and 93929 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /home/joao/AppsUser/Litex/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod$ed952304488623eda31974b80d66ff52953a666c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$cecb463727e632c8b2a6136518b620fd817b7610\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$e253ac66462c8a22f75a6323ed00b0d275ebc3e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$6b43d33d94062f2473722c6a2baa13f429356dbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$c62f30f5b36494e696c8b051d622af4a49f96559\$lut for cells of type $lut.
Using template $paramod$8b16f299a851b69ee5e760e5b818281d3215ccdb\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$024f437069ede126a08cbaf2540201977a378569\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$d4ca356ec1102cbee3cf5a28ea20890817534a74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$a9da803f48cfef69b6770955867e8cc57009bfe4\$lut for cells of type $lut.
Using template $paramod$023d81f8bbdb3ccd8d2c8b51d310b3cdfd528ad9\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$732e1780b927811a5c042d297e1a8e86e2cb3916\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$c72ba9387193b38ce21287fbcf9c1b02dc4f6cdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$57cf7514b16205727dbc9dbdfe076755f54a85e2\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$d5d84843f585713e5c1bf1f8ec42e9fa549f693b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$bd4843cf7e168204213aa21abf10f38d07a47eb2\$lut for cells of type $lut.
Using template $paramod$a1b77734c226d8e5537d98bed0faac609f752b21\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$da0a84a4021056261919ca18ebb0b55c4f391998\$lut for cells of type $lut.
Using template $paramod$7ec889ba57d2663308885a4e6d8c3dee55c99695\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$632814bd02cfdd17735af319d1a609eb9bea0e8f\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$39d41e2ce393612a4f98b6db69fcd7eb8dc11e73\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod$e242ddb9679dc43e1b4d015b71f59faa68f7aaa2\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$995eb3a5970c548fd946d9159013d9c7af313fe9\$lut for cells of type $lut.
Using template $paramod$771da33b240390e1ff516082acf0da384526f75e\$lut for cells of type $lut.
Using template $paramod$5b4061d5ffadcb791c1e030ff6ae7d405ad13188\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$8d41622da0aa87c171e3ad24745637a8e540bedc\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$94eb430115c8cdb12a3b9bd9a645f11f8cbd5741\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$debd9b669717840687fe3e52f7822c4b59921848\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$f19bb98065b4fd82c0d3adf2bdd66b5e0c3971a1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$d980e96aaa8fd1a44dd0a77b7b61a6fcf6e1f9d5\$lut for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod$88802d70ef9d27fdc187564d2fb78a62d7da5d58\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101101 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$89e657d3deb4e004585d03c823ba6873736f7939\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$018ced85a9218308f67e1f8f3840fe7a9ad4bdbe\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$02f8afd8ab3ea00559be39e5a9e481f7578b1902\$lut for cells of type $lut.
Using template $paramod$68fe50ee5a60a0bed36b1b1843c805d7bc807f41\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$c8c2f45d9083177b70913b41d4370d01f048f309\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$5d91ae8bf13f169f64fe2e993cae12295d19d8d3\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$422fc15c9131ae1592657a0545634b58efdf7bd8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$70030fad4752898f91dbdc976f7643d169393c6b\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$f252130264eb0852b3343f35c38cc6c9ca1456de\$lut for cells of type $lut.
Using template $paramod$3d1de48fe50690537b104e1abec50a4e65a2d611\$lut for cells of type $lut.
Using template $paramod$3977c724a41263594792e11f1b6eae2f6b247db9\$lut for cells of type $lut.
Using template $paramod$ab2a0e40f059a1b02be99afabe16fa27dd5f64c0\$lut for cells of type $lut.
Using template $paramod$648d5b3c4c08a2b5e6752f60f9134dd7da5b02b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$556f1f8248d46fa51b5b76abd5030284b37d6d0e\$lut for cells of type $lut.
Using template $paramod$e6f6c0e4217c8e5f63922112eeac136d98b65d10\$lut for cells of type $lut.
Using template $paramod$ff315d5084ed3c80e34901fe05add0db5feb0b93\$lut for cells of type $lut.
Using template $paramod$e84e647b2b684009ad15dc65f8f7f091863e025f\$lut for cells of type $lut.
Using template $paramod$1b850a1ca9fc736af65c1129e0533ae8957a11f9\$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod$25696d6b21c8ac3da9913114964545779e21cfa5\$lut for cells of type $lut.
Using template $paramod$afb8959a93937986ded51b1cddcab9e31c6ea2ed\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$547ac4d3aa2d0cc2dd61462e70e48b5e3e336609\$lut for cells of type $lut.
Using template $paramod$f040899cffb0dc36d3a6fb9ef3c9f3913c8f3490\$lut for cells of type $lut.
Using template $paramod$17cdce4ced7b7d2009deb8784d97634e46e76612\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$bac8e7b3c389c903dd32caad86de62458c06c13b\$lut for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$f2f54485c9f974b9947f821bcd3a0be8f5389ebb\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$b59cecb46f3d2f60b4c4f40c19ab7d7928815c12\$lut for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod$8c6802e65e14ab445c74f27c533018cb0a641194\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$aad870f7c4ba1dc3abe5883b37046fc54735bb1e\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$a511f425a16be7369933baa8c17a62ec61a7d7bf\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$ec89dd7baeeda9ec4e9ead1e7b030ed28f62ae6c\$lut for cells of type $lut.
Using template $paramod$4804ba902596a9a62ec5704b6cbf7afdc5ab29d6\$lut for cells of type $lut.
Using template $paramod$ab3c780aa5c7646f8b9e985bd9a322edae7d45cf\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$b9f1cc075fd5e1dc13f6aa9fc152bf79a0f71ef7\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$243fb93e736df5581df7bafa378886f2bdf5bea9\$lut for cells of type $lut.
Using template $paramod$6a4f3a1e438441053bc1c4ec097d45a8f33604e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$38d8b27c161e02dc3f9b77b3b2801c31ff148e99\$lut for cells of type $lut.
Using template $paramod$4c1dafd61a49bac7b9ed3ad088eb60b4aceb6b22\$lut for cells of type $lut.
Using template $paramod$4da2968a38813be585b46e20e9ee8670b201e6eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$819950977cea75abcdb6647b62839bb5d18f05bc\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$733f55a5531d9375efc406ec64b57604c3ff67d5\$lut for cells of type $lut.
Using template $paramod$e3d67429e558925413d0f01ae682d3d066328f7f\$lut for cells of type $lut.
Using template $paramod$5e96c51e862795fcf5123ad90ed33b3bddf109cb\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$181d49f34bcb31fbb5a26e11f31af35e57e71eb0\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod$3cbeb0c9c05219076d15c80ba61981b72b36edc5\$lut for cells of type $lut.
Using template $paramod$2bbec90035bea8ace991b30dd6d61930d1c61b49\$lut for cells of type $lut.
Using template $paramod$3a85cae28c5fd35e528eb8d8926ebcec25d340cb\$lut for cells of type $lut.
Using template $paramod$3fa2c0c7c5b627eb96459909f2ad868d65e6ac08\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$807c8aa05742e6352f8e84af91445d246d80a9dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$23f7b95b590730fea043dd1646d0fc326df5e23f\$lut for cells of type $lut.
Using template $paramod$5a05aceb4b3a5e65f91bcffb0fccca72a8307af8\$lut for cells of type $lut.
Using template $paramod$1cc6937cd54bcd9fadfbfcbe4e85b56e5ee1f1e6\$lut for cells of type $lut.
Using template $paramod$c9b834dc9c2f376b2a44311c706cb34f7f0a4014\$lut for cells of type $lut.
Using template $paramod$0ed9ea592dc2102b3d3d44d44c36090bf9578302\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$b3f1dcc052a5d10143f8b02fd5640c4fb812d019\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$cd449e9e46795d3c4ee7a89899669b5bb442f189\$lut for cells of type $lut.
Using template $paramod$8a986b82e06027e2ee8e7915736fb9861debc67f\$lut for cells of type $lut.
Using template $paramod$146877ebd5b43fc86c8b86959ea44aa1be1e0376\$lut for cells of type $lut.
Using template $paramod$b058f043223f367483fccc310d27705643ee6eb4\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod$d999889eb258aec12f3b3b234e782bc525bcfbdc\$lut for cells of type $lut.
Using template $paramod$d745796212d1d6462bb79c37fc70e60da2d0e9ef\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$b4e9ea3921e02bce0d630933f106608ba1bed76e\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$b59108666bd024a302f2088390c7e62f04d06608\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$4b5df375e9931431bd24a0d8609abce6e5fdda56\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$049cc17901d0cb8ba29380e71db66a16bae61970\$lut for cells of type $lut.
Using template $paramod$1d45edc614defc815d133246b330a66b08944a6c\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$fb5496753f4cd235e71c284b2ffee9d41a960ca2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$6b8121e76073493a684a0dfe2c7637aa893df31a\$lut for cells of type $lut.
Using template $paramod$106b4d877d926f41bd5171be21de0765aec0f89c\$lut for cells of type $lut.
Using template $paramod$4c43cf175bd76f8d26cc73c9b4047ff5d933c5cf\$lut for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$fe07503be663f9fa136093aa0dea361797ccf48d\$lut for cells of type $lut.
Using template $paramod$9bfe1886af55ab8065e0fb6a586fb9a29caf058d\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$7e8f155f002b4f9e46387259c30ee850963af254\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$908f47c264ca19cc0c21d07b63a487a6b042de45\$lut for cells of type $lut.
Using template $paramod$66666cc9990e27949dc3e97b114719658aa04b73\$lut for cells of type $lut.
Using template $paramod$9ab494594f178f1b2722725c1a755ee5c002129c\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$be11675496c549e1030ab2fad79c49a0f526297f\$lut for cells of type $lut.
Using template $paramod$e470b7c35ed7ade094d89f22745ea8f2631bc92e\$lut for cells of type $lut.
Using template $paramod$3d52ba42511928a7574e40242a2cdad506727baa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$fde5000c4ec2ff76bd9e13a402f841293fc2d9d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$67c48105ac1ac93bb69f86fb03f6e86baeb7b30e\$lut for cells of type $lut.
Using template $paramod$93a330b94fc8e8e46d17dc5dab1fff596dfb3d7f\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$5cdd6c45be1730619480254670476c4ed2df25cf\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$fa874836ac64420bb7d9c67e99a0912e16a50ef2\$lut for cells of type $lut.
Using template $paramod$34898830c66ba2310d5dafbd595c008ec2374c30\$lut for cells of type $lut.
Using template $paramod$4492b910aadff9bebab3cf3b69e5d3cd7ef66809\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111011 for cells of type $lut.
Using template $paramod$cd9f95d688aab1668580f11a04a78a8845b3a516\$lut for cells of type $lut.
Using template $paramod$551b5b2d90e28a6c1f20b16ea9feb5ce9eb26337\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$c328927aeeb38d9f70efc10a4d50825d27e90396\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$dde5a9ef7dd688dfe6598c87be62bbece830ebb4\$lut for cells of type $lut.
Using template $paramod$32218055f2504e562f91aae196e4a7b00a3db31a\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$b18f60dfd13c21d3e472b89652353f3f5342b450\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$c7193a90cd4a7a0c4ab677b56d675eb5640d2b8e\$lut for cells of type $lut.
Using template $paramod$bb2c6f94f278739dbc4cbdcc1656474af7a8f667\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$7929d818ff6cdab401756b40b10229878e94bd76\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$c7c74835d27291a0483831f066ca6978de6971a0\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$1307682a6c70e9eb7d0f01e8dc65d68b2f396f86\$lut for cells of type $lut.
Using template $paramod$07620d52cb536ce2865a3d1bba2ad2f7a88140f9\$lut for cells of type $lut.
Using template $paramod$0194c0078616f389ecfa855718b2074839b66531\$lut for cells of type $lut.
Using template $paramod$e8ce1e77f0d68b876d2f31a1585648c69593595a\$lut for cells of type $lut.
Using template $paramod$c0b24172d263163a8e6b59024cdb9dfb57b52d61\$lut for cells of type $lut.
Using template $paramod$7505ce6de44bc361ec26e63b76837fd8bc491346\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$b156d7d727608c05895aa1bad12c9b2bf324dee2\$lut for cells of type $lut.
Using template $paramod$0b6870f32545ff49ea994cd8eb04418a23eae342\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$c35492cebda5b908d10e5976bd14d50fda8ce5fd\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$b86d8edbc8b1d101a79459c2636585f5fe6312aa\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$45933c570d0794d2fa6db4499a204e54a7b513e2\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$d9bb8a5ad37488281c0a8124fa86886fb1fb5a26\$lut for cells of type $lut.
Using template $paramod$5132bd7bda59a227f1c4c1d8c0411aefb54c51f4\$lut for cells of type $lut.
Using template $paramod$8e7ac30f376a12d4253ecf1aa86ed3f679fd63eb\$lut for cells of type $lut.
Using template $paramod$7d0aa94055a209a2a2b000cbee77033a57beaf0d\$lut for cells of type $lut.
Using template $paramod$3ffa17f81ef4b04113f25cf3dd770359aee0009b\$lut for cells of type $lut.
Using template $paramod$e77dfcebfafd1b28481271247adc84662b57a60b\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$f90d15cacd6605cf6d7f629bd096accd77e541a2\$lut for cells of type $lut.
Using template $paramod$96f70ea98a5a7e24a24a0e7852219dc09ae2b5d6\$lut for cells of type $lut.
Using template $paramod$493190373199e5a39be045ba23abb29ecef89037\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$86d42f9fc281f46caa7ecc7582ce4253a3ce0b3d\$lut for cells of type $lut.
Using template $paramod$3805d2c960ff8143ced45f91b64245ae89250aa0\$lut for cells of type $lut.
Using template $paramod$9e35ec6e1a3e3c060e300e35a8bba5dc73fb17da\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$646b93d166fc3e0e34a0ad19722ba2f771536e09\$lut for cells of type $lut.
Using template $paramod$9264cd5418c36d754331aa206e64072e8dbf89db\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$50ae037bea16070af222263fc6c06efd57346ae1\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$2e38bcbcaeb8b07fa425b37fd248f5e13ecdda0b\$lut for cells of type $lut.
Using template $paramod$1b44fc6684ec2e16fc7f088519db23c729d25db3\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$adb843bc2cc167332dadb448413728b3abde7a34\$lut for cells of type $lut.
Using template $paramod$6f589720d3806edfdf31d868029c2254ecef77c5\$lut for cells of type $lut.
Using template $paramod$2c67943463d2de4efba74409038ff5973a4bc461\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$fbeccb1827a32149c84e75b1670ac100c19f2cfb\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$c727647d610ccaefec2377f18536840d33aafc69\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$7ce2db3da0cf6f7b9b010e33a91f13a6d922eba5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$ce6c254330c4e02906e9187ba204fac075ad9400\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$e6c45fd2f04ad6a6962c7713fadfc1f7b7bca151\$lut for cells of type $lut.
Using template $paramod$902ed43dcaa6101b2d051ad26600288d910a8996\$lut for cells of type $lut.
Using template $paramod$11c8a0532ba9d971252419a72d4f85ab2c4dc081\$lut for cells of type $lut.
Using template $paramod$9749a72623ffeb0da03674bad641afecefb354e8\$lut for cells of type $lut.
Using template $paramod$30bcd090eabb7a564676ce64e641713f587466fd\$lut for cells of type $lut.
Using template $paramod$5670ef25890f6b626ee4d345034861c7c164cb83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$ad6b4d5ad38a4cbaa4f894cef275c852d95af4e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$6bd16e68a561073c216311bed3a07c2909234bb9\$lut for cells of type $lut.
Using template $paramod$cba6e67322ac4f9d14e9e63a4a73b66885354fd7\$lut for cells of type $lut.
Using template $paramod$9dfe2a25d99d8640a9f67a2438aaca85b684d257\$lut for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod$3d98cbd933baee327b5d76a0c6e6cddc5563d2bd\$lut for cells of type $lut.
Using template $paramod$67be80acf92b4861aed3d8085a5bb296f128f875\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$9374511a2f1ccd5790bf9bf290c2c9d84c977209\$lut for cells of type $lut.
Using template $paramod$1d249a681c3bd2ce105b9b74f280ffee082c3e51\$lut for cells of type $lut.
Using template $paramod$2c56adda0f23d3add745fd9eb8ad3ffc02c981b6\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$c1b1e295769db1b6655cd9fa7f1823a266fa6d67\$lut for cells of type $lut.
Using template $paramod$6f78277b23032dff29cb40bc5822f13835c03feb\$lut for cells of type $lut.
Using template $paramod$b66d80b0cbf10eb5fce477a3738322bad7230390\$lut for cells of type $lut.
Using template $paramod$b1d41c251992348e752b19c12db8a58434359feb\$lut for cells of type $lut.
Using template $paramod$c59627c2ddd45344d154504f37f2ef1f9cb76817\$lut for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$4e79aa6839e287ee36e65fa83c13a532a028e9cd\$lut for cells of type $lut.
Using template $paramod$24c22b8adc812402dfb1f2f197e57696bb81b121\$lut for cells of type $lut.
Using template $paramod$d2b5e7b5429639878c0a614cf001753581eebd9c\$lut for cells of type $lut.
Using template $paramod$c388bdf5bc34e848632d723db494e9a79bee28dd\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$aabd7471e271b32a66521313541174fbb89658ea\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$624428ea8932fa0d59ec357d4f51e614f7910e25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$61718886ac99baac23a4b50bfa3a407c54e71468\$lut for cells of type $lut.
Using template $paramod$00b8dd8b73561ad6988b03b6600fc178778f4822\$lut for cells of type $lut.
Using template $paramod$c958b3a888f937f082b94811ff62d71e32a2b4eb\$lut for cells of type $lut.
Using template $paramod$fe9b3c15abb0bc0bb8bfb093fc91c6d4b5d9a59b\$lut for cells of type $lut.
Using template $paramod$546e7058455ceb43ea5ad2690dc4a23d958e04ec\$lut for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod$297eda4a20bb0e8a5187fb0c2fd5b492ee7701f2\$lut for cells of type $lut.
Using template $paramod$a9eda3037176ef2eebae7c8b0804bd441b3ecef9\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$87cad75e5228984b6c2387055450005570b7eea8\$lut for cells of type $lut.
Using template $paramod$3ab97fa81632ae2df161fd4f4e163fc359885e5f\$lut for cells of type $lut.
Using template $paramod$a9162e0dca2c5220c7516ea4d74712b3c25e0384\$lut for cells of type $lut.
Using template $paramod$9c9931f300cc90e58e41a0f4456a19d96ec7da51\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$bd9bf3da00bf7305b997889fd74bf71914fe3b76\$lut for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$b9ae2725032d016e61ed1b354a201a6f6dd7b642\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$54c3d655c9fe4e69af0f8bc9488613227e37ae2b\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$e85cc0e3d28ae591110b658d121f79c029b60cf3\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$e5b29079c1a88f3fc663c746ec8e3359690ef674\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$945d5fb48acf81a402da7f8141687335838e70f0\$lut for cells of type $lut.
Using template $paramod$0cfedd0a055a8b4e9e0fca1a1e63180f42a37d28\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$c90081297ef9b4cd4e0c881349fd936d79594da6\$lut for cells of type $lut.
Using template $paramod$a1af77d306fee4e164ea1608d122e29d674ccd30\$lut for cells of type $lut.
Using template $paramod$eaacf9809ed87d6f801a5466f6f5f3d660730e88\$lut for cells of type $lut.
Using template $paramod$c4b1fee93032f0332bb99970c9993a48f65205e7\$lut for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod$87b34296553c2193b4a3a51be2c4bd685e80d434\$lut for cells of type $lut.
Using template $paramod$30ce3396a4f454a728b6261a41eaea793c92facd\$lut for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$e70acce3b2b2cd085ae6f11a282551c43c21b69e\$lut for cells of type $lut.
Using template $paramod$dc7caff3709c8041ad9defdde423e99f07e7bcb0\$lut for cells of type $lut.
Using template $paramod$ad20004ca4cc55e015f230a7d22fd8b3bc00587e\$lut for cells of type $lut.
Using template $paramod$52f529524340af60cc7d3e44eb4357516ab83a57\$lut for cells of type $lut.
Using template $paramod$4385ddec2d4ba1e3da88ecaf9ffdbd841f7a5ff5\$lut for cells of type $lut.
Using template $paramod$208270f9311512deba431a62a56d1e86fe4a5138\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$75dcfd74bd1cf702ac7b089ad1128b3bf8e03227\$lut for cells of type $lut.
Using template $paramod$fc81db828fc26cc5500ca5237e82c020128cc291\$lut for cells of type $lut.
Using template $paramod$e1eb094a779b816e549bfe51a10940d016bd8788\$lut for cells of type $lut.
Using template $paramod$4feae40ea113c174863db4de28849e21dfdea238\$lut for cells of type $lut.
Using template $paramod$ace2e2735b6dce7073bffa7988b68aa6bd1d5a82\$lut for cells of type $lut.
Using template $paramod$bb56c2e604c6b2483a9211078004b43678180db4\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$5995d6d099b139e85f99f4dc922eeb853038f669\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$6bf2caa40fb1acb49d1a3518d072e0f81faf3832\$lut for cells of type $lut.
Using template $paramod$a39e9b040c600be8b32ed3010c751970388c7358\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$51cac1ecdd30da0b078f2a4d7a5a7d26ab192cc5\$lut for cells of type $lut.
Using template $paramod$47711b14234ef4c56de3d4ee29e9259ada231330\$lut for cells of type $lut.
Using template $paramod$775b13a0179f24e638f6c368f92137a615b53a11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$80acb0d8e79f3a1d969f65cd1beece3d97afb3a8\$lut for cells of type $lut.
Using template $paramod$448496cb53eb7c1242b5786d67bd117d88f563fb\$lut for cells of type $lut.
Using template $paramod$af0c0e3aea5daa768aac0697b02a2a49301800b1\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$4119234949a3457ece9fcb8f95c0e2e3a7a2a7bc\$lut for cells of type $lut.
Using template $paramod$236d7dbf3bda576fa1c5f0ccd56578a127cb26f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$febb8df435fb387aafae61fdf84a8c9aab9a8469\$lut for cells of type $lut.
Using template $paramod$d3840fff36b46c236a68de7b7b56f6211350dd5e\$lut for cells of type $lut.
Using template $paramod$9ceb7e4327a7aa3639957f99cbd37cc84af3438f\$lut for cells of type $lut.
Using template $paramod$609ff53b8e25fddda2f58be8d19c2d47b81baf45\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$301321002cb28483434a813b17302088bf27b78e\$lut for cells of type $lut.
Using template $paramod$82d0a748bb4682cb8247d0526164208604e3778f\$lut for cells of type $lut.
Using template $paramod$76177d863c8d4b7449ed55958ef6cf81bdffb875\$lut for cells of type $lut.
Using template $paramod$87a0923f4549d20cf051e3d239c4a3f5225bcdbc\$lut for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$d80de3f127651bfb5d1db655ed9632646a5bf234\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod$8fc839849206b203fd54058207e2dce0977f96fb\$lut for cells of type $lut.
Using template $paramod$3e75a70f4a4da92a3f296a309442ecaa54571650\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$7991e43c533565df3969b82a304afcde859daeba\$lut for cells of type $lut.
Using template $paramod$f4db076e8f4b102a006431af47288cbfbf6df1eb\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$504d627b7f107c5f6e5c95ac43c2135d313086e7\$lut for cells of type $lut.
Using template $paramod$3d195e6340fb4ccd83ff22df2e0bf19795a9b4e7\$lut for cells of type $lut.
Using template $paramod$bcae70a9660d397f29c760d17d9a062af145206e\$lut for cells of type $lut.
Using template $paramod$2bf1e3ec0e4063168bacb618774833d1792b3f4e\$lut for cells of type $lut.
Using template $paramod$fab1c180507097d3874042e72f939552ffa00ea2\$lut for cells of type $lut.
Using template $paramod$053d3e23dead48b5867f879f87f2b1dcf6c9897d\$lut for cells of type $lut.
Using template $paramod$cf1c015d69d1e8a3c36b834026091a6aa8cc5fd4\$lut for cells of type $lut.
Using template $paramod$1fc559b1331dcb75b166071927ff8fbb7ce2c891\$lut for cells of type $lut.
Using template $paramod$b64e02c755ecd88de0322c265e37d1e40c0f2b5e\$lut for cells of type $lut.
Using template $paramod$239081b1531d84a8a5bcf44e8905df542d8d240e\$lut for cells of type $lut.
Using template $paramod$01e96e53d77f79e0721c00741bd5ab06a9e25a93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$a88cbe275ca0f24a28b776a3819125328c2b6eb0\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$93d76e007098c6f6075be768abeacda4627e26ab\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$ccc02f39bf7040705fe2c7b9548a264bcc21c865\$lut for cells of type $lut.
Using template $paramod$35161918b92fc22c641ee6415c52d6dfd76a8a67\$lut for cells of type $lut.
Using template $paramod$4f885685dad0f4b3e324e9c13364f17ead36f4ec\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$ff74d3b36221c7c7b417c242545ab45c7d96a8ff\$lut for cells of type $lut.
Using template $paramod$75233e902a9384eb0981d7af98994b0e7cd9f992\$lut for cells of type $lut.
Using template $paramod$34d8179c3f4e5c9b014184678126740a73fec819\$lut for cells of type $lut.
Using template $paramod$0e0591ac27b6559d44b4716b35daaa57c6cc835e\$lut for cells of type $lut.
Using template $paramod$7f1c52278eddb3d70b5a9ca9e97f0a9d36d85ce5\$lut for cells of type $lut.
Using template $paramod$0f96367495bfcf9c3e06f1a01699c5c8c0f8b1b0\$lut for cells of type $lut.
Using template $paramod$7183dc9b844794fd90ee8c1f60dca4e77ebd020b\$lut for cells of type $lut.
Using template $paramod$bd94f6f9aa560b930749f577496637453f745c70\$lut for cells of type $lut.
Using template $paramod$d5a9679fba7c57b2aab43e04d37389000bd8f342\$lut for cells of type $lut.
Using template $paramod$3331a91b4e24483a258fc0d47474cffbd93ab577\$lut for cells of type $lut.
Using template $paramod$1822d8ce5f8cd8ac58552643ee855acd34b9dfb1\$lut for cells of type $lut.
Using template $paramod$6f5c6c80c53f236c5ab44a91a089d012b1109cb2\$lut for cells of type $lut.
Using template $paramod$a76afe794e55ba422468b9db09d48da3f250b812\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$1c863537316cc1a83bc4ccf6a1ca3bdcec392cee\$lut for cells of type $lut.
Using template $paramod$4ac7e64f31a3c0de225e9c9b5cc7397a41149e40\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$68333ba85565e16101ab8af69fddc9a0d05bfda5\$lut for cells of type $lut.
Using template $paramod$2ef40d966d2bcfbfb80349005120d3c7ebf3979a\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$87e90b9986185e21356ab65f6d502d6db445599a\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$1386676ffd991b1cc3b13987271a2878ed8315a5\$lut for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$66f7b72421c4a774adcd5aae99ec1695a3c3736f\$lut for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$4bc24ec794e24eb04010f8c8e3d62378a3ea7bd1\$lut for cells of type $lut.
Using template $paramod$0357d3d918617de8bcaaf2f47f0665b6f4a99829\$lut for cells of type $lut.
Using template $paramod$de97368890ede8e57dda90b22a77a439c105d451\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$b0671b49e1f2a990b311ec9b2a7ade24d0451cee\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$5edf2b0616e36a9521df9cf314d4a66a6bb1f609\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$1a0bf6a2024582c33687c0149caac1d863a39438\$lut for cells of type $lut.
Using template $paramod$f6e433380915940dbf9c6bdc43a69c04657519e4\$lut for cells of type $lut.
Using template $paramod$ff80b97fda1a6dd143892567bf23cab4be1fbf18\$lut for cells of type $lut.
Using template $paramod$05e167caec34dbc2a5fded0339b4075eddd70b5d\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$b83f4a21de67066a01d67e0f01738171ee1ff3d8\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$26f66a208124f91143772f7006a7146ab8aca78a\$lut for cells of type $lut.
Using template $paramod$6567e954352074b4a67ba415cce0ffe928c3acd2\$lut for cells of type $lut.
Using template $paramod$d70327b3f12e882eb020d884675134a0dde5b1d3\$lut for cells of type $lut.
Using template $paramod$8247a608833a1f34599aa252ec87f6d4f3a14c09\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$7c10da2741b95c679da643f74e8aa9472416631e\$lut for cells of type $lut.
Using template $paramod$02750f8d568bd99efbda01449a05e084a3143ca8\$lut for cells of type $lut.
Using template $paramod$137f74d8861423744b1783ae0260df331440aa44\$lut for cells of type $lut.
Using template $paramod$9454f864802b3783b0ba0b67368d1d2485660739\$lut for cells of type $lut.
Using template $paramod$5397ddc9b389fe98a40034656c3fe46c7371bd32\$lut for cells of type $lut.
Using template $paramod$de5d1812e8087669c4e10a59313e0bc878b774db\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$b229f12a24f15745b59eda9623cc5fefdab61a4b\$lut for cells of type $lut.
Using template $paramod$fa43c282c546cc2fb95dc605b26e52205ecce07f\$lut for cells of type $lut.
Using template $paramod$33f47b0d6023da945ebb3575d772e6fe7e2ef05f\$lut for cells of type $lut.
Using template $paramod$ca148d02063486bb828be736c14b6d6ea10e1e2c\$lut for cells of type $lut.
Using template $paramod$4170b61df2c872a54de3c1d4c334814e6eafe14f\$lut for cells of type $lut.
Using template $paramod$15ee42c4f503248714cb83e00c0b80215621991f\$lut for cells of type $lut.
Using template $paramod$7a1f47aa815bc5ceb42ce1721f611f8cef74bb20\$lut for cells of type $lut.
Using template $paramod$aa2689012ae88bc307588145782f1f33153af3fb\$lut for cells of type $lut.
Using template $paramod$690bf6219510d955b3613f23c98282559a2e8227\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod$ec0555c6b8057bd3df173be57f4444ae5c045dbc\$lut for cells of type $lut.
Using template $paramod$97e4a4fa67120ef39fc256d023d9f10ee73dfcdc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$36d6ab1a4de3f9e00e34da869dc1dd0a7ba3e3a7\$lut for cells of type $lut.
Using template $paramod$47c21ed260206bae3c8f3c62dd9f416abc06ccf4\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$16429084be0726abc05527841c39545e57f82388\$lut for cells of type $lut.
Using template $paramod$250fbcc6263177ad1751ac3b022a0a4cec921836\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$a243ee1df2a4e5758b66c38c9b209bbcb67c90a2\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$2f47207e692885158704a271342b5f570ac50531\$lut for cells of type $lut.
Using template $paramod$158cdd24f42e72f7f3f358aa62f0b436bc00342c\$lut for cells of type $lut.
Using template $paramod$83f684ae36966a9a776da638452aea45e54e4242\$lut for cells of type $lut.
Using template $paramod$e371363a498d68995ee90a164c1e43d1c5989e5b\$lut for cells of type $lut.
Using template $paramod$3be30a5a9f993377f0c44a54aadf0fabaaafa2c9\$lut for cells of type $lut.
Using template $paramod$947725aec98a9f18ff21139ab8c0f14697acf4b2\$lut for cells of type $lut.
Using template $paramod$2244b34f994e6f166fdb010c242e9193c12351a3\$lut for cells of type $lut.
Using template $paramod$0c83cf776ce0d3efb5b46e523ed3c18f9fdb1cdf\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$26d161c29b8f499cb2975668982ceef9395a15c1\$lut for cells of type $lut.
Using template $paramod$1c66da18bf7aed653286f13fe79389462296035e\$lut for cells of type $lut.
Using template $paramod$d20152f2db88008519d74136aeb64de908868a9f\$lut for cells of type $lut.
Using template $paramod$e28b0821fd208a010212d76c085355a7738da4ab\$lut for cells of type $lut.
Using template $paramod$19e77edd9e261c97cdc75ac5807e220125a192d5\$lut for cells of type $lut.
Using template $paramod$3258fabf91107b4a007ae89b2246a16c31e8ae28\$lut for cells of type $lut.
Using template $paramod$90bf02bfbc9ec8907e9d716c05e921b93d4705fd\$lut for cells of type $lut.
Using template $paramod$e1394f544e14de163334238067bf8a804ae8a567\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$f4ae1b1baef5c12e8f4145811caebb30472d171f\$lut for cells of type $lut.
Using template $paramod$8a36c35629d1abe9c2ed67c9558e751d534d2376\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$3f0549729b9cf7d6fa6533d688d092bceca9764e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod$519b6e2dbfd66920b2d4aeae7cc975bcfc27990a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$3f6fe0730f7978b946a57d55a78e206b053e637b\$lut for cells of type $lut.
Using template $paramod$d6b00b06719051e8e0d21d321c25f50651e7dd46\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$f88358a12e203a19cb12f7205416bc2c0150f3ca\$lut for cells of type $lut.
Using template $paramod$2aa716f9a4c5591c2aa6059f9b8a14d113f28078\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$0956ae6d8285fc68fb62797af2a54aeecdc80ded\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$258201f04b856f6860c1ebb44e7e07e9c9670745\$lut for cells of type $lut.
Using template $paramod$d2dcae2582364eb8e76bc67aa9dc9d4f47dbb8cb\$lut for cells of type $lut.
Using template $paramod$0b8810fa5bd9278624a3db6529189b52e823f05c\$lut for cells of type $lut.
Using template $paramod$f6dd2600e2b9d6fc9bb6f79343466a6f2921b030\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$b04322c8506fa398de524fd60b089e4970a9dc9c\$lut for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$0ea9f4e845e52bd7830962784cc82631df5269eb\$lut for cells of type $lut.
Using template $paramod$55899bbc3890f7f279cb176a0b0f1c9447266c71\$lut for cells of type $lut.
Using template $paramod$651e836885d95717c36e69441422c3fe04ee5f4d\$lut for cells of type $lut.
Using template $paramod$c11ee6bbb8d9fd9cf391261624c378fb45e86b84\$lut for cells of type $lut.
Using template $paramod$e278b7976afe6d49b970aa2e8e19359b4d465938\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$798dacc6f172f95433218f884abb63e88495f278\$lut for cells of type $lut.
Using template $paramod$7aee9f69444623e4c83a876d7b49067bd9373c95\$lut for cells of type $lut.
Using template $paramod$d571a375aa88d58f707903e5b86ecf775b396bba\$lut for cells of type $lut.
Using template $paramod$af5fca15e234686148fab1a0abbefc3f847ca99d\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$757825e9deb5795af75312b9d4d0f3227407ca45\$lut for cells of type $lut.
Using template $paramod$c24d0e2a94559837d969df5b5aaf84188feaf3d8\$lut for cells of type $lut.
Using template $paramod$c3b33785d1585515b04d52d81ab391520dd56264\$lut for cells of type $lut.
Using template $paramod$b8c7b1e06c8eceb5432e6f3bdf4e33d131ec2c05\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod$5e3e75c86087cf02c76c1a166fc94fc106889c79\$lut for cells of type $lut.
Using template $paramod$c259cd5d52c51fd1f7f3ff62e0653c2abbc5b45b\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod$ca4cbec49997e85d3cb87ebbaec7b2981850c16f\$lut for cells of type $lut.
Using template $paramod$46e7473c5809c13d73d7bdb70ce293d5ca6f01a2\$lut for cells of type $lut.
Using template $paramod$cfca0d60a5530b0ba2f6892ecc3e0931abb488df\$lut for cells of type $lut.
Using template $paramod$dfef49d296182a0114d3e8f316c5b7a2ae868a85\$lut for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod$74f149b6fd94ab50e2fbef27b37af3bf2b08823c\$lut for cells of type $lut.
Using template $paramod$9748fe6afb8c4e365cde08e971ac91fd86d5376d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$13dcbd8817e75f1babb5aeb307ea938abe4ef4ec\$lut for cells of type $lut.
Using template $paramod$39d535cd8573b2bcd5fefc02a85dfcacc98b2855\$lut for cells of type $lut.
Using template $paramod$22827567203be4efa996bd085d10b6d7c06730a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$379de6e597e902b25e7926a9dc907de13708d80d\$lut for cells of type $lut.
Using template $paramod$d9fc5fb4745e58600f67710293bac14c7b88c4ae\$lut for cells of type $lut.
Using template $paramod$c50474b30f5187625746303b03b42bd612263de0\$lut for cells of type $lut.
Using template $paramod$6f625205336ac6ce7b8747324becdbce1049bc9c\$lut for cells of type $lut.
Using template $paramod$5ed059b4e4d917104a14ca4288ca3f18f1408bd6\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$6da36b00000992020b7b7eba5fbe42bbd326035f\$lut for cells of type $lut.
Using template $paramod$ceef5fb3d639a639b30f2fa59e00e8742ca185d8\$lut for cells of type $lut.
Using template $paramod$8ee1abc068d92a1f96a439a23ad8f213b59df7ba\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod$a23a80e4625a3167b53379070a1f2e94b66f9390\$lut for cells of type $lut.
Using template $paramod$aae91f3c81c9deb3a51e4c0ab0af975ebde093e4\$lut for cells of type $lut.
Using template $paramod$8c3225bf93c97a7eabedbd32d9d5324aa8cbccbb\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~16468 debug messages>

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$29003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$28998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$27681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$27676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$27676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$share.cc:669:make_supercell$15255.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$share.cc:669:make_supercell$15255.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$26723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$26307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$26299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$25585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$25574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$25208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$25208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$share.cc:669:make_supercell$15255.Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$24185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$24178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$24178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$23534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$23364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$23159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$22760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$22099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$20646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$\mem$rdreg[0]$d[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9204_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9243_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$9068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$18828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$procmux$9243_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$procmux$9165_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut\basesoc_clockdomainsrenamer1_fsm_next_state[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9243_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$procmux$9243_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$procmux$9944.B_AND_S[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$12759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$8243.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$8243.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$10315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$10205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$12753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut\sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut\sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut\sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$212296$lut\sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$10336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$10419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$10834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut\adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$10984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$11197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$11259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$11379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$7689_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$11891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$11942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$12242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$12390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$12977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$13112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$13135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$13540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$13559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$13800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$13872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$13961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$14579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$15277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$15521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$15564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$15873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$15908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$15923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$15997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$16031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$16317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$16329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$16940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$16954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$16989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$17100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$17501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$17517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$17525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$17580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$18107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$18350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$18380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$18424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$18526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$18620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$18637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$18767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$18767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$18776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$18811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$18991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$19277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$19277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$19309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$19494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$19646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$19680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$19968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$20112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$20176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$20239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$20599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$20629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$20646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$20957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$20981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$21061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$21117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$21367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$21794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$21918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$21935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$22033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$22079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$22147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$22523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$22820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$22934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$23144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$23159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$23226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$23364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$23405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$23434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$23534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0][15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$23574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$23739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$23824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$23841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$23891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$23912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$24151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$24178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$24185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$24185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$24261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$auto$share.cc:669:make_supercell$15255.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$24469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$24602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$24771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$24836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$25013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$25114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$share.cc:669:make_supercell$15255.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$25254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$25634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$25898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$25924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$26003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$26307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$26700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$26723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$26949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$27002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$27158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$27257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$27439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$27477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$27515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$27706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$27800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$27817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$27849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$27861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$27899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$27942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$8998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$28541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$28569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$28620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$28636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$28893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$28922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$28998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$29003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$29025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$30660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$8615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$8630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$8714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$10953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$8935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$8998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut$aiger212295$9277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$9620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$9955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9165_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16487.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$opt_dff.cc:272:make_patterns_logic$14786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$rtlil.cc:3182:And$16911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$10188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$29003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0][13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0][15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$flatten\VexRiscv.$eq$/home/joao/AppsUser/Litex/components/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$4762_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$flatten\VexRiscv.$procmux$6422_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$11992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$7689_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$8594_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16460.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9282_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9732_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv.IBusCachedPlugin_fetchPc_output_fire.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$25585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9944.B_AND_S[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9944.B_AND_S[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$procmux$9165_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$procmux$9243_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\VexRiscv._zz_decode_RS2_2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$212296$lut\VexRiscv.IBusCachedPlugin_cache.io_mem_cmd_fire.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16595.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16514.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16568.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$aiger212295$8591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut\sdram_bankmachine1_wrport_we.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut\sdram_bankmachine2_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\sdram_bankmachine3_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0][13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$share.cc:669:make_supercell$15255.Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16406.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\dfi_p0_wrdata[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9165_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut\sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16379.Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\socbushandler_master[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut\uart_cdc_cdc_graycounter0_ce.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9944.B_AND_S[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16703.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\vt_csiinterpreter_color_clockdomainsrenamer1_csiinterpreter_next_value_ce2.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9126_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16433.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16649.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16541.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16622.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16676.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16757.Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9165_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16352.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut$procmux$9321_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$memory_libmap.cc:1641:generate_demux$16730.Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$12923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$212296$lut\sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$212296$lut$aiger212295$16294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$11897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$212296$lut$aiger212295$11874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$212296$lut$auto$abc9_ops.cc:595:break_scc$78377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$212605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$213387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 14432 unused wires.

4.48. Executing AUTONAME pass.
Renamed 22872 objects in module colorlight_i5 (1551 iterations).
<suppressed ~22872 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

4.49.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.49.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.50. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
    11159 wires
    42088 wire bits
    11159 public wires
    42088 public wire bits
       21 ports
       63 port bits
       88 cells
        3   $scopeinfo
       38   DP16KD
        2   EHXPLLL
        4   MULT18X18D
        8   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    14987 submodules
      398   CCU2C
      470   L6MUX21
     8241   LUT4
     1580   PFUMX
      302   TRELLIS_DPR16X4
     3996   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       88 colorlight_i5

        +----------Count including submodules.
        | 
    11159 wires
    42088 wire bits
    11159 public wires
    42088 public wire bits
       21 ports
       63 port bits
        - memories
        - memory bits
        - processes
       88 cells
        3   $scopeinfo
       38   DP16KD
        2   EHXPLLL
        4   MULT18X18D
        8   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    14987 submodules
      398   CCU2C
      470   L6MUX21
     8241   LUT4
     1580   PFUMX
      302   TRELLIS_DPR16X4
     3996   TRELLIS_FF

4.51. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 02b8b10d59, CPU: user 20.17s system 0.45s, MEM: 1056.57 MB peak
Yosys 0.58+89 (git sha1 75eff54b3, clang++ 18.1.8 -fPIC -O3)
Time spent: 29% 1x autoname (6 sec), 11% 1x abc9_exe (2 sec), ...
