0.7
2020.2
Oct 13 2023
20:47:58
D:/DVCON/RTL_Vivado/projects/counter/counter.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/DVCON/RTL_Vivado/src/counter.sv,1696822352,systemVerilog,,D:/DVCON/RTL_Vivado/src/counter_tb.sv,,counter,,uvm,,,,,,
D:/DVCON/RTL_Vivado/src/counter_tb.sv,1696822352,systemVerilog,,,,counter_tb,,uvm,,,,,,
