Circuit
==

# 1. Theory

# 2. Function block

## 2.1 Interface

- [Logic Levels ](https://learn.sparkfun.com/tutorials/logic-levels/ttl-logic-levels){:target="_blank"}

- [Analog Devices - MT-098 Low Voltage Logic Interfacing](https://www.analog.com/media/en/training-seminars/tutorials/MT-098.pdf){:target="_blank"}

- [SparkFun Logic Level Converter - Bi-Directional](https://www.sparkfun.com/products/12009){:target="_blank"}

- [What is the best way to convert 1.8 V to 5 V?](https://electronics.stackexchange.com/questions/127619/what-is-the-best-way-to-convert-1-8-v-to-5-v){:target="_blank"}

- [UltraScale deivces and 3.3V I/O](https://forums.xilinx.com/t5/Versal-and-UltraScale/New-FPGAs-Supporting-3-3V-IO/td-p/911112)
    - For Zynq UltraScale+ MPSoC there are three types of banks: HP, HD and MIO. The HD and MIO banks support 3.3V ([DS925](http://www.xilinx.com/support/documentation/data_sheets/ds925-zynq-ultrascale-plus.pdf){:target="_blank"}). HDIO is intended for low speed control and status signals. 
    - Virtex Ultrascale+ doesn't support HD banks. 

# 3. Project


- [开源示波器 - ScopeFun Open source Oscilloscope](https://blog.csdn.net/qq_38376586/article/details/90735013?utm_medium=distribute.pc_relevant.none-task-blog-BlogCommendFromMachineLearnPai2-1.channel_param&depth_1-utm_source=distribute.pc_relevant.none-task-blog-BlogCommendFromMachineLearnPai2-1.channel_param){:target="_blank"}

    - [Demo](https://www.youtube.com/watch?v=mdjJTs8R46g){:target="_blank"}

    - [开源资料地址](https://gitlab.com/scopefun){:target="_blank"}

    - [上位机](https://www.scopefun.com/download){:target="_blank"}

    - [KiCad](https://kicad-pcb.org/download/){:target="_blank"}

    # 2.