library ieee;
use ieee.std_logic_1164.all;

entity part_2 is
	port
	(
		SW			: in std_logic_vector(1 downto 0);
		LEDR		: out std_logic_vector(1 downto 0)
	);
end part_2;

architecture Behavioral of part_2 is
	component GatedDLatch port
	(
		clk,d	: in std_logic;
		q		: out std_logic
	);
	
	end component;
	
	signal clk, d, q : std_logic;

begin

	clk <= SW(1);
	d <= SW(0);
	LEDR(0) <= q;
	LEDR(1) <= clk;

	d_latch : GatedDLatch port map
	( clk, d, q );
end Behavioral;