lib_name: bag2_analog
cell_name: constant_gm
pins: [ "VDD", "VSS", "VP", "VN" ]
instances:
  XN:
    lib_name: bag2_analog
    cell_name: mirror_n
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      out:
        direction: output
        net_name: "VP"
        num_bits: 1
      s_out:
        direction: input
        net_name: "VSS"
        num_bits: 1
      in:
        direction: input
        net_name: "VN"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
  XP:
    lib_name: bag2_analog
    cell_name: mirror_p
    instpins:
      s_out:
        direction: input
        net_name: "VDD"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VDD"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "VN"
        num_bits: 1
      in:
        direction: input
        net_name: "VP"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XRES:
    lib_name: bag2_wrappers
    cell_name: res_ideal
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VX"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
