m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Program_Files/Quartus20
Egfex32
Z0 w1627093847
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 5
Z6 dC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32
Z7 8C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32.vhd
Z8 FC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32.vhd
l0
L9 1
Vd?eWWjT<E0Q71k:PBXh1o2
!s100 F>C]nW`@9cUB@047SV];41
Z9 OV;C;2020.1;71
32
Z10 !s110 1627094630
!i10b 1
Z11 !s108 1627094630.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32.vhd|
Z13 !s107 C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 6 gfex32 0 22 d?eWWjT<E0Q71k:PBXh1o2
!i122 5
l114
Z17 L94 183
Z18 Vi8`=X<^`IRbNJO`i5k<3Q2
Z19 !s100 51aA;962lTR[[2V;H]fOD0
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Egfex32_tb
Z20 w1627094627
R1
R2
R16
Z21 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R4
R5
!i122 4
R6
Z22 8C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32_tb.vhd
Z23 FC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32_tb.vhd
l0
L8 1
V430bk]15?adjI2;U0Wcgf1
!s100 4X@_Ra`RJ=gPYF^ikXKaP1
R9
32
R10
!i10b 1
R11
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32_tb.vhd|
Z25 !s107 C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gfex_project/gfex32/gfex32_tb.vhd|
!i113 1
R14
R15
Asim
R16
R1
R2
R21
R3
R4
R5
DEx4 work 9 gfex32_tb 0 22 430bk]15?adjI2;U0Wcgf1
!i122 4
l89
L11 361
Vd`Ae@f;9VaB;0RQfFzf151
!s100 ^C3[X0X1h_AZNzSNB2Vo?1
R9
32
R10
!i10b 1
R11
R24
R25
!i113 1
R14
R15
