\hypertarget{struct_s_c_b___type}{\section{S\-C\-B\-\_\-\-Type Struct Reference}
\label{struct_s_c_b___type}\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}}
}


Structure type to access the System Control Block (S\-C\-B).  




{\ttfamily \#include $<$core\-\_\-cm0.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{C\-P\-U\-I\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{I\-C\-S\-R}
\item 
\hypertarget{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{A\-I\-R\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{S\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{C\-C\-R}
\item 
\hypertarget{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}{S\-H\-P} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{S\-H\-C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{V\-T\-O\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint8\-\_\-t \hyperlink{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{S\-H\-P} \mbox{[}12\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{C\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{H\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{D\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{M\-M\-F\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{B\-F\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{A\-F\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}{P\-F\-R} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{D\-F\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{A\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}{M\-M\-F\-R} \mbox{[}4\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}{I\-S\-A\-R} \mbox{[}5\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}{C\-P\-A\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\-C\-B). 

\subsection{Field Documentation}
\hypertarget{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-D\-R@{A\-D\-R}}
\index{A\-D\-R@{A\-D\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t A\-D\-R}}\label{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}
Offset\-: 0x04\-C (R/ ) Auxiliary Feature Register \hypertarget{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-F\-S\-R@{A\-F\-S\-R}}
\index{A\-F\-S\-R@{A\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-F\-S\-R}}\label{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}
Offset\-: 0x03\-C (R/\-W) Auxiliary Fault Status Register \hypertarget{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-I\-R\-C\-R@{A\-I\-R\-C\-R}}
\index{A\-I\-R\-C\-R@{A\-I\-R\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-I\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-I\-R\-C\-R}}\label{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}
Offset\-: 0x00\-C (R/\-W) Application Interrupt and Reset Control Register \hypertarget{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!B\-F\-A\-R@{B\-F\-A\-R}}
\index{B\-F\-A\-R@{B\-F\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{B\-F\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t B\-F\-A\-R}}\label{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}
Offset\-: 0x038 (R/\-W) Bus\-Fault Address Register \hypertarget{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-C\-R}}\label{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}
Offset\-: 0x014 (R/\-W) Configuration Control Register \hypertarget{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-F\-S\-R@{C\-F\-S\-R}}
\index{C\-F\-S\-R@{C\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-F\-S\-R}}\label{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}
Offset\-: 0x028 (R/\-W) Configurable Fault Status Register \hypertarget{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-P\-A\-C\-R@{C\-P\-A\-C\-R}}
\index{C\-P\-A\-C\-R@{C\-P\-A\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-P\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-P\-A\-C\-R}}\label{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}
Offset\-: 0x088 (R/\-W) Coprocessor Access Control Register \hypertarget{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-P\-U\-I\-D@{C\-P\-U\-I\-D}}
\index{C\-P\-U\-I\-D@{C\-P\-U\-I\-D}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-P\-U\-I\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t C\-P\-U\-I\-D}}\label{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}
Offset\-: 0x000 (R/ ) C\-P\-U\-I\-D Base Register \hypertarget{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-F\-R@{D\-F\-R}}
\index{D\-F\-R@{D\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t D\-F\-R}}\label{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}
Offset\-: 0x048 (R/ ) Debug Feature Register \hypertarget{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-F\-S\-R@{D\-F\-S\-R}}
\index{D\-F\-S\-R@{D\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-F\-S\-R}}\label{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}
Offset\-: 0x030 (R/\-W) Debug Fault Status Register \hypertarget{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!H\-F\-S\-R@{H\-F\-S\-R}}
\index{H\-F\-S\-R@{H\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{H\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t H\-F\-S\-R}}\label{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}
Offset\-: 0x02\-C (R/\-W) Hard\-Fault Status Register \hypertarget{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-C\-S\-R@{I\-C\-S\-R}}
\index{I\-C\-S\-R@{I\-C\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t I\-C\-S\-R}}\label{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}
Offset\-: 0x004 (R/\-W) Interrupt Control and State Register \hypertarget{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-S\-A\-R@{I\-S\-A\-R}}
\index{I\-S\-A\-R@{I\-S\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-S\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t I\-S\-A\-R}}\label{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}
Offset\-: 0x060 (R/ ) Instruction Set Attributes Register \hypertarget{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-M\-F\-A\-R@{M\-M\-F\-A\-R}}
\index{M\-M\-F\-A\-R@{M\-M\-F\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-M\-F\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t M\-M\-F\-A\-R}}\label{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}
Offset\-: 0x034 (R/\-W) Mem\-Manage Fault Address Register \hypertarget{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-M\-F\-R@{M\-M\-F\-R}}
\index{M\-M\-F\-R@{M\-M\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-M\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t M\-M\-F\-R}}\label{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}
Offset\-: 0x050 (R/ ) Memory Model Feature Register \hypertarget{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!P\-F\-R@{P\-F\-R}}
\index{P\-F\-R@{P\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{P\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t P\-F\-R}}\label{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}
Offset\-: 0x040 (R/ ) Processor Feature Register \hypertarget{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-C\-R@{S\-C\-R}}
\index{S\-C\-R@{S\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-C\-R}}\label{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}
Offset\-: 0x010 (R/\-W) System Control Register \hypertarget{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-C\-S\-R@{S\-H\-C\-S\-R}}
\index{S\-H\-C\-S\-R@{S\-H\-C\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-H\-C\-S\-R}}\label{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}
Offset\-: 0x024 (R/\-W) System Handler Control and State Register \hypertarget{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-P@{S\-H\-P}}
\index{S\-H\-P@{S\-H\-P}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t S\-H\-P}}\label{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}
Offset\-: 0x01\-C (R/\-W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\-E\-S\-E\-R\-V\-E\-D

Offset\-: 0x018 (R/\-W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \hypertarget{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-P@{S\-H\-P}}
\index{S\-H\-P@{S\-H\-P}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t S\-H\-P\mbox{[}12\mbox{]}}}\label{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}
Offset\-: 0x018 (R/\-W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \hypertarget{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!V\-T\-O\-R@{V\-T\-O\-R}}
\index{V\-T\-O\-R@{V\-T\-O\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{V\-T\-O\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t V\-T\-O\-R}}\label{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}
Offset\-: 0x008 (R/\-W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm0_8h}{core\-\_\-cm0.\-h}\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\end{DoxyCompactItemize}
