<?xml version="1.0" encoding="UTF-8"?>
<!--
Copyright (c) 2022 Qualcomm Technologies, Inc.
All Rights Reserved.
Confidential and Proprietary - Qualcomm Technologies, Inc.
-->
<tns:profile xmlns:tns="http://www.qualcomm.com/sectools" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.qualcomm.com/sectools profile_1_3.xsd" id="LASSEN TME PBL" minimum_sectools_version="1.13" schema_version="1.3">
    <platform_binding_values>
        <soc_hw_versions>
            <value>0xA007</value>
        </soc_hw_versions>
    </platform_binding_values>
    <authentication>
        <image_list>
            <image id="MPSS" authenticator_oem="TME-FW" authenticator_qti="TME-FW">
                <sw_id>0x2</sw_id>
            </image>
            <image id="DEVICE-PROGRAMMER" authenticator_oem="TME-PBL">
                <sw_id>0x3</sw_id>
            </image>
            <image id="TZ-DEVCFG" authenticator_oem="TME-FW">
                <sw_id>0x5</sw_id>
            </image>
            <image id="TZ" authenticator_oem="TME-FW" authenticator_qti="TME-FW">
                <sw_id>0x7</sw_id>
            </image>
            <image id="UEFI" authenticator_oem="TME-FW">
                <sw_id>0x9</sw_id>
            </image>
            <image id="QHEE" authenticator_oem="TME-FW" authenticator_qti="TME-FW">
                <sw_id>0x15</sw_id>
            </image>
            <image id="VIP" authenticator_oem="TME-FW">
                <sw_id>0x1A</sw_id>
            </image>
            <image id="SHRM" authenticator_oem="TME-FW" authenticator_qti="TME-FW">
                <sw_id>0x20</sw_id>
            </image>
            <image id="AOP" authenticator_oem="TME-FW" authenticator_qti="TME-FW">
                <sw_id>0x21</sw_id>
            </image>
            <image id="OEM-MISC" authenticator_oem="TME-FW">
                <sw_id>0x22</sw_id>
                <image_format>ELF-V7-OEM-MISC</image_format>
            </image>
            <image id="QTI-MISC" authenticator_qti="TME-FW">
                <sw_id>0x23</sw_id>
                <image_format>ELF-V7-QTI-MISC</image_format>
            </image>
            <image id="XBL-CONFIG" authenticator_oem="TME-FW">
                <sw_id>0x25</sw_id>
            </image>
            <image id="SEC-ELF" authenticator_oem="TME-FW">
                <sw_id>0x2B</sw_id>
            </image>
            <image id="CPUCP" authenticator_oem="TME-FW" authenticator_qti="TME-FW">
                <sw_id>0x31</sw_id>
            </image>
            <image id="TME-FW" authenticator_oem="TME-PBL" authenticator_qti="TME-PBL">
                <sw_id>0x35</sw_id>
            </image>
            <image id="AOP-CONFIG" authenticator_oem="TME-FW">
                <sw_id>0x3D</sw_id>
            </image>
            <image id="XBL-SC" authenticator_oem="TME-PBL" authenticator_qti="TME-PBL">
                <sw_id>0x36</sw_id>
            </image>
            <image id="XBL-SC-EXTENSION" authenticator_oem="TME-PBL">
                <sw_id>0x41</sw_id>
            </image>
            <image id="XBL-RAM-DUMP" authenticator_oem="TME-FW">
                <sw_id>0x42</sw_id>
            </image>
            <image id="Q6-MPSS-DTB" authenticator_oem="TME-FW">
                <sw_id>0x51</sw_id>
            </image>
            <image id="DMA-GSI-FW" authenticator_oem="TME-FW">
                <sw_id>0x61</sw_id>
            </image>
            <image id="KERNEL-BOOT" authenticator_oem="TME-FW">
                <sw_id>0x71</sw_id>
            </image>
            <image id="DEBUG-POLICY" authenticator_oem="TME-FW">
                <sw_id>0x200</sw_id>
            </image>
        </image_list>
        <authenticators>
            <authenticator id="TME-PBL">
                <supported_image_formats>
                    <image_format id="ELF-V7">
                        <file_type>ELF</file_type>
                        <elf_properties>
                            <elf_class>
                                <default_elf_class>32</default_elf_class>
                                <supported_elf_classes>
                                    <value>32</value>
                                    <value>64</value>
                                </supported_elf_classes>
                            </elf_class>
                            <contains_preamble>false</contains_preamble>
                        </elf_properties>
                        <hash_table_segment_properties>
                            <hash_table_segment_placements>
                                <default_hash_table_segment_placement>END</default_hash_table_segment_placement>
                                <supported_hash_table_segment_placements>
                                    <value>ANY</value>
                                </supported_hash_table_segment_placements>
                            </hash_table_segment_placements>
                            <hash_table_segment_alignment>0x1000</hash_table_segment_alignment>
                            <hash_pages>false</hash_pages>
                            <segment_hash_algorithms>
                                <default_segment_hash_algorithm>SHA384</default_segment_hash_algorithm>
                                <supported_segment_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_segment_hash_algorithms>
                            </segment_hash_algorithms>
                            <hash_table_segment_version>7</hash_table_segment_version>
                            <hash_table_segment_metadata_versions>
                                <default_hash_table_segment_metadata_version>2.0</default_hash_table_segment_metadata_version>
                                <supported_hash_table_segment_metadata_versions>
                                    <value>2.0</value>
                                </supported_hash_table_segment_metadata_versions>
                            </hash_table_segment_metadata_versions>
                            <hash_table_segment_common_metadata_versions>
                                <default_hash_table_segment_common_metadata_version>0.0</default_hash_table_segment_common_metadata_version>
                                <supported_hash_table_segment_common_metadata_versions>
                                    <value>0.0</value>
                                </supported_hash_table_segment_common_metadata_versions>
                            </hash_table_segment_common_metadata_versions>
                        </hash_table_segment_properties>
                    </image_format>
                </supported_image_formats>
                <default_image_format>ELF-V7</default_image_format>
                <supported_oem_signing_features>
                    <supports_vouch_for>false</supports_vouch_for>
                    <default_signature_format>ECDSA384</default_signature_format>
                    <signature_formats>
                        <signature_format id="ECDSA384">
                            <signature_algorithm>ECDSA</signature_algorithm>
                            <signature_hash_algorithms>
                                <default_signature_hash_algorithm>SHA384</default_signature_hash_algorithm>
                                <supported_signature_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_signature_hash_algorithms>
                            </signature_hash_algorithms>
                            <ecdsa_curves>
                                <default_ecdsa_curve>SECP384R1</default_ecdsa_curve>
                                <supported_ecdsa_curves>
                                    <value>SECP384R1</value>
                                </supported_ecdsa_curves>
                            </ecdsa_curves>
                        </signature_format>
                    </signature_formats>
                    <serial_bind>
                        <supported>true</supported>
                        <supports_single_serial>true</supports_single_serial>
                        <supports_multi_serials>true</supports_multi_serials>
                    </serial_bind>
                    <debug>
                        <supported>true</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </debug>
                    <uie_key_switch_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </uie_key_switch_enable>
                    <root_revoke_activation_enable>
                        <supported>true</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </root_revoke_activation_enable>
                    <supports_root_revoke_activation_enable_as_combined>true</supports_root_revoke_activation_enable_as_combined>
                    <crash_dump>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </crash_dump>
                    <supports_oem_id_product_id_independent>true</supports_oem_id_product_id_independent>
                    <supports_anti_rollback_version>true</supports_anti_rollback_version>
                    <mrc_specs>
                        <default_mrc_spec>2.0</default_mrc_spec>
                        <supported_mrc_specs>
                            <value>2.0</value>
                        </supported_mrc_specs>
                    </mrc_specs>
                    <certificate_chain_depths>
                        <default_certificate_chain_depth>3</default_certificate_chain_depth>
                        <supported_certificate_chain_depths>
                            <value>2</value>
                            <value>3</value>
                        </supported_certificate_chain_depths>
                    </certificate_chain_depths>
                    <platform_bindings>
                        <supports_multiple_soc_ver>true</supports_multiple_soc_ver>
                        <default_platform_binding>SOC-HW-VER</default_platform_binding>
                        <supported_platform_bindings>
                            <value>SOC-HW-VER</value>
                            <value>JTAG-ID</value>
                        </supported_platform_bindings>
                    </platform_bindings>
                    <requires_secondary_software_id>false</requires_secondary_software_id>
                    <requires_feature_id>false</requires_feature_id>
                    <supported_oem_lifecycle_states>
                        <value>DEVELOPMENT</value>
                        <value>PRODUCTION</value>
                    </supported_oem_lifecycle_states>
                </supported_oem_signing_features>
                <supported_qti_signing_features>
                    <supports_vouch_for>false</supports_vouch_for>
                    <default_signature_format>ECDSA384</default_signature_format>
                    <signature_formats>
                        <signature_format id="ECDSA384">
                            <signature_algorithm>ECDSA</signature_algorithm>
                            <signature_hash_algorithms>
                                <default_signature_hash_algorithm>SHA384</default_signature_hash_algorithm>
                                <supported_signature_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_signature_hash_algorithms>
                            </signature_hash_algorithms>
                            <ecdsa_curves>
                                <default_ecdsa_curve>SECP384R1</default_ecdsa_curve>
                                <supported_ecdsa_curves>
                                    <value>SECP384R1</value>
                                </supported_ecdsa_curves>
                            </ecdsa_curves>
                        </signature_format>
                    </signature_formats>
                    <serial_bind>
                        <supported>true</supported>
                        <supports_single_serial>true</supports_single_serial>
                        <supports_multi_serials>true</supports_multi_serials>
                    </serial_bind>
                    <debug>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </debug>
                    <uie_key_switch_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </uie_key_switch_enable>
                    <root_revoke_activation_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </root_revoke_activation_enable>
                    <supports_root_revoke_activation_enable_as_combined>false</supports_root_revoke_activation_enable_as_combined>
                    <crash_dump>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </crash_dump>
                    <supports_oem_id_product_id_independent>true</supports_oem_id_product_id_independent>
                    <supports_anti_rollback_version>false</supports_anti_rollback_version>
                    <certificate_chain_depths>
                        <default_certificate_chain_depth>3</default_certificate_chain_depth>
                        <supported_certificate_chain_depths>
                            <value>3</value>
                        </supported_certificate_chain_depths>
                    </certificate_chain_depths>
                    <platform_bindings>
                        <supports_multiple_soc_ver>true</supports_multiple_soc_ver>
                        <default_platform_binding>SOC-HW-VER</default_platform_binding>
                        <supported_platform_bindings>
                            <value>SOC-HW-VER</value>
                            <value>JTAG-ID</value>
                            <value>SOC-FEATURE-ID</value>
                        </supported_platform_bindings>
                    </platform_bindings>
                    <requires_secondary_software_id>false</requires_secondary_software_id>
                    <requires_feature_id>false</requires_feature_id>
                    <supported_soc_lifecycle_states>
                        <value>OPERATIONAL-EXT</value>
                        <value>OPERATIONAL-INT</value>
                        <value>RMA</value>
                    </supported_soc_lifecycle_states>
                    <supported_oem_lifecycle_states>
                        <value>DEVELOPMENT</value>
                        <value>PRODUCTION</value>
                    </supported_oem_lifecycle_states>
                    <supported_oem_rch_algorithms>
                        <value>SHA384</value>
                    </supported_oem_rch_algorithms>
                </supported_qti_signing_features>
            </authenticator>
            <authenticator id="TME-FW" parent_authenticator="TME-PBL">
                <supported_image_formats>
                    <image_format id="ELF-V7">
                        <file_type>ELF</file_type>
                        <elf_properties>
                            <elf_class>
                                <default_elf_class>32</default_elf_class>
                                <supported_elf_classes>
                                    <value>32</value>
                                    <value>64</value>
                                </supported_elf_classes>
                            </elf_class>
                            <contains_preamble>false</contains_preamble>
                        </elf_properties>
                        <hash_table_segment_properties>
                            <hash_table_segment_placements>
                                <default_hash_table_segment_placement>END</default_hash_table_segment_placement>
                                <supported_hash_table_segment_placements>
                                    <value>ANY</value>
                                </supported_hash_table_segment_placements>
                            </hash_table_segment_placements>
                            <hash_table_segment_alignment>0x1000</hash_table_segment_alignment>
                            <hash_pages>false</hash_pages>
                            <segment_hash_algorithms>
                                <default_segment_hash_algorithm>SHA384</default_segment_hash_algorithm>
                                <supported_segment_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_segment_hash_algorithms>
                            </segment_hash_algorithms>
                            <hash_table_segment_version>7</hash_table_segment_version>
                            <hash_table_segment_metadata_versions>
                                <default_hash_table_segment_metadata_version>2.0</default_hash_table_segment_metadata_version>
                                <supported_hash_table_segment_metadata_versions>
                                    <value>2.0</value>
                                </supported_hash_table_segment_metadata_versions>
                            </hash_table_segment_metadata_versions>
                            <hash_table_segment_common_metadata_versions>
                                <default_hash_table_segment_common_metadata_version>0.0</default_hash_table_segment_common_metadata_version>
                                <supported_hash_table_segment_common_metadata_versions>
                                    <value>0.0</value>
                                </supported_hash_table_segment_common_metadata_versions>
                            </hash_table_segment_common_metadata_versions>
                        </hash_table_segment_properties>
                    </image_format>
                    <image_format id="ELF-V7-OEM-MISC">
                        <file_type>ELF</file_type>
                        <elf_properties>
                            <elf_class>
                                <default_elf_class>64</default_elf_class>
                                <supported_elf_classes>
                                    <value>64</value>
                                </supported_elf_classes>
                            </elf_class>
                            <contains_preamble>false</contains_preamble>
                        </elf_properties>
                        <hash_table_segment_properties>
                            <hash_table_segment_placements>
                                <default_hash_table_segment_placement>END</default_hash_table_segment_placement>
                                <supported_hash_table_segment_placements>
                                    <value>ANY</value>
                                </supported_hash_table_segment_placements>
                            </hash_table_segment_placements>
                            <hash_table_segment_alignment>0x1000</hash_table_segment_alignment>
                            <hash_pages>false</hash_pages>
                            <segment_hash_algorithms>
                                <default_segment_hash_algorithm>SHA384</default_segment_hash_algorithm>
                                <supported_segment_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_segment_hash_algorithms>
                            </segment_hash_algorithms>
                            <hash_table_segment_version>7</hash_table_segment_version>
                            <hash_table_segment_metadata_versions>
                                <default_hash_table_segment_metadata_version>2.0</default_hash_table_segment_metadata_version>
                                <supported_hash_table_segment_metadata_versions>
                                    <value>2.0</value>
                                </supported_hash_table_segment_metadata_versions>
                            </hash_table_segment_metadata_versions>
                            <hash_table_segment_common_metadata_versions>
                                <default_hash_table_segment_common_metadata_version>0.0</default_hash_table_segment_common_metadata_version>
                                <supported_hash_table_segment_common_metadata_versions>
                                    <value>0.0</value>
                                </supported_hash_table_segment_common_metadata_versions>
                            </hash_table_segment_common_metadata_versions>
                        </hash_table_segment_properties>
                        <vouch_segment_properties>
                            <vouch_segment_version>0</vouch_segment_version>
                            <max_entry_count>30</max_entry_count>
                            <vouch_segment_hash_algorithms>
                                <default_vouch_segment_hash_algorithm>SHA384</default_vouch_segment_hash_algorithm>
                                <supported_vouch_segment_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_vouch_segment_hash_algorithms>
                            </vouch_segment_hash_algorithms>
                            <phy_addr>0x149FD000</phy_addr>
                            <vouch_segment_placements>
                                <default_vouch_segment_placement>START</default_vouch_segment_placement>
                                <supported_vouch_segment_placements>
                                    <value>START</value>
                                </supported_vouch_segment_placements>
                            </vouch_segment_placements>
                            <vouch_segment_alignment>0x1000</vouch_segment_alignment>
                        </vouch_segment_properties>
                    </image_format>
                    <image_format id="ELF-V7-QTI-MISC">
                        <file_type>ELF</file_type>
                        <elf_properties>
                            <elf_class>
                                <default_elf_class>64</default_elf_class>
                                <supported_elf_classes>
                                    <value>64</value>
                                </supported_elf_classes>
                            </elf_class>
                            <contains_preamble>false</contains_preamble>
                        </elf_properties>
                        <hash_table_segment_properties>
                            <hash_table_segment_placements>
                                <default_hash_table_segment_placement>END</default_hash_table_segment_placement>
                                <supported_hash_table_segment_placements>
                                    <value>ANY</value>
                                </supported_hash_table_segment_placements>
                            </hash_table_segment_placements>
                            <hash_table_segment_alignment>0x1000</hash_table_segment_alignment>
                            <hash_pages>false</hash_pages>
                            <segment_hash_algorithms>
                                <default_segment_hash_algorithm>SHA384</default_segment_hash_algorithm>
                                <supported_segment_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_segment_hash_algorithms>
                            </segment_hash_algorithms>
                            <hash_table_segment_version>7</hash_table_segment_version>
                            <hash_table_segment_metadata_versions>
                                <default_hash_table_segment_metadata_version>2.0</default_hash_table_segment_metadata_version>
                                <supported_hash_table_segment_metadata_versions>
                                    <value>2.0</value>
                                </supported_hash_table_segment_metadata_versions>
                            </hash_table_segment_metadata_versions>
                            <hash_table_segment_common_metadata_versions>
                                <default_hash_table_segment_common_metadata_version>0.0</default_hash_table_segment_common_metadata_version>
                                <supported_hash_table_segment_common_metadata_versions>
                                    <value>0.0</value>
                                </supported_hash_table_segment_common_metadata_versions>
                            </hash_table_segment_common_metadata_versions>
                        </hash_table_segment_properties>
                        <vouch_segment_properties>
                            <vouch_segment_version>0</vouch_segment_version>
                            <max_entry_count>12</max_entry_count>
                            <vouch_segment_hash_algorithms>
                                <default_vouch_segment_hash_algorithm>SHA384</default_vouch_segment_hash_algorithm>
                                <supported_vouch_segment_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_vouch_segment_hash_algorithms>
                            </vouch_segment_hash_algorithms>
                            <phy_addr>0x149FD000</phy_addr>
                            <vouch_segment_placements>
                                <default_vouch_segment_placement>START</default_vouch_segment_placement>
                                <supported_vouch_segment_placements>
                                    <value>START</value>
                                </supported_vouch_segment_placements>
                            </vouch_segment_placements>
                            <vouch_segment_alignment>0x1000</vouch_segment_alignment>
                        </vouch_segment_properties>
                    </image_format>
                </supported_image_formats>
                <supported_oem_signing_features>
                    <supports_vouch_for>true</supports_vouch_for>
                    <default_signature_format>ECDSA384</default_signature_format>
                    <signature_formats>
                        <signature_format id="ECDSA384">
                            <signature_algorithm>ECDSA</signature_algorithm>
                            <signature_hash_algorithms>
                                <default_signature_hash_algorithm>SHA384</default_signature_hash_algorithm>
                                <supported_signature_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_signature_hash_algorithms>
                            </signature_hash_algorithms>
                            <ecdsa_curves>
                                <default_ecdsa_curve>SECP384R1</default_ecdsa_curve>
                                <supported_ecdsa_curves>
                                    <value>SECP384R1</value>
                                </supported_ecdsa_curves>
                            </ecdsa_curves>
                        </signature_format>
                    </signature_formats>
                    <serial_bind>
                        <supported>true</supported>
                        <supports_single_serial>true</supports_single_serial>
                        <supports_multi_serials>true</supports_multi_serials>
                    </serial_bind>
                    <debug>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </debug>
                    <uie_key_switch_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </uie_key_switch_enable>
                    <root_revoke_activation_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </root_revoke_activation_enable>
                    <supports_root_revoke_activation_enable_as_combined>false</supports_root_revoke_activation_enable_as_combined>
                    <crash_dump>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </crash_dump>
                    <supports_oem_id_product_id_independent>true</supports_oem_id_product_id_independent>
                    <supports_anti_rollback_version>true</supports_anti_rollback_version>
                    <mrc_specs>
                        <default_mrc_spec>2.0</default_mrc_spec>
                        <supported_mrc_specs>
                            <value>2.0</value>
                        </supported_mrc_specs>
                    </mrc_specs>
                    <certificate_chain_depths>
                        <default_certificate_chain_depth>3</default_certificate_chain_depth>
                        <supported_certificate_chain_depths>
                            <value>2</value>
                            <value>3</value>
                        </supported_certificate_chain_depths>
                    </certificate_chain_depths>
                    <platform_bindings>
                        <supports_multiple_soc_ver>true</supports_multiple_soc_ver>
                        <default_platform_binding>SOC-HW-VER</default_platform_binding>
                        <supported_platform_bindings>
                            <value>SOC-HW-VER</value>
                            <value>JTAG-ID</value>
                        </supported_platform_bindings>
                    </platform_bindings>
                    <requires_secondary_software_id>false</requires_secondary_software_id>
                    <requires_feature_id>false</requires_feature_id>
                    <supported_oem_lifecycle_states>
                        <value>DEVELOPMENT</value>
                        <value>PRODUCTION</value>
                    </supported_oem_lifecycle_states>
                </supported_oem_signing_features>
                <supported_qti_signing_features>
                    <supports_vouch_for>true</supports_vouch_for>
                    <default_signature_format>ECDSA384</default_signature_format>
                    <signature_formats>
                        <signature_format id="ECDSA384">
                            <signature_algorithm>ECDSA</signature_algorithm>
                            <signature_hash_algorithms>
                                <default_signature_hash_algorithm>SHA384</default_signature_hash_algorithm>
                                <supported_signature_hash_algorithms>
                                    <value>SHA384</value>
                                </supported_signature_hash_algorithms>
                            </signature_hash_algorithms>
                            <ecdsa_curves>
                                <default_ecdsa_curve>SECP384R1</default_ecdsa_curve>
                                <supported_ecdsa_curves>
                                    <value>SECP384R1</value>
                                </supported_ecdsa_curves>
                            </ecdsa_curves>
                        </signature_format>
                    </signature_formats>
                    <serial_bind>
                        <supported>true</supported>
                        <supports_single_serial>true</supports_single_serial>
                        <supports_multi_serials>true</supports_multi_serials>
                    </serial_bind>
                    <debug>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </debug>
                    <uie_key_switch_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </uie_key_switch_enable>
                    <root_revoke_activation_enable>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </root_revoke_activation_enable>
                    <supports_root_revoke_activation_enable_as_combined>false</supports_root_revoke_activation_enable_as_combined>
                    <crash_dump>
                        <supported>false</supported>
                        <supports_single_serial>false</supports_single_serial>
                        <supports_multi_serials>false</supports_multi_serials>
                    </crash_dump>
                    <supports_oem_id_product_id_independent>true</supports_oem_id_product_id_independent>
                    <supports_anti_rollback_version>false</supports_anti_rollback_version>
                    <certificate_chain_depths>
                        <default_certificate_chain_depth>3</default_certificate_chain_depth>
                        <supported_certificate_chain_depths>
                            <value>3</value>
                        </supported_certificate_chain_depths>
                    </certificate_chain_depths>
                    <platform_bindings>
                        <supports_multiple_soc_ver>true</supports_multiple_soc_ver>
                        <default_platform_binding>SOC-HW-VER</default_platform_binding>
                        <supported_platform_bindings>
                            <value>SOC-HW-VER</value>
                            <value>JTAG-ID</value>
                            <value>SOC-FEATURE-ID</value>
                        </supported_platform_bindings>
                    </platform_bindings>
                    <requires_secondary_software_id>false</requires_secondary_software_id>
                    <requires_feature_id>false</requires_feature_id>
                    <supported_soc_lifecycle_states>
                        <value>OPERATIONAL-EXT</value>
                        <value>OPERATIONAL-INT</value>
                        <value>RMA</value>
                    </supported_soc_lifecycle_states>
                    <supported_oem_lifecycle_states>
                        <value>DEVELOPMENT</value>
                        <value>PRODUCTION</value>
                    </supported_oem_lifecycle_states>
                    <supported_oem_rch_algorithms>
                        <value>SHA384</value>
                    </supported_oem_rch_algorithms>
                </supported_qti_signing_features>
            </authenticator>
        </authenticators>
    </authentication>
    <debugging>
        <tme>
            <image_id>DEBUG-POLICY</image_id>
            <tme_version>1</tme_version>
            <oem_debug_policy_format>ELF</oem_debug_policy_format>
            <tme_elf_properties>
                <phy_addr>0x149FD000</phy_addr>
                <elf_classes>
                    <default_elf_class>32</default_elf_class>
                    <supported_elf_classes>
                        <value>32</value>
                        <value>64</value>
                    </supported_elf_classes>
                </elf_classes>
                <dpr_segment_placements>
                    <default_dpr_segment_placement>START</default_dpr_segment_placement>
                    <supported_dpr_segment_placements>
                        <value>ANY</value>
                    </supported_dpr_segment_placements>
                </dpr_segment_placements>
                <dpr_segment_alignment>0x1000</dpr_segment_alignment>
            </tme_elf_properties>
            <command_version>1.1</command_version>
            <seq_signing_algorithms>
                <default_seq_signing_algorithm>ECDSA_P521_SHA512</default_seq_signing_algorithm>
                <supported_seq_signing_algorithms>
                    <value>ECDSA_P384_SHA384</value>
                    <value>ECDSA_P521_SHA512</value>
                </supported_seq_signing_algorithms>
            </seq_signing_algorithms>
            <test_signed_image_hash_algorithms>
                <default_test_signed_image_hash_algorithm>SHA384</default_test_signed_image_hash_algorithm>
                <supported_test_signed_image_hash_algorithms>
                    <value>SHA384</value>
                    <value>SHA512</value>
                </supported_test_signed_image_hash_algorithms>
            </test_signed_image_hash_algorithms>
            <seq_test_signed_image_hash_algorithms>
                <default_test_signed_image_hash_algorithm>SHA384</default_test_signed_image_hash_algorithm>
                <supported_test_signed_image_hash_algorithms>
                    <value>SHA384</value>
                    <value>SHA512</value>
                </supported_test_signed_image_hash_algorithms>
            </seq_test_signed_image_hash_algorithms>
            <fingerprint_hash_algorithms>
                <default_fingerprint_hash_algorithm>SHA384</default_fingerprint_hash_algorithm>
                <supported_fingerprint_hash_algorithms>
                    <value>SHA384</value>
                    <value>SHA512</value>
                </supported_fingerprint_hash_algorithms>
            </fingerprint_hash_algorithms>
            <supported_oem_rch_algorithms>
                <value>SHA384</value>
            </supported_oem_rch_algorithms>
            <supported_oem_crash_dump_curves>
                <value>SECP384R1</value>
            </supported_oem_crash_dump_curves>
            <debug_vector>
                <debug_vector_option id="REVERB_TRACE_DISABL">
                    <bit>1</bit>
                    <description>Enable REVERB_TRACE_DISABL feature.</description>
                </debug_vector_option>
                <debug_vector_option id="SECURE_BOOT_DISABLE">
                    <bit>2</bit>
                    <description>Enable SECURE_BOOT_DISABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="ORAN_TRACE_DISABLE">
                    <bit>3</bit>
                    <description>Enable ORAN_TRACE_DISABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="TIC_REENABLE">
                    <bit>6</bit>
                    <description>Enable TIC_REENABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="QC_CERBERUS_DBGEN_DISABLE">
                    <bit>7</bit>
                    <description>Enable QC_CERBERUS_DBGEN_DISABLE (QC_CERBERUS Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="QC_CERBERUS_NIDEN_DISABLE">
                    <bit>8</bit>
                    <description>Enable QC_CERBERUS_NIDEN_DISABLE (QC_CERBERUS Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="ISDB_GATING_ENABLE">
                    <bit>9</bit>
                    <description>Enable ISDB_GATING_ENABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="DAN_QCOM_TRACE_DISABLE">
                    <bit>10</bit>
                    <description>Enable DAN_QCOM_TRACE_DISABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="TMEROM_DBGEN">
                    <bit>11</bit>
                    <description>Enable TMEROM_DBGEN (TMEROM Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="TMEROM_NIDEN">
                    <bit>12</bit>
                    <description>Enable TMEROM_NIDEN (TMEROM Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="TMERAM_DBGEN">
                    <bit>13</bit>
                    <description>Enable TMERAM_DBGEN (TMERAM Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="TMERAM_NIDEN">
                    <bit>14</bit>
                    <description>Enable TMERAM_NIDEN (TMERAM Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="AOP_DBGEN">
                    <bit>15</bit>
                    <description>Enable AOP_DBGEN (AOP Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="AOP_NIDEN">
                    <bit>16</bit>
                    <description>Enable AOP_NIDEN (AOP Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="SHRM_DBGEN">
                    <bit>17</bit>
                    <description>Enable SHRM_DBGEN (SHRM Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="MSS_MODEM_DBGEN">
                    <bit>21</bit>
                    <description>Enable MSS_MODEM_DBGEN (Modem VECTOR Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="MSS_MODEM_NIDEN">
                    <bit>22</bit>
                    <description>Enable MSS_MODEM_NIDEN (Modem VECTOR Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="QSEE_DBGEN">
                    <bit>23</bit>
                    <description>Enable QSEE_DBGEN (QSEE/TZ/APPS Secure Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="QSEE_NIDEN">
                    <bit>24</bit>
                    <description>Enable QSEE_NIDEN (QSEE/TZ/APPS Secure Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="PIMEM_DBGEN">
                    <bit>25</bit>
                    <description>Enable PIMEM_DBGEN (PIMEM Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="PIMEM_NIDEN">
                    <bit>26</bit>
                    <description>Enable PIMEM_NIDEN (PIMEM Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="APB2JTAG_REENABLE">
                    <bit>27</bit>
                    <description>Enable APB2JTAG_REENABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="APPS_DBGEN">
                    <bit>29</bit>
                    <description>Enable APPS_DBGEN (APPS Non-Secure Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="APPS_NIDEN">
                    <bit>30</bit>
                    <description>Enable APPS_NIDEN (APPS Non-Secure Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="MSS_SCALAR_DBGEN">
                    <bit>32</bit>
                    <description>Enable MSS_SCALAR_DBGEN (Modem SCALAR Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="MSS_SCALAR_NIDEN">
                    <bit>33</bit>
                    <description>Enable MSS_SCALAR_NIDEN (Modem SCALAR Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="DAN_OEM_TRACE_DISABLE">
                    <bit>34</bit>
                    <description>Enable DAN_OEM_TRACE_DISABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="QDSS_TRACE_DISABLE">
                    <bit>35</bit>
                    <description>Enable QDSS_TRACE_DISABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="Q6_TRACE_DISABLE">
                    <bit>36</bit>
                    <description>Enable Q6_TRACE_DISABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="ECPRI_TRACE_DISABLE">
                    <bit>37</bit>
                    <description>Enable ECPRI_TRACE_DISABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="ETHERNET_TRACE_DISABLE">
                    <bit>38</bit>
                    <description>Enable ETHERNET_TRACE_DISABLE FEATURE.</description>
                </debug_vector_option>
                <debug_vector_option id="DDRSS_DBGEN">
                    <bit>46</bit>
                    <description>Enable DDRSS_DBGEN (DDRSS Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="DDRSS_NIDEN">
                    <bit>47</bit>
                    <description>Enable DDRSS_NIDEN (DDRSS Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="DAP_DBGEN">
                    <bit>50</bit>
                    <description>Enable DAP_DBGEN (DAP Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="DAP_NIDEN">
                    <bit>51</bit>
                    <description>Enable DAP_NIDEN (DAP Non-Invasive Debug).</description>
                </debug_vector_option>
                <debug_vector_option id="APPS_SCANDUMP_REENABLE">
                    <bit>52</bit>
                    <description>Enable APPS_SCANDUMP_REENABLE feature.</description>
                    <enabled_if_crash_dump_vector>
                        <value>MINI_DUMP</value>
                        <value>NS_FULL_DUMP</value>
                        <value>SEC_FULL_DUMP</value>
                    </enabled_if_crash_dump_vector>
                </debug_vector_option>
                <debug_vector_option id="DDRSS_SCANDUMP_REENABLE">
                    <bit>53</bit>
                    <description>Enable DDRSS_SCANDUMP_REENABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="DEBUGBUS_DISABLE_REENABLE">
                    <bit>54</bit>
                    <description>Enable DEBUGBUS_DISABLE_REENABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="DCC_DISABLE_REENABLE">
                    <bit>55</bit>
                    <description>Enable DCC_DISABLE_REENABLE feature.</description>
                    <enabled_if_crash_dump_vector>
                        <value>MINI_DUMP</value>
                        <value>NS_FULL_DUMP</value>
                        <value>SEC_FULL_DUMP</value>
                    </enabled_if_crash_dump_vector>
                </debug_vector_option>
                <debug_vector_option id="EUD_DISABLE_REENABLE">
                    <bit>56</bit>
                    <description>Enable EUD_DISABLE_REENABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="SMMU_SCAN_DUMP_REENABLE">
                    <bit>57</bit>
                    <description>Enable SMMU_SCAN_DUMP_REENABLE feature.</description>
                </debug_vector_option>
                <debug_vector_option id="SP_DISABLE_REENABLE">
                    <bit>58</bit>
                    <description>Enable SP_DISABLE_REENABLE feature.</description>
                </debug_vector_option>
            </debug_vector>
            <subsystems>
                <subsystem id="AP_SEC_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="TZ_LOG_EN">
                            <bit>0</bit>
                            <description>Enable TZ and TA logging.</description>
                        </debug_option>
                        <debug_option id="INDICATE_SECURE_WATCHDOG_ACCESS">
                            <bit>30</bit>
                            <description>Indicate to TZ that Secure Watchdog Access is enabled.</description>
                        </debug_option>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="AP_NSEC_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="LOG_EN">
                            <bit>0</bit>
                            <description>Enable Logging.</description>
                        </debug_option>
                        <debug_option id="DSP_S1_SMMU_FAULT_DIS">
                            <bit>1</bit>
                            <description>Enable DSP_S1_SMMU_FAULT_DIS feature.</description>
                        </debug_option>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="MODEM_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="LOG_EN">
                            <bit>0</bit>
                            <description>Enable Logging.</description>
                        </debug_option>
                        <debug_option id="DYN_USR_PD_FULL_DUMP_EN">
                            <bit>1</bit>
                            <description>Permit collection of full PD Dump of DSP Dynamic User PDs.</description>
                        </debug_option>
                        <debug_option id="DYN_USR_PD_SIGN_VERIFY_BYPASS_EN">
                            <bit>2</bit>
                            <description>Permit module signature verification bypass in DSP Dynamic User PDs.</description>
                        </debug_option>
                        <debug_option id="DYN_USR_PD_CRITICAL_PROC_EN">
                            <bit>3</bit>
                            <description>Permit DSP Dynamic user PDs to be created as a critical process.</description>
                        </debug_option>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="AOP_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="ENABLE_PERIODIC_WAKEUP">
                            <bit>1</bit>
                            <description>Enable periodic sequencer wakeup.</description>
                        </debug_option>
                        <debug_option id="INDICATE_SECURE_WATCHDOG_ACCESS">
                            <bit>30</bit>
                            <description>Indicate to AOP that Secure Watchdog Access is enabled.</description>
                        </debug_option>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="TME_CPU_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="ENABLE_PERIODIC_WAKEUP">
                            <bit>1</bit>
                            <description>Enable periodic sequencer wakeup.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="SHRM_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="CPUCP_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
                <subsystem id="SLPI_SS_MSID">
                    <supported_debug_options>
                        <debug_option id="LOG_EN">
                            <bit>0</bit>
                            <description>Enable Logging.</description>
                        </debug_option>
                        <debug_option id="DYN_USR_PD_FULL_DUMP_EN">
                            <bit>1</bit>
                            <description>Permit collection of full PD Dump of DSP Dynamic User PDs.</description>
                        </debug_option>
                        <debug_option id="DYN_USR_PD_SIGN_VERIFY_BYPASS_EN">
                            <bit>2</bit>
                            <description>Permit module signature verification bypass in DSP Dynamic User PDs.</description>
                        </debug_option>
                        <debug_option id="DYN_USR_PD_CRITICAL_PROC_EN">
                            <bit>3</bit>
                            <description>Permit DSP Dynamic user PDs to be created as a critical process.</description>
                        </debug_option>
                        <debug_option id="MINI_DUMP_EN">
                            <bit>31</bit>
                            <description>Enable MINI_DUMP collection.</description>
                        </debug_option>
                    </supported_debug_options>
                </subsystem>
            </subsystems>
            <allowed_test_signed_images>
                <value>TME_SEQ_SS_SWID</value>
                <value>QTEE_SS_SWID</value>
                <value>QHEE_SS_SWID</value>
                <value>SHRM_SS_SWID</value>
                <value>AOP_SS_SWID</value>
                <value>CPUCP_SS_SWID</value>
            </allowed_test_signed_images>
            <allowed_test_signed_images_vector>
                <value>TME_SEQ_SS_SWID</value>
                <value>QTEE_SS_SWID</value>
                <value>QHEE_SS_SWID</value>
                <value>SHRM_SS_SWID</value>
                <value>AOP_SS_SWID</value>
                <value>CPUCP_SS_SWID</value>
            </allowed_test_signed_images_vector>
            <limits>
                <tag pointer="/SvcDebugPolicy/EntitlementCertificate/Entitlements/DebugEntitlement/AuthorizedDebugVector">
                    <byte_size>16</byte_size>
                </tag>
                <tag pointer="/SvcDebugPolicy/EntitlementCertificate/Entitlements/DebugEntitlement/AuthorizedTestSignedImageVector">
                    <byte_size>8</byte_size>
                </tag>
                <tag pointer="/SvcDebugPolicy/DebugPolicyData/DebugVector">
                    <byte_size>16</byte_size>
                </tag>
                <tag pointer="/SvcDebugPolicy/DebugPolicyData/TestSignedImageVector">
                    <byte_size>8</byte_size>
                </tag>
                <tag pointer="/SvcDebugPolicy/DebugPolicyData/OemTestRootCaHashValues">
                    <max_hash_array_length>4</max_hash_array_length>
                </tag>
                <tag pointer="/SvcDebugPolicy/DebugPolicyData/ChipConstraints/OemBatchKeyHash">
                    <not_used></not_used>
                </tag>
            </limits>
        </tme>
    </debugging>
    <fuse_blowing>
        <image_id>SEC-ELF</image_id>
        <fuse_regions>
            <fuse_region id="MRC">
                <fuse_row address="0x221c0080">
                    <fuse>
                        <name>OEM_ROOT_CERT_ACTIVATION_LIST_0</name>
                        <description>Activate root0 cert.</description>
                        <bits>17</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_ACTIVATION_LIST_1</name>
                        <description>Activate root1 cert.</description>
                        <bits>18</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_ACTIVATION_LIST_2</name>
                        <description>Activate root2 cert.</description>
                        <bits>19</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_ACTIVATION_LIST_3</name>
                        <description>Activate root3 cert.</description>
                        <bits>20</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_REVOCATION_LIST_0</name>
                        <description>Revoke root0 cert.</description>
                        <bits>21</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_REVOCATION_LIST_1</name>
                        <description>Revoke root1 cert.</description>
                        <bits>22</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_REVOCATION_LIST_2</name>
                        <description>Revoke root2 cert.</description>
                        <bits>23</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ROOT_CERT_REVOCATION_LIST_3</name>
                        <description>Revoke root3 cert.</description>
                        <bits>24</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_SECURITY_POLICY">
                <fuse_row address="0x221c0090">
                    <fuse>
                        <name>DISALLOW_SOC_DEBUG</name>
                        <description>DisallowSOCDEBUG
'1' - Disallow unlocking of debug interfaces for the entire SoC (i.e. no SoC debug possible permanently). Requires Activate_Security_Policy fuse set to '1' to take effect. Not recommended. No RMA /JTAG access possible. 
'0' - debugging is available.</description>
                        <bits>0</bits>
                    </fuse>
                    <fuse>
                        <name>ENFORCE_OEM_AUTHZ_ON_SOC_DEBUG</name>
                        <description>EnforceOemAuthzOnSocDebug 
'1' - Enforce OEM authorization of Debug Policy Requests. When set, OEM must counter-sign Qti debug policies and TME must verify both signatures (Qti and OEM). Requires Activate_Security_Policy fuse set to '1' to take effect. 
'0' - Do not enforce OEM counter-signing.</description>
                        <bits>1</bits>
                    </fuse>
                    <fuse>
                        <name>ENFORCE_OEM_AUTHZ_ON_FUSE_OVERRIDES</name>
                        <description>EnforceOemAuthzOnFuseOverrides
'1' - Fuse overwrite request requires an OEM signature. Requires Activate_Security_Policy fuse set to '1' to take effect. 
'0' - Fuse overwrite request does not require an OEM signature.</description>
                        <bits>4</bits>
                    </fuse>
                    <fuse>
                        <name>ENFORCE_OEM_AUTHZ_ON_ROM_PATCH</name>
                        <description>EnforceOemAuthzOnROMPatch
'1' - Updates to TME/SoC ROM (RoT) requires OEM signature. Requires Activate_Security_Policy fuse set to '1' to take effect.  
'0' - Updates to TME/SoC ROM (RoT) do not require OEM signature.</description>
                        <bits>5</bits>
                    </fuse>
                    <fuse>
                        <name>ACTIVATE_SECURITY_POLICY</name>
                        <description>ActivateSecurityPolicy
Set to '1' for OEMSecurityPolicy bits 0,1,4,5 to take effect.</description>
                        <bits>11</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_DEVICE_LCS</name>
                        <description>OEM_DEVICE_LCS (OEM Device Life cycle state)
01        =&gt; OEM_DEV_LCSID
00,1X =&gt; OEM_PROD_LCSID.</description>
                        <bits>17:16</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_ALL_DEBUG_DISABLE_FUSE</name>
                        <description>With this bit the OEM indicates that the device cannot be moved into debug state regardless of signed debug commands. All debug is disabled with this bit set.</description>
                        <bits>32</bits>
                    </fuse>
                    <fuse>
                        <name>AUTH_EN</name>
                        <description>Blow this bit to enable secure boot for apps and other peripheral images. When this bit is '1'; enables authentication for any code that references secure boot configuration.</description>
                        <bits>33</bits>
                    </fuse>
                    <fuse>
                        <name>PK_HASH_IN_FUSE</name>
                        <description>For boot configuration : 
- If this bit is '0' use the internal ROM hash index and OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash.  
- If this bit is '1' use the value stored in OEM_PK_HASH for the root certificate hash.</description>
                        <bits>34</bits>
                    </fuse>
                    <fuse>
                        <name>USE_SERIAL_NUM</name>
                        <description>If this bit is '1' then the unique device serial number is required in the authentication of code for boot configuration.</description>
                        <bits>35</bits>
                    </fuse>
                    <fuse>
                        <name>ROM_PK_HASH_IDX</name>
                        <description>If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM table.</description>
                        <bits>39:36</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="WRITE_PERMISSIONS">
                <fuse_row address="0x221c00e0">
                    <fuse>
                        <name>MRC_WRITE_DISABLE</name>
                        <description>This bit determines the write permission setting for this region.</description>
                        <bits>3</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_SECURITY_POLICY_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM SECURITY POLICY region. Blow this bit after the OEM SECURITY POLICY region has been completely provisioned.</description>
                        <bits>5</bits>
                    </fuse>
                    <fuse>
                        <name>WRITE_PERMISSIONS_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to WRITE PERMISSIONS region. Blow this bit only if no further changes to Write Permissions are needed.</description>
                        <bits>7</bits>
                    </fuse>
                    <fuse>
                        <name>READ_PERMISSIONS_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to READ PERMISSIONS region. Blow this bit after the READ PERMISSIONS region has been completely provisioned.</description>
                        <bits>8</bits>
                    </fuse>
                    <fuse>
                        <name>FUSE_REDUNDANCY_ENABLE_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to FUSE REDUNDANCY ENABLE region. Blow this bit after the FUSE REDUNDANCY ENABLE region has been completely provisioned.</description>
                        <bits>9</bits>
                    </fuse>
                    <fuse>
                        <name>DEBUG_DISABLE_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to DEBUG DISABLE region. Blow this bit after the DEBUG DISABLE region has been completely provisioned.</description>
                        <bits>10</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_CONFIG_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM CONFIG region. Blow this bit after the OEM CONFIG region has been completely provisioned.</description>
                        <bits>12</bits>
                    </fuse>
                    <fuse>
                        <name>ANTI_ROLLBACK_WRITE_DISABLE</name>
                        <description>This bit determines the write permission setting for this region.</description>
                        <bits>16</bits>
                    </fuse>
                    <fuse>
                        <name>MRC_HASH_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to MRC HASH region. Blow this bit after the MRC HASH region has been completely provisioned.</description>
                        <bits>24</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_PRODUCT_SEED_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM PRODUCT SEED region. Blow this bit after the OEM PRODUCT SEED region has been completely provisioned.</description>
                        <bits>25</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_SPARE_0_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM SPARE 0 region. Blow this bit after the OEM SPARE 0 region has been completely provisioned.</description>
                        <bits>31</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_SPARE_1_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM SPARE 1 region. Blow this bit after the OEM SPARE 1 region has been completely provisioned.</description>
                        <bits>32</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_SPARE_2_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM SPARE 2 region. Blow this bit after the OEM SPARE 2 region has been completely provisioned.</description>
                        <bits>33</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_SPARE_3_WRITE_DISABLE</name>
                        <description>Disables further QFPROM changes to OEM SPARE 3 region. Blow this bit after the OEM SPARE 3 region has been completely provisioned.</description>
                        <bits>34</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="READ_PERMISSIONS">
                <fuse_row address="0x221c00e8">
                    <fuse>
                        <name>MRC_READ_DISABLE</name>
                        <description>This bit determines the write permission setting for this region.</description>
                        <bits>3</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_PRODUCT_SEED_READ_DISABLE</name>
                        <description>Blow this bit after the OEM Product Seed region has been completely provisioned.</description>
                        <bits>25</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="FUSE_REDUNDANCY_ENABLE">
                <fuse_row address="0x221c00f0">
                    <fuse>
                        <name>MRC_HASH_FEC_ENABLE</name>
                        <description>Blow to enable FEC for MRC Hash region. Ensure that complete region is provisioned before FEC is enabled.</description>
                        <bits>24</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_PRODUCT_SEED_FEC_ENABLE</name>
                        <description>Blow to enable FEC for OEM Product Seed region. Ensure that complete region is provisioned before FEC is enabled.</description>
                        <bits>25</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="DEBUG_DISABLE">
                <fuse_row address="0x221c00f8">
                    <fuse>
                        <name>SHRM_DBGEN_DISABLE</name>
                        <bits>6</bits>
                    </fuse>
                    <fuse>
                        <name>MSS_MODEM_DBGEN_DISABLE</name>
                        <description>Modem Invasive debug disable.</description>
                        <bits>10</bits>
                    </fuse>
                    <fuse>
                        <name>MSS_MODEM_NIDEN_DISABLE</name>
                        <description>Modem Non-Invasive debug disable.</description>
                        <bits>11</bits>
                    </fuse>
                    <fuse>
                        <name>QSEE_DBGEN_DISABLE</name>
                        <description>QSEE Invasive debug disable.</description>
                        <bits>12</bits>
                    </fuse>
                    <fuse>
                        <name>QSEE_NIDEN_DISABLE</name>
                        <description>QSEE Non-Invasive debug disable.</description>
                        <bits>13</bits>
                    </fuse>
                    <fuse>
                        <name>PIMEM_DBGEN_DISABLE</name>
                        <description>PIMEM Invasive debug disable.</description>
                        <bits>14</bits>
                    </fuse>
                    <fuse>
                        <name>PIMEM_NIDEN_DISABLE</name>
                        <description>PIMEM Non-Invasive debug disable.</description>
                        <bits>15</bits>
                    </fuse>
                    <fuse>
                        <name>APPS_DBGEN_DISABLE</name>
                        <description>Apps Invasive debug disable.</description>
                        <bits>32</bits>
                    </fuse>
                    <fuse>
                        <name>APPS_NIDEN_DISABLE</name>
                        <description>Apps Non-Invasive debug disable.</description>
                        <bits>33</bits>
                    </fuse>
                    <fuse>
                        <name>MSS_SCALAR_DBGEN_DISABLE</name>
                        <description>MSS Scalar Invasive debug disable.</description>
                        <bits>34</bits>
                    </fuse>
                    <fuse>
                        <name>MSS_SCALAR_NIDEN_DISABLE</name>
                        <description>MSS Scalar Non-Invasive debug disable.</description>
                        <bits>35</bits>
                    </fuse>
                    <fuse>
                        <name>DAN_OEM_TRACE_DISABLE</name>
                        <description>OEM Trace Disable for DAN.</description>
                        <bits>36</bits>
                    </fuse>
                    <fuse>
                        <name>QDSS_TRACE_DISABLE</name>
                        <description>OEM Trace Disable for QDSS.</description>
                        <bits>37</bits>
                    </fuse>
                    <fuse>
                        <name>Q6_TRACE_DISABLE</name>
                        <description>OEM Trace Disable for Q6 FAPI.</description>
                        <bits>38</bits>
                    </fuse>
                    <fuse>
                        <name>ECPRI_TRACE_DISABLE</name>
                        <description>OEM Trace Disable for ECPRI.</description>
                        <bits>39</bits>
                    </fuse>
                    <fuse>
                        <name>ETHERNET_TRACE_DISABLE</name>
                        <description>OEM Trace Disable for ETHERNET.</description>
                        <bits>40</bits>
                    </fuse>
                    <fuse>
                        <name>DDRSS_DBGEN_DISABLE</name>
                        <description>DDRSS Invasive debug disable.</description>
                        <bits>48</bits>
                    </fuse>
                    <fuse>
                        <name>DDRSS_NIDEN_DISABLE</name>
                        <description>DDRSS Non-Invasive debug disable.</description>
                        <bits>49</bits>
                    </fuse>
                    <fuse>
                        <name>DAP_DBGEN_DISABLE</name>
                        <description>DAP Invasive debug disable.</description>
                        <bits>52</bits>
                    </fuse>
                    <fuse>
                        <name>DAP_NIDEN_DISABLE</name>
                        <description>DAP Non-Invasive debug disable.</description>
                        <bits>53</bits>
                    </fuse>
                    <fuse>
                        <name>APPS_SCANDUMP_DISABLE</name>
                        <description>Apps Scan Dump disable.</description>
                        <bits>54</bits>
                    </fuse>
                    <fuse>
                        <name>DDRSS_SCANDUMP_DISABLE</name>
                        <description>DDRSS Scan Dump disable.</description>
                        <bits>55</bits>
                    </fuse>
                    <fuse>
                        <name>DEBUGBUS_DISABLE</name>
                        <description>Debug bus disable.</description>
                        <bits>56</bits>
                    </fuse>
                    <fuse>
                        <name>DCC_DISABLE</name>
                        <description>DCC disable.</description>
                        <bits>57</bits>
                    </fuse>
                    <fuse>
                        <name>SMMU_SCANDUMP_DISABLE</name>
                        <description>SMMU Scan Dump disable.</description>
                        <bits>59</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_CONFIG">
                <fuse_row address="0x221c0110">
                    <fuse>
                        <name>E_DLOAD_DISABLE</name>
                        <description>OEM Optional. Disables emergency download via removable SD and/or USB downloader in Apps PBL error handler.</description>
                        <bits>0</bits>
                    </fuse>
                    <fuse>
                        <name>ENUM_TIMEOUT</name>
                        <description>OEM Optional. BOOT ROM must support USB enumeration timeout. Timeout applies to both enumeration for FLCB (fast low current boot) and USB download mode. If USB is not enumerated within time (90 seconds), quit USB enumeration If USB suspend or disconnected after enumeration, start timer again.</description>
                        <bits>1</bits>
                    </fuse>
                    <fuse>
                        <name>FORCE_DLOAD_DISABLE</name>
                        <description>OEM optional. If FORCE_DLOAD_DISABLE is '0'; device goes to download mode if an error occurs very early in XBL1. If FORCE_DLOAD_DISABLE is set to '1'; device goes into cold boot if an error occurs very early in XBL1.</description>
                        <bits>2</bits>
                    </fuse>
                    <fuse>
                        <name>FORCE_USB_BOOT_GPIO_DISABLE</name>
                        <description>This fuse is used to control booting from FORCE_USB_BOOT_GPIO. It only controls FORCE_USB_GPIO based boot, FDL cookies are not controlled by this fuse.
If fuse value = 0 =&gt; PBL honors boot from USB if FORCE_USB_BOOT GPIO is flipped. If the GPIO is set to high, PBL will enter USB FEDL path irrespective of FAST_BOOT option selected.
If fuse value = 1 =&gt; PBL will not enter USB FEDL mode even if FORCE_USB_GPIO is flipped to 1. Boot from FORCE USB GPIO is disabled.</description>
                        <bits>3</bits>
                    </fuse>
                    <fuse>
                        <name>SDCC_ADMA_DISABLE</name>
                        <description>0 is default ADMA mode enabled 
1 - ADMA mode disabled and fallback to FIFO mode.</description>
                        <bits>4</bits>
                    </fuse>
                    <fuse>
                        <name>FAST_BOOT</name>
                        <description>These fuses are used by boot code to specify which device has priority to be booted from. For Lassen, the mapping is as follows:
0: eMMC -&gt; USB
1: eMMC + Network -&gt; USB
2: PCIe
3: QSPI NOR + Network -&gt; USB
4: eMMC -&gt; USB
5: NAND -&gt; USB
6: NAND + Network -&gt; USB
7: USB
8: RSVD
9: RSVD.</description>
                        <bits>8:5</bits>
                    </fuse>
                    <fuse>
                        <name>PBL_QSPI_BOOT_EDL_ENABLED</name>
                        <description>When fuse is blown, EDL Path will be QSPI-&gt;SD-&gt;USB else the EDL path will be as before SD-&gt;USB.</description>
                        <bits>10</bits>
                    </fuse>
                    <fuse>
                        <name>SPI_CLK_BOOT_FREQ</name>
                        <description>Default is 37.5 MHz and when blown 19.2 MHz.</description>
                        <bits>11</bits>
                    </fuse>
                    <fuse>
                        <name>PBL_FDL_TIMEOUT_RESET_FEATURE_ENABLE</name>
                        <description>Fuse bit to reset device if PBL enters into EDL mode unintentionally.</description>
                        <bits>13</bits>
                    </fuse>
                    <fuse>
                        <name>WDOG_EN</name>
                        <description>Combined with GPIO Wdog disable (connects to MPM). Prevents the Watch Dog from being disabled by the GPIO.</description>
                        <bits>14</bits>
                    </fuse>
                    <fuse>
                        <name>PBL_LOG_DISABLE</name>
                        <description>SW only use for Boot. Control logging mechanism in Boot ROM (If blown, Logging is disabled &amp; mandated for external parts).</description>
                        <bits>15</bits>
                    </fuse>
                    <fuse>
                        <name>PBL_USB_TYPE_C_DISABLE</name>
                        <description>0: QMP PHY receives CC_OUT (0   SS Lane1 or 1   SS Lane2)
1: QMP PHY receives 0 due to PORT SELECT MUX s default value 0   selects SS Lane1.</description>
                        <bits>16</bits>
                    </fuse>
                    <fuse>
                        <name>ROOT_CERT_TOTAL_NUM</name>
                        <description>Defines the total root cert number supported from the certificate (Upto 4 roots).</description>
                        <bits>18:17</bits>
                    </fuse>
                    <fuse>
                        <name>QSPI_DMA_DISABLE</name>
                        <description>0 =&gt; QSPI DMA is enabled 1 =&gt; QSPI DMA is disabled.</description>
                        <bits>19</bits>
                    </fuse>
                    <fuse>
                        <name>USB_SS_DISABLE</name>
                        <description>Used to disable USB SS enumeration during Boot.</description>
                        <bits>22</bits>
                    </fuse>
                    <fuse>
                        <name>USB_PIPO_DISABLE</name>
                        <bits>23</bits>
                    </fuse>
                    <fuse>
                        <name>SRIS_EN</name>
                        <description>Enables PCIe SRIS (Separate Reference Clock with Independent SSC) mode.</description>
                        <bits>24</bits>
                    </fuse>
                    <fuse>
                        <name>DEBUG_POLICY_DISABLE</name>
                        <description>Debug Policy is bypassed when this bit is 1. Debug Policy provides a means to re-enable debug capabilities under OEM-specified selectable conditions.</description>
                        <bits>28</bits>
                    </fuse>
                    <fuse>
                        <name>PBL_FDL_TIMEOUT_RESET_TO_VAL</name>
                        <description>This fuse allows OEMs to have configurable timeout values for FDL timeout reset feature.
00: 05 ms (default)
01: 30 ms
10: 60 ms
11: 120 ms.</description>
                        <bits>30:29</bits>
                    </fuse>
                    <fuse>
                        <name>PCIE_SUBSYS_ID</name>
                        <description>PCIe Subsystem ID. Both PCIE_SUBSYS_ID and PCIE_SUBSYS_VENDOR_ID need blown to a non-zero value to take effect.</description>
                        <bits>46:31</bits>
                    </fuse>
                    <fuse>
                        <name>PCIE_SUBSYS_VENDOR_ID</name>
                        <description>PCIe Subsystem Vendor ID. Both PCIE_SUBSYS_ID and PCIE_SUBSYS_VENDOR_ID need blown to a non-zero value to take effect.</description>
                        <bits>62:47</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0118">
                    <fuse>
                        <name>TZ_SW_CRYPTO_FIPS_ENABLE</name>
                        <description>Enable FIPS mode for TZ software crypto. Disable by default and blow to enable.</description>
                        <bits>4</bits>
                    </fuse>
                    <fuse>
                        <name>MODEM_CRYPTO_FIPS_ENABLE</name>
                        <description>Enable FIPS mode for modem. Disable by default and blow to enable.</description>
                        <bits>5</bits>
                    </fuse>
                    <fuse>
                        <name>TZ_SW_CRYPTO_FIPS_OVERRIDE</name>
                        <description>Override TZ_SW_CRYPTO_FIPS_ENABLE fuse. Non-override by default and blow to override the TZ_SW_CRYPTO_FIPS_ENABLE fuse to disable the FIPS feature in TZ.</description>
                        <bits>7</bits>
                    </fuse>
                    <fuse>
                        <name>SPARE_REG0_SECURE</name>
                        <description>This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it indicates secure, and the region has the properties of a customer private key, and is not readable through SW while debug is enabled.</description>
                        <bits>12</bits>
                    </fuse>
                    <fuse>
                        <name>SPARE_REG1_SECURE</name>
                        <description>This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it indicates secure, and the region has the properties of a customer private key, and is not readable through SW while debug is enabled.</description>
                        <bits>13</bits>
                    </fuse>
                    <fuse>
                        <name>SPARE_REG2_SECURE</name>
                        <description>This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it indicates secure, and the region has the properties of a customer private key, and is not readable through SW while debug is enabled._x000D_
* This region is reserved for DOLBY and will be blown by QC.</description>
                        <bits>14</bits>
                    </fuse>
                    <fuse>
                        <name>SPARE_REG3_SECURE</name>
                        <description>This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it indicates secure, and the region has the properties of a customer private key, and is not readable through SW while debug is enabled._x000D_
* This region is reserved for DOLBY and will be blown by QC.</description>
                        <bits>15</bits>
                    </fuse>
                    <fuse>
                        <name>EKU_ENFORCEMENT_EN</name>
                        <description>When this fuse is blown will enable enforcement of the EKU field in the certificate.</description>
                        <bits>30</bits>
                    </fuse>
                    <fuse>
                        <name>DISABLE_RSA</name>
                        <description>When this bit is 0 and signed image type is SHA384 + RSA/ECC is 0 =&gt; RSA OPERATION_x000D_
When this bit is 0 and signed image type is SHA384 + RSA/ECC IS 1=&gt; ECC OPERATION USING PKA IP_x000D_
When this bit is 1 and signed image type is SHA384 + RSA/ECC is 0 =&gt; Error_x000D_
When this bit is 1 and signed image type is SHA384 + RSA/ECC IS 1=&gt; ECC OPERATION USING PKA IP.</description>
                        <bits>31</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_HW_ID</name>
                        <description>The OEM hardware ID. Bits 15:0.</description>
                        <bits>47:32</bits>
                    </fuse>
                    <fuse>
                        <name>OEM_PRODUCT_ID</name>
                        <description>The OEM product ID. Bits 15:0.</description>
                        <bits>63:48</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0120">
                    <fuse>
                        <name>PERIPH_PID</name>
                        <description>Overrides the default Qti device ID. Both PERIPH_VID and PERIPH_PID need blown to a non-zero value to take effect.</description>
                        <bits>15:0</bits>
                    </fuse>
                    <fuse>
                        <name>PERIPH_VID</name>
                        <description>Overrides the default Qti vendor ID. Both PERIPH_VID and PERIPH_PID need blown to a non-zero value to take effect.</description>
                        <bits>31:16</bits>
                    </fuse>
                    <fuse>
                        <name>ANTI_ROLLBACK_FEATURE_EN</name>
                        <description>Bit 0 - BOOT_ANTI_ROLLBACK_EN_x000D_
Bit 1 - TZAPPS_ANTI_ROLLBACK_EN_x000D_
Bit 2 - PILSUBSYS_ANTI_ROLLBACK_EN_x000D_
Bit 3 - MSA_ANTI_ROLLBACK_EN_x000D_
Bit 4 - Reserved_x000D_
Bit 5 - Reserved_x000D_
Bit 6 - Reserved_x000D_
Bit 7 - Reserved.</description>
                        <bits>39:32</bits>
                    </fuse>
                    <fuse>
                        <name>COMMON_MAC_VENDOR_INFO</name>
                        <description>Captures the 24Bit Vendor information which is vendor specific and attached to the offset to form the complete MAC Address.</description>
                        <bits>63:40</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0128">
                    <fuse>
                        <name>MAC_START_ADDR_OFFSET</name>
                        <description>Start Offset of the MAC Address that is to be used.</description>
                        <bits>23:0</bits>
                    </fuse>
                    <fuse>
                        <name>NO_OF_MACS</name>
                        <description>Range of MAC address from Start offset.</description>
                        <bits>28:24</bits>
                    </fuse>
                    <fuse>
                        <name>MASK_FOR_MACS</name>
                        <description>This is the Mask to indicate which of the Ethx to be skipped where x = 1 to 32. Bit0 corresponds to Eth1.</description>
                        <bits>60:29</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="MRC_HASH">
                <fuse_row address="0x221c0500">
                    <fuse>
                        <name>MRC_HASH</name>
                        <description>Hash of Multiple Root Certificates (up to 4 certificates).</description>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_124</name>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0508">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_125</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0510">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_126</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0518">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_127</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0520">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_128</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0528">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_129</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0530">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_130</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0538">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_131</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0540">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_132</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0548">
                    <fuse>
                        <name>MRC_HASH</name>
                        <bits>7:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_133</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_PRODUCT_SEED">
                <fuse_row address="0x221c0550">
                    <fuse>
                        <name>OEM_PRODUCT_SEED</name>
                        <description>OEM Product Seed is generated by the OEM and written to SoC fuses. The seed value is used by the OEM to derive device provisioning keys that are specific to the OEM product. 
This value is protected by TME HW and is only readable by TME HW in the context of key derivation operations.</description>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_128</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0558">
                    <fuse>
                        <name>OEM_PRODUCT_SEED</name>
                        <bits>55:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_129</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c0560">
                    <fuse>
                        <name>OEM_PRODUCT_SEED</name>
                        <bits>15:0</bits>
                    </fuse>
                    <fuse>
                        <name>FEC_130</name>
                        <description>FEC autocalculated based on 56 bits in the row.</description>
                        <bits>62:56</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_SPARE_0">
                <fuse_row address="0x221c1ac0">
                    <fuse>
                        <name>OEM_SPARE_0</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c1ac8">
                    <fuse>
                        <name>OEM_SPARE_0</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_SPARE_1">
                <fuse_row address="0x221c1ad0">
                    <fuse>
                        <name>OEM_SPARE_1</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c1ad8">
                    <fuse>
                        <name>OEM_SPARE_1</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_SPARE_2">
                <fuse_row address="0x221c1ae0">
                    <fuse>
                        <name>OEM_SPARE_2</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c1ae8">
                    <fuse>
                        <name>OEM_SPARE_2</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
            <fuse_region id="OEM_SPARE_3">
                <fuse_row address="0x221c1af0">
                    <fuse>
                        <name>OEM_SPARE_3</name>
                        <description>Spare fuses provided for OEM specific use case, OEM Can blow fuse value according to their requirement.</description>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
                <fuse_row address="0x221c1af8">
                    <fuse>
                        <name>OEM_SPARE_3</name>
                        <bits>63:0</bits>
                    </fuse>
                </fuse_row>
            </fuse_region>
        </fuse_regions>
        <sec_elf_properties>
            <elf_class>
                <default_elf_class>64</default_elf_class>
                <supported_elf_classes>
                    <value>64</value>
                </supported_elf_classes>
            </elf_class>
            <phy_addr>0x00000000808ff000</phy_addr>
            <sec_dat_segment_versions>
                <default_sec_dat_segment_version>3</default_sec_dat_segment_version>
                <supported_sec_dat_segment_versions>
                    <value>3</value>
                </supported_sec_dat_segment_versions>
            </sec_dat_segment_versions>
            <sec_dat_segment_placements>
                <default_sec_dat_segment_placement>START</default_sec_dat_segment_placement>
                <supported_sec_dat_segment_placements>
                    <value>ANY</value>
                </supported_sec_dat_segment_placements>
            </sec_dat_segment_placements>
            <sec_dat_segment_alignment>0x0000000000001000</sec_dat_segment_alignment>
        </sec_elf_properties>
    </fuse_blowing>
</tns:profile>
