//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 ZOOMING_IN_FLAG_MASK = 32;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 4 .f32 pixelRealWidthInCm = 0f3CD94079;
.global .align 16 .b8 $str[23] = {104, 101, 108, 108, 111, 32, 102, 114, 111, 109, 32, 109, 97, 110, 100, 101, 108, 98, 114, 111, 116, 10, 0};
.global .align 16 .b8 $str1[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str2[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str3[42] = {109, 0, 97, 0, 120, 0, 83, 0, 117, 0, 112, 0, 101, 0, 114, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 105, 0, 110, 0, 103, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str4[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str5[44] = {109, 0, 97, 0, 120, 0, 83, 0, 117, 0, 112, 0, 101, 0, 114, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 105, 0, 110, 0, 103, 0, 32, 0, 62, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str6[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str9[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str10[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};
.global .align 16 .b8 $str11[16] = {100, 0, 121, 0, 32, 0, 60, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str12[16] = {100, 0, 120, 0, 32, 0, 60, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str13[54] = {112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 73, 0, 100, 0, 120, 0, 32, 0, 60, 0, 32, 0, 112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 76, 0, 101, 0, 110, 0, 103, 0, 116, 0, 104, 0, 0, 0};
.global .align 16 .b8 $str14[132] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 115, 0, 47, 0, 109, 0, 97, 0, 110, 0, 100, 0, 101, 0, 108, 0, 98, 0, 114, 0, 111, 0, 116, 0, 46, 0, 99, 0, 117, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<120>;
	.reg .b32 	%r<107>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r29, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r31, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r30, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f47, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f46, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f45, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f44, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r32, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f48, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r33, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB1_2;

	mov.u64 	%rd4, $str1;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str2;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r34, 59;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r34;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r35, %tid.x;
	mov.u32 	%r36, %tid.y;
	mad.lo.s32 	%r37, %r1, %r36, %r35;
	shl.b32 	%r38, %r1, 2;
	and.b32  	%r39, %r37, 15;
	rem.u32 	%r40, %r37, %r38;
	sub.s32 	%r41, %r40, %r39;
	shr.u32 	%r42, %r41, 2;
	and.b32  	%r43, %r37, 3;
	add.s32 	%r44, %r42, %r43;
	div.u32 	%r45, %r37, %r38;
	shl.b32 	%r46, %r45, 2;
	bfe.u32 	%r47, %r37, 2, 2;
	add.s32 	%r48, %r46, %r47;
	mov.u32 	%r49, %ctaid.x;
	mad.lo.s32 	%r4, %r49, %r1, %r44;
	mov.u32 	%r50, %ctaid.y;
	mov.u32 	%r51, %ntid.y;
	mad.lo.s32 	%r5, %r50, %r51, %r48;
	setp.lt.u32	%p2, %r4, %r30;
	setp.lt.u32	%p3, %r5, %r31;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB1_45;
	bra.uni 	BB1_3;

BB1_3:
	setp.ge.f32	%p5, %f48, 0f3F800000;
	@%p5 bra 	BB1_5;

	mov.u64 	%rd10, $str5;
	cvta.global.u64 	%rd11, %rd10;
	mov.u64 	%rd12, $str2;
	cvta.global.u64 	%rd13, %rd12;
	mov.u32 	%r52, 213;
	mov.u64 	%rd14, 0;
	mov.u64 	%rd15, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd11;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b32 param2;
	st.param.b32	[param2+0], %r52;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd14;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd15;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_5:
	setp.lt.f32	%p6, %f48, 0f3F800000;
	mov.f32 	%f118, 0f00000000;
	mov.f32 	%f119, %f118;
	@%p6 bra 	BB1_43;

	abs.f32 	%f51, %f48;
	mov.b32 	 %r53, %f48;
	and.b32  	%r54, %r53, -2147483648;
	or.b32  	%r55, %r54, 1056964608;
	mov.b32 	 %f52, %r55;
	add.f32 	%f53, %f52, %f48;
	cvt.rzi.f32.f32	%f54, %f53;
	setp.gt.f32	%p7, %f51, 0f4B000000;
	selp.f32	%f106, %f48, %f54, %p7;
	setp.geu.f32	%p8, %f51, 0f3F000000;
	@%p8 bra 	BB1_8;

	cvt.rzi.f32.f32	%f106, %f48;

BB1_8:
	cvt.rzi.u32.f32	%r56, %f106;
	mov.u32 	%r57, 64;
	min.u32 	%r6, %r57, %r56;
	setp.lt.u32	%p9, %r6, 65;
	@%p9 bra 	BB1_10;

	mov.u64 	%rd16, $str10;
	cvta.global.u64 	%rd17, %rd16;
	mov.u64 	%rd18, $str2;
	cvta.global.u64 	%rd19, %rd18;
	mov.u32 	%r58, 113;
	mov.u64 	%rd20, 0;
	mov.u64 	%rd21, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd19;
	.param .b32 param2;
	st.param.b32	[param2+0], %r58;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd20;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd21;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_10:
	setp.eq.s32	%p10, %r6, 0;
	mov.u32 	%r105, 0;
	mov.u32 	%r104, %r105;
	@%p10 bra 	BB1_42;

	cvt.rn.f32.u32	%f6, %r4;
	cvt.rn.f32.u32	%f7, %r5;
	cvt.rn.f32.u32	%f55, %r30;
	sub.f32 	%f56, %f46, %f44;
	div.rn.f32 	%f8, %f56, %f55;
	cvt.rn.f32.u32	%f57, %r31;
	sub.f32 	%f58, %f47, %f45;
	div.rn.f32 	%f9, %f58, %f57;
	mov.u32 	%r95, 0;
	and.b32  	%r74, %r33, 1;
	mov.u32 	%r105, %r95;
	mov.u32 	%r104, %r6;

BB1_12:
	mov.u32 	%r9, %r104;
	mov.u32 	%r7, %r95;
	setp.lt.u32	%p11, %r7, 3;
	@%p11 bra 	BB1_19;
	bra.uni 	BB1_13;

BB1_19:
	cvt.rn.f32.u32	%f66, %r7;
	div.rn.f32 	%f108, %f66, 0f40400000;
	mov.f32 	%f109, %f108;
	bra.uni 	BB1_20;

BB1_13:
	add.f32 	%f59, %f48, 0fC0000000;
	sqrt.rn.f32 	%f10, %f59;
	abs.f32 	%f60, %f10;
	mov.b32 	 %r63, %f10;
	and.b32  	%r64, %r63, -2147483648;
	or.b32  	%r65, %r64, 1056964608;
	mov.b32 	 %f61, %r65;
	add.f32 	%f62, %f10, %f61;
	cvt.rzi.f32.f32	%f63, %f62;
	setp.gt.f32	%p12, %f60, 0f4B000000;
	selp.f32	%f107, %f10, %f63, %p12;
	setp.geu.f32	%p13, %f60, 0f3F000000;
	@%p13 bra 	BB1_15;

	cvt.rzi.f32.f32	%f107, %f10;

BB1_15:
	add.s32 	%r66, %r7, -2;
	cvt.rzi.u32.f32	%r67, %f107;
	rem.u32 	%r68, %r66, %r67;
	cvt.rn.f32.u32	%f64, %r68;
	div.rn.f32 	%f108, %f64, %f10;
	div.u32 	%r69, %r66, %r67;
	cvt.rn.f32.u32	%f65, %r69;
	div.rn.f32 	%f109, %f65, %f10;
	setp.le.f32	%p14, %f109, 0f3F800000;
	@%p14 bra 	BB1_17;

	mov.u64 	%rd22, $str11;
	cvta.global.u64 	%rd23, %rd22;
	mov.u64 	%rd24, $str2;
	cvta.global.u64 	%rd25, %rd24;
	mov.u32 	%r70, 132;
	mov.u64 	%rd26, 0;
	mov.u64 	%rd27, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd23;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd25;
	.param .b32 param2;
	st.param.b32	[param2+0], %r70;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd26;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd27;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB1_17:
	setp.le.f32	%p15, %f108, 0f3F800000;
	@%p15 bra 	BB1_20;

	mov.u64 	%rd28, $str12;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, $str2;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r71, 133;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd33, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd31;
	.param .b32 param2;
	st.param.b32	[param2+0], %r71;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd32;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd33;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB1_20:
	add.f32 	%f69, %f7, %f109;
	neg.f32 	%f70, %f69;
	add.f32 	%f71, %f6, %f108;
	fma.rn.f32 	%f19, %f8, %f71, %f44;
	fma.rn.f32 	%f20, %f9, %f70, %f47;
	setp.eq.s32	%p16, %r32, 0;
	mov.f32 	%f110, 0f00000000;
	mov.u32 	%r99, 0;
	mov.f32 	%f111, %f110;
	@%p16 bra 	BB1_23;

BB1_21:
	mul.f32 	%f23, %f110, %f110;
	mul.f32 	%f24, %f111, %f111;
	add.f32 	%f72, %f24, %f23;
	setp.geu.f32	%p17, %f72, 0f40800000;
	@%p17 bra 	BB1_23;

	sub.f32 	%f73, %f24, %f23;
	add.f32 	%f25, %f19, %f73;
	add.f32 	%f74, %f111, %f111;
	fma.rn.f32 	%f110, %f74, %f110, %f20;
	add.s32 	%r99, %r99, 1;
	setp.lt.u32	%p18, %r99, %r32;
	mov.f32 	%f111, %f25;
	@%p18 bra 	BB1_21;

BB1_23:
	setp.eq.s32	%p19, %r99, %r32;
	mov.f32 	%f112, 0f00000000;
	@%p19 bra 	BB1_25;

	cvt.rn.f32.u32	%f112, %r99;

BB1_25:
	cvt.rzi.u32.f32	%r13, %f112;
	add.s32 	%r105, %r13, %r105;
	setp.gt.u32	%p20, %r7, 9;
	@%p20 bra 	BB1_27;

	cvt.rn.f32.u32	%f76, %r13;
	add.u64 	%rd34, %SP, 0;
	cvta.to.local.u64 	%rd35, %rd34;
	mul.wide.u32 	%rd36, %r7, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.local.f32 	[%rd37], %f76;

BB1_27:
	setp.lt.u32	%p21, %r7, 10;
	setp.eq.b32	%p22, %r74, 1;
	setp.ne.s32	%p23, %r7, 0;
	and.pred  	%p24, %p21, %p23;
	and.pred  	%p25, %p24, %p22;
	shr.u32 	%r15, %r9, 1;
	setp.eq.s32	%p26, %r7, %r15;
	or.pred  	%p27, %p25, %p26;
	add.s32 	%r95, %r7, 1;
	mov.u32 	%r104, %r9;
	@!%p27 bra 	BB1_41;
	bra.uni 	BB1_28;

BB1_28:
	div.u32 	%r75, %r105, %r95;
	cvt.rn.f32.u32	%f29, %r75;
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd38;
	setp.eq.s32	%p28, %r7, 0;
	mov.f32 	%f117, 0f00000000;
	@%p28 bra 	BB1_37;

	and.b32  	%r17, %r7, 3;
	setp.eq.s32	%p29, %r17, 0;
	mov.f32 	%f117, 0f00000000;
	mov.u32 	%r103, 0;
	@%p29 bra 	BB1_35;

	setp.eq.s32	%p30, %r17, 1;
	mov.f32 	%f114, 0f00000000;
	mov.u32 	%r101, 0;
	@%p30 bra 	BB1_34;

	setp.eq.s32	%p31, %r17, 2;
	mov.f32 	%f113, 0f00000000;
	mov.u32 	%r100, 0;
	@%p31 bra 	BB1_33;

	ld.local.f32 	%f81, [%rd1];
	sub.f32 	%f82, %f81, %f29;
	fma.rn.f32 	%f113, %f82, %f82, 0f00000000;
	mov.u32 	%r100, 1;

BB1_33:
	mul.wide.u32 	%rd41, %r100, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.f32 	%f83, [%rd42];
	sub.f32 	%f84, %f83, %f29;
	fma.rn.f32 	%f114, %f84, %f84, %f113;
	add.s32 	%r101, %r100, 1;

BB1_34:
	mul.wide.u32 	%rd45, %r101, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.local.f32 	%f85, [%rd46];
	sub.f32 	%f86, %f85, %f29;
	fma.rn.f32 	%f117, %f86, %f86, %f114;
	add.s32 	%r103, %r101, 1;

BB1_35:
	setp.lt.u32	%p32, %r7, 4;
	@%p32 bra 	BB1_37;

BB1_36:
	mul.wide.u32 	%rd47, %r103, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.local.f32 	%f87, [%rd48];
	sub.f32 	%f88, %f87, %f29;
	fma.rn.f32 	%f89, %f88, %f88, %f117;
	add.s32 	%r80, %r103, 1;
	mul.wide.u32 	%rd49, %r80, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.local.f32 	%f90, [%rd50];
	sub.f32 	%f91, %f90, %f29;
	fma.rn.f32 	%f92, %f91, %f91, %f89;
	add.s32 	%r81, %r103, 2;
	mul.wide.u32 	%rd51, %r81, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.f32 	%f93, [%rd52];
	sub.f32 	%f94, %f93, %f29;
	fma.rn.f32 	%f95, %f94, %f94, %f92;
	add.s32 	%r82, %r103, 3;
	mul.wide.u32 	%rd53, %r82, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.f32 	%f96, [%rd54];
	sub.f32 	%f97, %f96, %f29;
	fma.rn.f32 	%f117, %f97, %f97, %f95;
	add.s32 	%r103, %r103, 4;
	setp.lt.u32	%p33, %r103, %r7;
	@%p33 bra 	BB1_36;

BB1_37:
	add.s32 	%r83, %r7, -1;
	cvt.rn.f32.u32	%f98, %r83;
	div.rn.f32 	%f99, %f117, %f98;
	div.rn.f32 	%f39, %f99, %f29;
	setp.ne.s32	%p34, %r7, 1;
	@%p34 bra 	BB1_39;

	// inline asm
	activemask.b32 %r84;
	// inline asm
	ld.local.v2.f32 	{%f100, %f101}, [%rd1];
	sub.f32 	%f104, %f100, %f101;
	abs.f32 	%f105, %f104;
	setp.lt.f32	%p35, %f105, 0f34000000;
	vote.sync.all.pred 	%p36, %p35, %r84;
	mov.u32 	%r104, 2;
	@%p36 bra 	BB1_41;

BB1_39:
	// inline asm
	activemask.b32 %r87;
	// inline asm
	setp.lt.f32	%p37, %f39, 0f3C23D70A;
	vote.sync.all.pred 	%p38, %p37, %r87;
	mov.u32 	%r104, %r95;
	@%p38 bra 	BB1_41;

	// inline asm
	activemask.b32 %r89;
	// inline asm
	setp.le.f32	%p39, %f39, 0f3F800000;
	vote.sync.all.pred 	%p40, %p39, %r89;
	setp.ge.u32	%p41, %r7, %r15;
	and.pred  	%p42, %p40, %p41;
	selp.b32	%r104, %r95, %r9, %p42;

BB1_41:
	setp.lt.u32	%p43, %r95, %r104;
	@%p43 bra 	BB1_12;

BB1_42:
	cvt.rn.f32.u32	%f118, %r104;
	div.u32 	%r91, %r105, %r104;
	cvt.rn.f32.u32	%f119, %r91;

BB1_43:
	mul.lo.s32 	%r92, %r5, %r29;
	cvt.u64.u32	%rd55, %r92;
	cvta.to.global.u64 	%rd56, %rd3;
	add.s64 	%rd57, %rd56, %rd55;
	mul.wide.u32 	%rd58, %r4, 16;
	add.s64 	%rd59, %rd57, %rd58;
	st.global.f32 	[%rd59], %f119;
	st.global.f32 	[%rd59+4], %f118;
	mov.u32 	%r93, 0;
	st.global.u32 	[%rd59+12], %r93;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd59+8], %rs1;
	setp.gt.f32	%p44, %f118, 0f00000000;
	@%p44 bra 	BB1_45;

	mov.u64 	%rd60, $str6;
	cvta.global.u64 	%rd61, %rd60;
	mov.u64 	%rd62, $str2;
	cvta.global.u64 	%rd63, %rd62;
	mov.u32 	%r94, 220;
	mov.u64 	%rd64, 0;
	mov.u64 	%rd65, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd61;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd63;
	.param .b32 param2;
	st.param.b32	[param2+0], %r94;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd64;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd65;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB1_45:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .f32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<107>;
	.reg .f64 	%fd<41>;
	.reg .b64 	%rd<66>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r29, [fractalRenderMainDouble_param_1];
	ld.param.u32 	%r31, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r30, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd23, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd22, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd21, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd20, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r32, [fractalRenderMainDouble_param_4];
	ld.param.f32 	%f27, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r33, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB2_2;

	mov.u64 	%rd4, $str1;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str2;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r34, 59;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r34;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB2_2:
	mov.u32 	%r35, %tid.x;
	mov.u32 	%r36, %tid.y;
	mad.lo.s32 	%r37, %r1, %r36, %r35;
	shl.b32 	%r38, %r1, 2;
	and.b32  	%r39, %r37, 15;
	rem.u32 	%r40, %r37, %r38;
	sub.s32 	%r41, %r40, %r39;
	shr.u32 	%r42, %r41, 2;
	and.b32  	%r43, %r37, 3;
	add.s32 	%r44, %r42, %r43;
	div.u32 	%r45, %r37, %r38;
	shl.b32 	%r46, %r45, 2;
	bfe.u32 	%r47, %r37, 2, 2;
	add.s32 	%r48, %r46, %r47;
	mov.u32 	%r49, %ctaid.x;
	mad.lo.s32 	%r4, %r49, %r1, %r44;
	mov.u32 	%r50, %ctaid.y;
	mov.u32 	%r51, %ntid.y;
	mad.lo.s32 	%r5, %r50, %r51, %r48;
	setp.lt.u32	%p2, %r4, %r30;
	setp.lt.u32	%p3, %r5, %r31;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB2_46;
	bra.uni 	BB2_3;

BB2_3:
	setp.ge.f32	%p5, %f27, 0f3F800000;
	@%p5 bra 	BB2_5;

	mov.u64 	%rd10, $str5;
	cvta.global.u64 	%rd11, %rd10;
	mov.u64 	%rd12, $str2;
	cvta.global.u64 	%rd13, %rd12;
	mov.u32 	%r52, 213;
	mov.u64 	%rd14, 0;
	mov.u64 	%rd15, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd11;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b32 param2;
	st.param.b32	[param2+0], %r52;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd14;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd15;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB2_5:
	setp.lt.f32	%p6, %f27, 0f3F800000;
	mov.f32 	%f80, 0f00000000;
	mov.f32 	%f81, %f80;
	@%p6 bra 	BB2_44;

	abs.f32 	%f30, %f27;
	mov.b32 	 %r53, %f27;
	and.b32  	%r54, %r53, -2147483648;
	or.b32  	%r55, %r54, 1056964608;
	mov.b32 	 %f31, %r55;
	add.f32 	%f32, %f31, %f27;
	cvt.rzi.f32.f32	%f33, %f32;
	setp.gt.f32	%p7, %f30, 0f4B000000;
	selp.f32	%f72, %f27, %f33, %p7;
	setp.geu.f32	%p8, %f30, 0f3F000000;
	@%p8 bra 	BB2_8;

	cvt.rzi.f32.f32	%f72, %f27;

BB2_8:
	cvt.rzi.u32.f32	%r56, %f72;
	mov.u32 	%r57, 64;
	min.u32 	%r6, %r57, %r56;
	setp.lt.u32	%p9, %r6, 65;
	@%p9 bra 	BB2_10;

	mov.u64 	%rd16, $str10;
	cvta.global.u64 	%rd17, %rd16;
	mov.u64 	%rd18, $str2;
	cvta.global.u64 	%rd19, %rd18;
	mov.u32 	%r58, 113;
	mov.u64 	%rd20, 0;
	mov.u64 	%rd21, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd19;
	.param .b32 param2;
	st.param.b32	[param2+0], %r58;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd20;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd21;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB2_10:
	setp.eq.s32	%p10, %r6, 0;
	mov.u32 	%r105, 0;
	mov.u32 	%r104, %r105;
	@%p10 bra 	BB2_43;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	cvt.rn.f64.u32	%fd24, %r30;
	sub.f64 	%fd25, %fd22, %fd20;
	div.rn.f64 	%fd5, %fd25, %fd24;
	cvt.rn.f64.u32	%fd26, %r31;
	sub.f64 	%fd27, %fd23, %fd21;
	div.rn.f64 	%fd6, %fd27, %fd26;
	mov.u32 	%r95, 0;
	and.b32  	%r74, %r33, 1;
	mov.u32 	%r105, %r95;
	mov.u32 	%r104, %r6;

BB2_12:
	mov.u32 	%r9, %r104;
	mov.u32 	%r7, %r95;
	setp.lt.u32	%p11, %r7, 3;
	@%p11 bra 	BB2_20;
	bra.uni 	BB2_13;

BB2_20:
	cvt.rn.f64.u32	%fd28, %r7;
	div.rn.f64 	%fd37, %fd28, 0d4008000000000000;
	mov.f64 	%fd38, %fd37;
	bra.uni 	BB2_21;

BB2_13:
	add.f32 	%f34, %f27, 0fC0000000;
	sqrt.rn.f32 	%f4, %f34;
	abs.f32 	%f35, %f4;
	mov.b32 	 %r63, %f4;
	and.b32  	%r64, %r63, -2147483648;
	or.b32  	%r65, %r64, 1056964608;
	mov.b32 	 %f36, %r65;
	add.f32 	%f37, %f4, %f36;
	cvt.rzi.f32.f32	%f38, %f37;
	setp.gt.f32	%p12, %f35, 0f4B000000;
	selp.f32	%f73, %f4, %f38, %p12;
	setp.geu.f32	%p13, %f35, 0f3F000000;
	@%p13 bra 	BB2_15;

	cvt.rzi.f32.f32	%f73, %f4;

BB2_15:
	add.s32 	%r66, %r7, -2;
	cvt.rzi.u32.f32	%r67, %f73;
	rem.u32 	%r68, %r66, %r67;
	cvt.rn.f32.u32	%f39, %r68;
	div.rn.f32 	%f8, %f39, %f4;
	div.u32 	%r69, %r66, %r67;
	cvt.rn.f32.u32	%f40, %r69;
	div.rn.f32 	%f9, %f40, %f4;
	setp.le.f32	%p14, %f9, 0f3F800000;
	@%p14 bra 	BB2_17;

	mov.u64 	%rd22, $str11;
	cvta.global.u64 	%rd23, %rd22;
	mov.u64 	%rd24, $str2;
	cvta.global.u64 	%rd25, %rd24;
	mov.u32 	%r70, 132;
	mov.u64 	%rd26, 0;
	mov.u64 	%rd27, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd23;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd25;
	.param .b32 param2;
	st.param.b32	[param2+0], %r70;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd26;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd27;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB2_17:
	setp.le.f32	%p15, %f8, 0f3F800000;
	@%p15 bra 	BB2_19;

	mov.u64 	%rd28, $str12;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, $str2;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r71, 133;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd33, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd31;
	.param .b32 param2;
	st.param.b32	[param2+0], %r71;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd32;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd33;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB2_19:
	cvt.f64.f32	%fd37, %f8;
	cvt.f64.f32	%fd38, %f9;

BB2_21:
	add.f64 	%fd31, %fd4, %fd38;
	neg.f64 	%fd32, %fd31;
	add.f64 	%fd33, %fd3, %fd37;
	fma.rn.f64 	%fd12, %fd5, %fd33, %fd20;
	fma.rn.f64 	%fd13, %fd6, %fd32, %fd23;
	setp.eq.s32	%p16, %r32, 0;
	mov.f64 	%fd39, 0d0000000000000000;
	mov.u32 	%r99, 0;
	mov.f64 	%fd40, %fd39;
	@%p16 bra 	BB2_24;

BB2_22:
	mul.f64 	%fd16, %fd39, %fd39;
	mul.f64 	%fd17, %fd40, %fd40;
	add.f64 	%fd34, %fd17, %fd16;
	setp.geu.f64	%p17, %fd34, 0d4010000000000000;
	@%p17 bra 	BB2_24;

	sub.f64 	%fd35, %fd17, %fd16;
	add.f64 	%fd18, %fd12, %fd35;
	add.f64 	%fd36, %fd40, %fd40;
	fma.rn.f64 	%fd39, %fd36, %fd39, %fd13;
	add.s32 	%r99, %r99, 1;
	setp.lt.u32	%p18, %r99, %r32;
	mov.f64 	%fd40, %fd18;
	@%p18 bra 	BB2_22;

BB2_24:
	setp.eq.s32	%p19, %r99, %r32;
	mov.f32 	%f74, 0f00000000;
	@%p19 bra 	BB2_26;

	cvt.rn.f32.u32	%f74, %r99;

BB2_26:
	cvt.rzi.u32.f32	%r13, %f74;
	add.s32 	%r105, %r13, %r105;
	setp.gt.u32	%p20, %r7, 9;
	@%p20 bra 	BB2_28;

	cvt.rn.f32.u32	%f42, %r13;
	add.u64 	%rd34, %SP, 0;
	cvta.to.local.u64 	%rd35, %rd34;
	mul.wide.u32 	%rd36, %r7, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.local.f32 	[%rd37], %f42;

BB2_28:
	setp.lt.u32	%p21, %r7, 10;
	setp.eq.b32	%p22, %r74, 1;
	setp.ne.s32	%p23, %r7, 0;
	and.pred  	%p24, %p21, %p23;
	and.pred  	%p25, %p24, %p22;
	shr.u32 	%r15, %r9, 1;
	setp.eq.s32	%p26, %r7, %r15;
	or.pred  	%p27, %p25, %p26;
	add.s32 	%r95, %r7, 1;
	mov.u32 	%r104, %r9;
	@!%p27 bra 	BB2_42;
	bra.uni 	BB2_29;

BB2_29:
	div.u32 	%r75, %r105, %r95;
	cvt.rn.f32.u32	%f12, %r75;
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd38;
	setp.eq.s32	%p28, %r7, 0;
	mov.f32 	%f79, 0f00000000;
	@%p28 bra 	BB2_38;

	and.b32  	%r17, %r7, 3;
	setp.eq.s32	%p29, %r17, 0;
	mov.f32 	%f79, 0f00000000;
	mov.u32 	%r103, 0;
	@%p29 bra 	BB2_36;

	setp.eq.s32	%p30, %r17, 1;
	mov.f32 	%f76, 0f00000000;
	mov.u32 	%r101, 0;
	@%p30 bra 	BB2_35;

	setp.eq.s32	%p31, %r17, 2;
	mov.f32 	%f75, 0f00000000;
	mov.u32 	%r100, 0;
	@%p31 bra 	BB2_34;

	ld.local.f32 	%f47, [%rd1];
	sub.f32 	%f48, %f47, %f12;
	fma.rn.f32 	%f75, %f48, %f48, 0f00000000;
	mov.u32 	%r100, 1;

BB2_34:
	mul.wide.u32 	%rd41, %r100, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.f32 	%f49, [%rd42];
	sub.f32 	%f50, %f49, %f12;
	fma.rn.f32 	%f76, %f50, %f50, %f75;
	add.s32 	%r101, %r100, 1;

BB2_35:
	mul.wide.u32 	%rd45, %r101, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.local.f32 	%f51, [%rd46];
	sub.f32 	%f52, %f51, %f12;
	fma.rn.f32 	%f79, %f52, %f52, %f76;
	add.s32 	%r103, %r101, 1;

BB2_36:
	setp.lt.u32	%p32, %r7, 4;
	@%p32 bra 	BB2_38;

BB2_37:
	mul.wide.u32 	%rd47, %r103, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.local.f32 	%f53, [%rd48];
	sub.f32 	%f54, %f53, %f12;
	fma.rn.f32 	%f55, %f54, %f54, %f79;
	add.s32 	%r80, %r103, 1;
	mul.wide.u32 	%rd49, %r80, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.local.f32 	%f56, [%rd50];
	sub.f32 	%f57, %f56, %f12;
	fma.rn.f32 	%f58, %f57, %f57, %f55;
	add.s32 	%r81, %r103, 2;
	mul.wide.u32 	%rd51, %r81, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.f32 	%f59, [%rd52];
	sub.f32 	%f60, %f59, %f12;
	fma.rn.f32 	%f61, %f60, %f60, %f58;
	add.s32 	%r82, %r103, 3;
	mul.wide.u32 	%rd53, %r82, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.f32 	%f62, [%rd54];
	sub.f32 	%f63, %f62, %f12;
	fma.rn.f32 	%f79, %f63, %f63, %f61;
	add.s32 	%r103, %r103, 4;
	setp.lt.u32	%p33, %r103, %r7;
	@%p33 bra 	BB2_37;

BB2_38:
	add.s32 	%r83, %r7, -1;
	cvt.rn.f32.u32	%f64, %r83;
	div.rn.f32 	%f65, %f79, %f64;
	div.rn.f32 	%f22, %f65, %f12;
	setp.ne.s32	%p34, %r7, 1;
	@%p34 bra 	BB2_40;

	// inline asm
	activemask.b32 %r84;
	// inline asm
	ld.local.v2.f32 	{%f66, %f67}, [%rd1];
	sub.f32 	%f70, %f66, %f67;
	abs.f32 	%f71, %f70;
	setp.lt.f32	%p35, %f71, 0f34000000;
	vote.sync.all.pred 	%p36, %p35, %r84;
	mov.u32 	%r104, 2;
	@%p36 bra 	BB2_42;

BB2_40:
	// inline asm
	activemask.b32 %r87;
	// inline asm
	setp.lt.f32	%p37, %f22, 0f3C23D70A;
	vote.sync.all.pred 	%p38, %p37, %r87;
	mov.u32 	%r104, %r95;
	@%p38 bra 	BB2_42;

	// inline asm
	activemask.b32 %r89;
	// inline asm
	setp.le.f32	%p39, %f22, 0f3F800000;
	vote.sync.all.pred 	%p40, %p39, %r89;
	setp.ge.u32	%p41, %r7, %r15;
	and.pred  	%p42, %p40, %p41;
	selp.b32	%r104, %r95, %r9, %p42;

BB2_42:
	setp.lt.u32	%p43, %r95, %r104;
	@%p43 bra 	BB2_12;

BB2_43:
	cvt.rn.f32.u32	%f80, %r104;
	div.u32 	%r91, %r105, %r104;
	cvt.rn.f32.u32	%f81, %r91;

BB2_44:
	mul.lo.s32 	%r92, %r5, %r29;
	cvt.u64.u32	%rd55, %r92;
	cvta.to.global.u64 	%rd56, %rd3;
	add.s64 	%rd57, %rd56, %rd55;
	mul.wide.u32 	%rd58, %r4, 16;
	add.s64 	%rd59, %rd57, %rd58;
	st.global.f32 	[%rd59], %f81;
	st.global.f32 	[%rd59+4], %f80;
	mov.u32 	%r93, 0;
	st.global.u32 	[%rd59+12], %r93;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd59+8], %rs1;
	setp.gt.f32	%p44, %f80, 0f00000000;
	@%p44 bra 	BB2_46;

	mov.u64 	%rd60, $str6;
	cvta.global.u64 	%rd61, %rd60;
	mov.u64 	%rd62, $str2;
	cvta.global.u64 	%rd63, %rd62;
	mov.u32 	%r94, 220;
	mov.u64 	%rd64, 0;
	mov.u64 	%rd65, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd61;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd63;
	.param .b32 param2;
	st.param.b32	[param2+0], %r94;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd64;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd65;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB2_46:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .f32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<111>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<371>;
	.reg .b32 	%r<211>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<122>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r54, [fractalRenderAdvancedFloat_param_1];
	ld.param.u32 	%r56, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r55, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f116, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f115, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f114, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f113, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r57, [fractalRenderAdvancedFloat_param_4];
	ld.param.f32 	%f337, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r58, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f121, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f120, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f119, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f118, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd5, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r59, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r61, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r60, [fractalRenderAdvancedFloat_param_10];
	add.u64 	%rd6, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd6;
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p3, %r1, 32;
	@%p3 bra 	BB3_2;

	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u32 	%r62, 59;
	mov.u64 	%rd11, 0;
	mov.u64 	%rd12, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd10;
	.param .b32 param2;
	st.param.b32	[param2+0], %r62;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB3_2:
	mov.u32 	%r63, %tid.x;
	mov.u32 	%r64, %tid.y;
	mad.lo.s32 	%r65, %r1, %r64, %r63;
	shl.b32 	%r66, %r1, 2;
	and.b32  	%r67, %r65, 15;
	rem.u32 	%r68, %r65, %r66;
	sub.s32 	%r69, %r68, %r67;
	shr.u32 	%r70, %r69, 2;
	and.b32  	%r71, %r65, 3;
	add.s32 	%r72, %r70, %r71;
	div.u32 	%r73, %r65, %r66;
	shl.b32 	%r74, %r73, 2;
	bfe.u32 	%r75, %r65, 2, 2;
	add.s32 	%r76, %r74, %r75;
	mov.u32 	%r77, %ctaid.x;
	mad.lo.s32 	%r4, %r77, %r1, %r72;
	mov.u32 	%r78, %ctaid.y;
	mov.u32 	%r79, %ntid.y;
	mad.lo.s32 	%r5, %r78, %r79, %r76;
	setp.lt.u32	%p4, %r4, %r55;
	setp.gt.u32	%p5, %r56, %r5;
	and.pred  	%p6, %p4, %p5;
	@!%p6 bra 	BB3_100;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r80, %r58, 52;
	mov.u16 	%rs9, 0;
	setp.ne.s32	%p7, %r80, 52;
	@%p7 bra 	BB3_12;

	setp.gt.f32	%p8, %f337, 0f00000000;
	@%p8 bra 	BB3_6;

	mov.u64 	%rd13, $str3;
	cvta.global.u64 	%rd14, %rd13;
	mov.u64 	%rd15, $str2;
	cvta.global.u64 	%rd16, %rd15;
	mov.u32 	%r81, 263;
	mov.u64 	%rd17, 0;
	mov.u64 	%rd18, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd16;
	.param .b32 param2;
	st.param.b32	[param2+0], %r81;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd17;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd18;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB3_6:
	and.b32  	%r82, %r4, -8;
	cvt.rn.f32.u32	%f122, %r82;
	and.b32  	%r83, %r5, -4;
	cvt.rn.f32.u32	%f123, %r83;
	cvt.rn.f32.u32	%f124, %r60;
	sub.f32 	%f125, %f124, %f122;
	cvt.rn.f32.u32	%f126, %r61;
	sub.f32 	%f127, %f126, %f123;
	mul.f32 	%f128, %f127, %f127;
	fma.rn.f32 	%f129, %f125, %f125, %f128;
	sqrt.rn.f32 	%f130, %f129;
	ld.global.f32 	%f131, [pixelRealWidthInCm];
	mul.f32 	%f132, %f130, %f131;
	ld.global.f32 	%f133, [screenDistance];
	div.rn.f32 	%f1, %f132, %f133;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p9, %f2, 0f3F800000;
	mov.f32 	%f336, %f2;
	@%p9 bra 	BB3_8;

	rcp.rn.f32 	%f336, %f2;

BB3_8:
	mul.rn.f32 	%f134, %f336, %f336;
	mov.f32 	%f135, 0fC0B59883;
	mov.f32 	%f136, 0fBF52C7EA;
	fma.rn.f32 	%f137, %f134, %f136, %f135;
	mov.f32 	%f138, 0fC0D21907;
	fma.rn.f32 	%f139, %f137, %f134, %f138;
	mul.f32 	%f140, %f134, %f139;
	mul.f32 	%f141, %f336, %f140;
	add.f32 	%f142, %f134, 0f41355DC0;
	mov.f32 	%f143, 0f41E6BD60;
	fma.rn.f32 	%f144, %f142, %f134, %f143;
	mov.f32 	%f145, 0f419D92C8;
	fma.rn.f32 	%f146, %f144, %f134, %f145;
	rcp.rn.f32 	%f147, %f146;
	fma.rn.f32 	%f148, %f141, %f147, %f336;
	mov.f32 	%f149, 0f3FC90FDB;
	sub.f32 	%f150, %f149, %f148;
	setp.gt.f32	%p10, %f2, 0f3F800000;
	selp.f32	%f151, %f150, %f148, %p10;
	mov.b32 	 %r84, %f151;
	mov.b32 	 %r85, %f1;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	 %f152, %r87;
	setp.gtu.f32	%p11, %f2, 0f7F800000;
	selp.f32	%f153, %f151, %f152, %p11;
	mul.f32 	%f154, %f153, 0f43340000;
	div.rn.f32 	%f5, %f154, 0f40490FDB;
	setp.ge.f32	%p12, %f5, 0f00000000;
	@%p12 bra 	BB3_10;

	mov.u64 	%rd19, $str4;
	cvta.global.u64 	%rd20, %rd19;
	mov.u64 	%rd21, $str2;
	cvta.global.u64 	%rd22, %rd21;
	mov.u32 	%r88, 276;
	mov.u64 	%rd23, 0;
	mov.u64 	%rd24, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd20;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd22;
	.param .b32 param2;
	st.param.b32	[param2+0], %r88;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd23;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd24;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB3_10:
	mul.f32 	%f155, %f337, 0f40B00000;
	setp.ltu.f32	%p13, %f337, 0f3F800000;
	selp.f32	%f156, %f155, 0f40B00000, %p13;
	mov.f32 	%f157, 0f42700000;
	sub.f32 	%f158, %f157, %f156;
	mov.f32 	%f159, 0fBF800000;
	div.rn.f32 	%f160, %f159, %f158;
	fma.rn.f32 	%f161, %f156, 0f80000000, 0f42700000;
	div.rn.f32 	%f162, %f161, %f158;
	fma.rn.f32 	%f163, %f5, %f160, %f162;
	cvt.f64.f32	%fd1, %f163;
	mov.f64 	%fd2, 0d3FF0000000000000;
	min.f64 	%fd3, %fd2, %fd1;
	cvt.rn.f32.f64	%f164, %fd3;
	mul.f32 	%f337, %f164, %f337;
	setp.gtu.f32	%p14, %f5, %f156;
	@%p14 bra 	BB3_12;

	cvt.f64.f32	%fd4, %f337;
	max.f64 	%fd6, %fd2, %fd4;
	cvt.rn.f32.f64	%f337, %fd6;
	mov.u16 	%rs9, 1;

BB3_12:
	and.b32  	%r89, %r58, 8;
	setp.eq.s32	%p16, %r89, 0;
	mov.pred 	%p110, -1;
	mov.f32 	%f368, 0f00000000;
	@%p16 bra 	BB3_13;

	sub.s32 	%r90, %r56, %r5;
	cvt.rn.f32.u32	%f167, %r90;
	cvt.rn.f32.u32	%f168, %r55;
	cvt.rn.f32.u32	%f169, %r4;
	div.rn.f32 	%f170, %f169, %f168;
	cvt.rn.f32.u32	%f171, %r56;
	div.rn.f32 	%f172, %f167, %f171;
	sub.f32 	%f173, %f115, %f113;
	sub.f32 	%f174, %f116, %f114;
	fma.rn.f32 	%f175, %f173, %f170, %f113;
	fma.rn.f32 	%f176, %f174, %f172, %f114;
	sub.f32 	%f177, %f175, %f118;
	sub.f32 	%f178, %f176, %f119;
	sub.f32 	%f179, %f120, %f118;
	div.rn.f32 	%f180, %f177, %f179;
	sub.f32 	%f181, %f121, %f119;
	div.rn.f32 	%f182, %f178, %f181;
	mul.f32 	%f13, %f168, %f180;
	mul.f32 	%f183, %f171, %f182;
	sub.f32 	%f14, %f171, %f183;
	abs.f32 	%f184, %f13;
	mov.b32 	 %r91, %f13;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r92, 1056964608;
	mov.b32 	 %f185, %r93;
	add.f32 	%f186, %f13, %f185;
	cvt.rzi.f32.f32	%f187, %f186;
	setp.gt.f32	%p17, %f184, 0f4B000000;
	selp.f32	%f338, %f13, %f187, %p17;
	setp.geu.f32	%p18, %f184, 0f3F000000;
	@%p18 bra 	BB3_16;

	cvt.rzi.f32.f32	%f338, %f13;

BB3_16:
	cvt.rzi.s32.f32	%r6, %f338;
	mov.b32 	 %r94, %f14;
	and.b32  	%r95, %r94, -2147483648;
	or.b32  	%r96, %r95, 1056964608;
	mov.b32 	 %f188, %r96;
	add.f32 	%f189, %f14, %f188;
	cvt.rzi.f32.f32	%f190, %f189;
	abs.f32 	%f191, %f14;
	setp.gt.f32	%p19, %f191, 0f4B000000;
	selp.f32	%f339, %f14, %f190, %p19;
	setp.geu.f32	%p20, %f191, 0f3F000000;
	@%p20 bra 	BB3_18;

	cvt.rzi.f32.f32	%f339, %f14;

BB3_18:
	add.s32 	%r97, %r55, -2;
	setp.lt.u32	%p22, %r6, %r97;
	setp.gt.s32	%p23, %r6, 1;
	and.pred  	%p24, %p23, %p22;
	cvt.rzi.s32.f32	%r98, %f339;
	setp.gt.s32	%p25, %r98, 1;
	and.pred  	%p26, %p24, %p25;
	add.s32 	%r99, %r56, -2;
	setp.lt.u32	%p27, %r98, %r99;
	and.pred  	%p28, %p27, %p26;
	mov.f32 	%f341, %f368;
	@!%p28 bra 	BB3_20;
	bra.uni 	BB3_19;

BB3_19:
	cvt.rmi.f32.f32	%f194, %f13;
	cvt.rzi.u32.f32	%r100, %f194;
	cvt.rmi.f32.f32	%f195, %f14;
	cvt.rzi.u32.f32	%r101, %f195;
	cvt.rn.f32.u32	%f196, %r100;
	sub.f32 	%f197, %f13, %f196;
	cvt.rn.f32.u32	%f198, %r101;
	sub.f32 	%f199, %f14, %f198;
	mul.lo.s32 	%r102, %r101, %r59;
	cvt.u64.u32	%rd25, %r102;
	cvta.to.global.u64 	%rd26, %rd5;
	add.s64 	%rd27, %rd26, %rd25;
	mul.wide.u32 	%rd28, %r100, 16;
	add.s64 	%rd29, %rd27, %rd28;
	add.s32 	%r103, %r100, 1;
	mul.wide.u32 	%rd30, %r103, 16;
	add.s64 	%rd31, %rd27, %rd30;
	add.s32 	%r104, %r101, 1;
	mul.lo.s32 	%r105, %r104, %r59;
	cvt.u64.u32	%rd32, %r105;
	add.s64 	%rd33, %rd26, %rd32;
	add.s64 	%rd34, %rd33, %rd28;
	add.s64 	%rd35, %rd33, %rd30;
	mov.f32 	%f200, 0f3F800000;
	sub.f32 	%f201, %f200, %f197;
	sub.f32 	%f202, %f200, %f199;
	mul.f32 	%f203, %f201, %f202;
	ld.global.f32 	%f204, [%rd29];
	mul.f32 	%f205, %f197, %f202;
	ld.global.f32 	%f206, [%rd31];
	mul.f32 	%f207, %f206, %f205;
	fma.rn.f32 	%f208, %f204, %f203, %f207;
	mul.f32 	%f209, %f201, %f199;
	ld.global.f32 	%f210, [%rd34];
	fma.rn.f32 	%f211, %f209, %f210, %f208;
	mul.f32 	%f212, %f197, %f199;
	ld.global.f32 	%f213, [%rd35];
	fma.rn.f32 	%f368, %f212, %f213, %f211;
	ld.global.f32 	%f214, [%rd29+4];
	ld.global.f32 	%f215, [%rd31+4];
	mul.f32 	%f216, %f205, %f215;
	fma.rn.f32 	%f217, %f214, %f203, %f216;
	ld.global.f32 	%f218, [%rd34+4];
	fma.rn.f32 	%f219, %f209, %f218, %f217;
	ld.global.f32 	%f220, [%rd35+4];
	fma.rn.f32 	%f341, %f212, %f220, %f219;
	cvt.f64.f32	%fd7, %f341;
	setp.lt.f64	%p110, %fd7, 0d3FB999999999999A;
	bra.uni 	BB3_20;

BB3_13:
	mov.f32 	%f341, %f368;

BB3_20:
	@%p110 bra 	BB3_61;
	bra.uni 	BB3_21;

BB3_61:
	setp.lt.f32	%p71, %f337, 0f3F800000;
	selp.f32	%f69, 0f3F800000, %f337, %p71;
	abs.f32 	%f281, %f69;
	mov.b32 	 %r147, %f69;
	and.b32  	%r148, %r147, -2147483648;
	or.b32  	%r149, %r148, 1056964608;
	mov.b32 	 %f282, %r149;
	add.f32 	%f283, %f69, %f282;
	cvt.rzi.f32.f32	%f284, %f283;
	setp.gt.f32	%p72, %f281, 0f4B000000;
	selp.f32	%f356, %f69, %f284, %p72;
	setp.geu.f32	%p73, %f281, 0f3F000000;
	@%p73 bra 	BB3_63;

	cvt.rzi.f32.f32	%f356, %f69;

BB3_63:
	cvt.rzi.u32.f32	%r150, %f356;
	mov.u32 	%r151, 64;
	min.u32 	%r30, %r151, %r150;
	cvt.rn.f32.u32	%f285, %r55;
	sub.f32 	%f286, %f115, %f113;
	div.rn.f32 	%f73, %f286, %f285;
	cvt.rn.f32.u32	%f287, %r56;
	sub.f32 	%f288, %f116, %f114;
	div.rn.f32 	%f74, %f288, %f287;
	setp.lt.u32	%p74, %r30, 65;
	@%p74 bra 	BB3_65;

	mov.u64 	%rd79, $str10;
	cvta.global.u64 	%rd80, %rd79;
	mov.u64 	%rd81, $str2;
	cvta.global.u64 	%rd82, %rd81;
	mov.u32 	%r152, 113;
	mov.u64 	%rd83, 0;
	mov.u64 	%rd84, 2;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd80;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd82;
	.param .b32 param2;
	st.param.b32	[param2+0], %r152;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd83;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd84;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 18

BB3_65:
	setp.eq.s32	%p75, %r30, 0;
	mov.u32 	%r209, 0;
	mov.u32 	%r208, %r209;
	@%p75 bra 	BB3_97;

	cvt.rn.f32.u32	%f75, %r4;
	cvt.rn.f32.u32	%f76, %r5;
	add.f32 	%f77, %f69, 0fC0000000;
	and.b32  	%r31, %r58, 1;
	mov.u32 	%r199, 0;
	sqrt.rn.f32 	%f78, %f77;
	mov.u32 	%r209, %r199;
	mov.u32 	%r208, %r30;

BB3_67:
	mov.u32 	%r34, %r208;
	mov.u32 	%r32, %r199;
	setp.lt.u32	%p76, %r32, 3;
	@%p76 bra 	BB3_74;
	bra.uni 	BB3_68;

BB3_74:
	cvt.rn.f32.u32	%f295, %r32;
	div.rn.f32 	%f358, %f295, 0f40400000;
	mov.f32 	%f359, %f358;
	bra.uni 	BB3_75;

BB3_68:
	abs.f32 	%f289, %f78;
	mov.b32 	 %r157, %f78;
	and.b32  	%r158, %r157, -2147483648;
	or.b32  	%r159, %r158, 1056964608;
	mov.b32 	 %f290, %r159;
	add.f32 	%f291, %f78, %f290;
	cvt.rzi.f32.f32	%f292, %f291;
	setp.gt.f32	%p77, %f289, 0f4B000000;
	selp.f32	%f357, %f78, %f292, %p77;
	setp.geu.f32	%p78, %f289, 0f3F000000;
	@%p78 bra 	BB3_70;

	cvt.rzi.f32.f32	%f357, %f78;

BB3_70:
	add.s32 	%r160, %r32, -2;
	cvt.rzi.u32.f32	%r161, %f357;
	rem.u32 	%r162, %r160, %r161;
	cvt.rn.f32.u32	%f293, %r162;
	div.rn.f32 	%f358, %f293, %f78;
	div.u32 	%r163, %r160, %r161;
	cvt.rn.f32.u32	%f294, %r163;
	div.rn.f32 	%f359, %f294, %f78;
	setp.le.f32	%p79, %f359, 0f3F800000;
	@%p79 bra 	BB3_72;

	mov.u64 	%rd85, $str11;
	cvta.global.u64 	%rd86, %rd85;
	mov.u64 	%rd87, $str2;
	cvta.global.u64 	%rd88, %rd87;
	mov.u32 	%r164, 132;
	mov.u64 	%rd89, 0;
	mov.u64 	%rd90, 2;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd88;
	.param .b32 param2;
	st.param.b32	[param2+0], %r164;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd89;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd90;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 19

BB3_72:
	setp.le.f32	%p80, %f358, 0f3F800000;
	@%p80 bra 	BB3_75;

	mov.u64 	%rd91, $str12;
	cvta.global.u64 	%rd92, %rd91;
	mov.u64 	%rd93, $str2;
	cvta.global.u64 	%rd94, %rd93;
	mov.u32 	%r165, 133;
	mov.u64 	%rd95, 0;
	mov.u64 	%rd96, 2;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd92;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd94;
	.param .b32 param2;
	st.param.b32	[param2+0], %r165;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd95;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd96;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 20

BB3_75:
	add.f32 	%f298, %f76, %f359;
	neg.f32 	%f299, %f298;
	add.f32 	%f300, %f75, %f358;
	fma.rn.f32 	%f87, %f73, %f300, %f113;
	fma.rn.f32 	%f88, %f74, %f299, %f116;
	setp.eq.s32	%p81, %r57, 0;
	mov.f32 	%f360, 0f00000000;
	mov.u32 	%r203, 0;
	mov.f32 	%f361, %f360;
	@%p81 bra 	BB3_78;

BB3_76:
	mul.f32 	%f91, %f360, %f360;
	mul.f32 	%f92, %f361, %f361;
	add.f32 	%f301, %f92, %f91;
	setp.geu.f32	%p82, %f301, 0f40800000;
	@%p82 bra 	BB3_78;

	sub.f32 	%f302, %f92, %f91;
	add.f32 	%f93, %f87, %f302;
	add.f32 	%f303, %f361, %f361;
	fma.rn.f32 	%f360, %f303, %f360, %f88;
	add.s32 	%r203, %r203, 1;
	setp.lt.u32	%p83, %r203, %r57;
	mov.f32 	%f361, %f93;
	@%p83 bra 	BB3_76;

BB3_78:
	setp.eq.s32	%p84, %r203, %r57;
	mov.f32 	%f362, 0f00000000;
	@%p84 bra 	BB3_80;

	cvt.rn.f32.u32	%f362, %r203;

BB3_80:
	cvt.rzi.u32.f32	%r38, %f362;
	add.s32 	%r209, %r38, %r209;
	setp.gt.u32	%p85, %r32, 9;
	@%p85 bra 	BB3_82;

	cvt.rn.f32.u32	%f305, %r38;
	mul.wide.u32 	%rd97, %r32, 4;
	add.s64 	%rd98, %rd1, %rd97;
	st.local.f32 	[%rd98], %f305;

BB3_82:
	setp.lt.u32	%p86, %r32, 10;
	setp.ne.s32	%p87, %r32, 0;
	and.pred  	%p88, %p86, %p87;
	setp.ne.s32	%p89, %r31, 0;
	and.pred  	%p90, %p88, %p89;
	shr.u32 	%r40, %r34, 1;
	setp.eq.s32	%p91, %r32, %r40;
	or.pred  	%p92, %p90, %p91;
	add.s32 	%r199, %r32, 1;
	mov.u32 	%r208, %r34;
	@!%p92 bra 	BB3_96;
	bra.uni 	BB3_83;

BB3_83:
	div.u32 	%r168, %r209, %r199;
	cvt.rn.f32.u32	%f97, %r168;
	setp.eq.s32	%p93, %r32, 0;
	mov.f32 	%f367, 0f00000000;
	@%p93 bra 	BB3_92;

	and.b32  	%r42, %r32, 3;
	setp.eq.s32	%p94, %r42, 0;
	mov.f32 	%f367, 0f00000000;
	mov.u32 	%r207, 0;
	@%p94 bra 	BB3_90;

	setp.eq.s32	%p95, %r42, 1;
	mov.f32 	%f364, 0f00000000;
	mov.u32 	%r205, 0;
	@%p95 bra 	BB3_89;

	setp.eq.s32	%p96, %r42, 2;
	mov.f32 	%f363, 0f00000000;
	mov.u32 	%r204, 0;
	@%p96 bra 	BB3_88;

	ld.local.f32 	%f310, [%rd1];
	sub.f32 	%f311, %f310, %f97;
	fma.rn.f32 	%f363, %f311, %f311, 0f00000000;
	mov.u32 	%r204, 1;

BB3_88:
	mul.wide.u32 	%rd99, %r204, 4;
	add.s64 	%rd100, %rd1, %rd99;
	ld.local.f32 	%f312, [%rd100];
	sub.f32 	%f313, %f312, %f97;
	fma.rn.f32 	%f364, %f313, %f313, %f363;
	add.s32 	%r205, %r204, 1;

BB3_89:
	mul.wide.u32 	%rd101, %r205, 4;
	add.s64 	%rd102, %rd1, %rd101;
	ld.local.f32 	%f314, [%rd102];
	sub.f32 	%f315, %f314, %f97;
	fma.rn.f32 	%f367, %f315, %f315, %f364;
	add.s32 	%r207, %r205, 1;

BB3_90:
	setp.lt.u32	%p97, %r32, 4;
	@%p97 bra 	BB3_92;

BB3_91:
	mul.wide.u32 	%rd103, %r207, 4;
	add.s64 	%rd104, %rd1, %rd103;
	ld.local.f32 	%f316, [%rd104];
	sub.f32 	%f317, %f316, %f97;
	fma.rn.f32 	%f318, %f317, %f317, %f367;
	add.s32 	%r173, %r207, 1;
	mul.wide.u32 	%rd105, %r173, 4;
	add.s64 	%rd106, %rd1, %rd105;
	ld.local.f32 	%f319, [%rd106];
	sub.f32 	%f320, %f319, %f97;
	fma.rn.f32 	%f321, %f320, %f320, %f318;
	add.s32 	%r174, %r207, 2;
	mul.wide.u32 	%rd107, %r174, 4;
	add.s64 	%rd108, %rd1, %rd107;
	ld.local.f32 	%f322, [%rd108];
	sub.f32 	%f323, %f322, %f97;
	fma.rn.f32 	%f324, %f323, %f323, %f321;
	add.s32 	%r175, %r207, 3;
	mul.wide.u32 	%rd109, %r175, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.local.f32 	%f325, [%rd110];
	sub.f32 	%f326, %f325, %f97;
	fma.rn.f32 	%f367, %f326, %f326, %f324;
	add.s32 	%r207, %r207, 4;
	setp.lt.u32	%p98, %r207, %r32;
	@%p98 bra 	BB3_91;

BB3_92:
	add.s32 	%r176, %r32, -1;
	cvt.rn.f32.u32	%f327, %r176;
	div.rn.f32 	%f328, %f367, %f327;
	div.rn.f32 	%f107, %f328, %f97;
	setp.ne.s32	%p99, %r32, 1;
	@%p99 bra 	BB3_94;

	// inline asm
	activemask.b32 %r177;
	// inline asm
	ld.local.v2.f32 	{%f329, %f330}, [%rd1];
	sub.f32 	%f333, %f329, %f330;
	abs.f32 	%f334, %f333;
	setp.lt.f32	%p100, %f334, 0f34000000;
	vote.sync.all.pred 	%p101, %p100, %r177;
	mov.u32 	%r208, 2;
	@%p101 bra 	BB3_96;

BB3_94:
	// inline asm
	activemask.b32 %r180;
	// inline asm
	setp.lt.f32	%p102, %f107, 0f3C23D70A;
	vote.sync.all.pred 	%p103, %p102, %r180;
	mov.u32 	%r208, %r199;
	@%p103 bra 	BB3_96;

	// inline asm
	activemask.b32 %r182;
	// inline asm
	setp.le.f32	%p104, %f107, 0f3F800000;
	vote.sync.all.pred 	%p105, %p104, %r182;
	setp.ge.u32	%p106, %r32, %r40;
	and.pred  	%p107, %p105, %p106;
	selp.b32	%r208, %r199, %r34, %p107;

BB3_96:
	setp.lt.u32	%p108, %r199, %r208;
	@%p108 bra 	BB3_67;

BB3_97:
	cvt.rn.f32.u32	%f341, %r208;
	div.u32 	%r184, %r209, %r208;
	cvt.rn.f32.u32	%f368, %r184;
	mov.f32 	%f370, 0f00000000;
	mov.u16 	%rs10, 0;
	bra.uni 	BB3_98;

BB3_21:
	shr.u32 	%r106, %r58, 5;
	and.b32  	%r107, %r106, 1;
	setp.eq.b32	%p29, %r107, 1;
	not.pred 	%p30, %p29;
	setp.eq.s16	%p31, %rs9, 0;
	mov.f32 	%f370, 0f00000000;
	mov.u16 	%rs10, 1;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	BB3_98;

	setp.lt.f32	%p33, %f337, 0f3F800000;
	mov.f32 	%f370, 0f00000000;
	mov.f32 	%f355, %f370;
	@%p33 bra 	BB3_60;

	abs.f32 	%f224, %f337;
	mov.b32 	 %r108, %f337;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r109, 1056964608;
	mov.b32 	 %f225, %r110;
	add.f32 	%f226, %f337, %f225;
	cvt.rzi.f32.f32	%f227, %f226;
	setp.gt.f32	%p34, %f224, 0f4B000000;
	selp.f32	%f342, %f337, %f227, %p34;
	setp.geu.f32	%p35, %f224, 0f3F000000;
	@%p35 bra 	BB3_25;

	cvt.rzi.f32.f32	%f342, %f337;

BB3_25:
	cvt.rzi.u32.f32	%r111, %f342;
	mov.u32 	%r112, 64;
	min.u32 	%r7, %r112, %r111;
	cvt.rn.f32.u32	%f228, %r55;
	sub.f32 	%f229, %f115, %f113;
	div.rn.f32 	%f28, %f229, %f228;
	cvt.rn.f32.u32	%f230, %r56;
	sub.f32 	%f231, %f116, %f114;
	div.rn.f32 	%f29, %f231, %f230;
	setp.lt.u32	%p36, %r7, 65;
	@%p36 bra 	BB3_27;

	mov.u64 	%rd36, $str10;
	cvta.global.u64 	%rd37, %rd36;
	mov.u64 	%rd38, $str2;
	cvta.global.u64 	%rd39, %rd38;
	mov.u32 	%r113, 113;
	mov.u64 	%rd40, 0;
	mov.u64 	%rd41, 2;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd39;
	.param .b32 param2;
	st.param.b32	[param2+0], %r113;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd40;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd41;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 15

BB3_27:
	setp.eq.s32	%p37, %r7, 0;
	mov.u32 	%r197, 0;
	mov.u32 	%r196, %r197;
	@%p37 bra 	BB3_59;

	cvt.rn.f32.u32	%f30, %r4;
	cvt.rn.f32.u32	%f31, %r5;
	add.f32 	%f32, %f337, 0fC0000000;
	mov.u32 	%r187, 0;
	sqrt.rn.f32 	%f33, %f32;
	mov.u32 	%r197, %r187;
	mov.u32 	%r196, %r7;

BB3_29:
	mov.u32 	%r10, %r196;
	mov.u32 	%r8, %r187;
	setp.lt.u32	%p38, %r8, 3;
	@%p38 bra 	BB3_36;
	bra.uni 	BB3_30;

BB3_36:
	cvt.rn.f32.u32	%f238, %r8;
	div.rn.f32 	%f344, %f238, 0f40400000;
	mov.f32 	%f345, %f344;
	bra.uni 	BB3_37;

BB3_30:
	abs.f32 	%f232, %f33;
	mov.b32 	 %r118, %f33;
	and.b32  	%r119, %r118, -2147483648;
	or.b32  	%r120, %r119, 1056964608;
	mov.b32 	 %f233, %r120;
	add.f32 	%f234, %f33, %f233;
	cvt.rzi.f32.f32	%f235, %f234;
	setp.gt.f32	%p39, %f232, 0f4B000000;
	selp.f32	%f343, %f33, %f235, %p39;
	setp.geu.f32	%p40, %f232, 0f3F000000;
	@%p40 bra 	BB3_32;

	cvt.rzi.f32.f32	%f343, %f33;

BB3_32:
	add.s32 	%r121, %r8, -2;
	cvt.rzi.u32.f32	%r122, %f343;
	rem.u32 	%r123, %r121, %r122;
	cvt.rn.f32.u32	%f236, %r123;
	div.rn.f32 	%f344, %f236, %f33;
	div.u32 	%r124, %r121, %r122;
	cvt.rn.f32.u32	%f237, %r124;
	div.rn.f32 	%f345, %f237, %f33;
	setp.le.f32	%p41, %f345, 0f3F800000;
	@%p41 bra 	BB3_34;

	mov.u64 	%rd42, $str11;
	cvta.global.u64 	%rd43, %rd42;
	mov.u64 	%rd44, $str2;
	cvta.global.u64 	%rd45, %rd44;
	mov.u32 	%r125, 132;
	mov.u64 	%rd46, 0;
	mov.u64 	%rd47, 2;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd43;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd45;
	.param .b32 param2;
	st.param.b32	[param2+0], %r125;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd46;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd47;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 16

BB3_34:
	setp.le.f32	%p42, %f344, 0f3F800000;
	@%p42 bra 	BB3_37;

	mov.u64 	%rd48, $str12;
	cvta.global.u64 	%rd49, %rd48;
	mov.u64 	%rd50, $str2;
	cvta.global.u64 	%rd51, %rd50;
	mov.u32 	%r126, 133;
	mov.u64 	%rd52, 0;
	mov.u64 	%rd53, 2;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd49;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd51;
	.param .b32 param2;
	st.param.b32	[param2+0], %r126;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd52;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd53;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 17

BB3_37:
	add.f32 	%f241, %f31, %f345;
	neg.f32 	%f242, %f241;
	add.f32 	%f243, %f30, %f344;
	fma.rn.f32 	%f42, %f28, %f243, %f113;
	fma.rn.f32 	%f43, %f29, %f242, %f116;
	setp.eq.s32	%p43, %r57, 0;
	mov.f32 	%f346, 0f00000000;
	mov.u32 	%r191, 0;
	mov.f32 	%f347, %f346;
	@%p43 bra 	BB3_40;

BB3_38:
	mul.f32 	%f46, %f346, %f346;
	mul.f32 	%f47, %f347, %f347;
	add.f32 	%f244, %f47, %f46;
	setp.geu.f32	%p44, %f244, 0f40800000;
	@%p44 bra 	BB3_40;

	sub.f32 	%f245, %f47, %f46;
	add.f32 	%f48, %f42, %f245;
	add.f32 	%f246, %f347, %f347;
	fma.rn.f32 	%f346, %f246, %f346, %f43;
	add.s32 	%r191, %r191, 1;
	setp.lt.u32	%p45, %r191, %r57;
	mov.f32 	%f347, %f48;
	@%p45 bra 	BB3_38;

BB3_40:
	setp.eq.s32	%p46, %r191, %r57;
	mov.f32 	%f348, 0f00000000;
	@%p46 bra 	BB3_42;

	cvt.rn.f32.u32	%f348, %r191;

BB3_42:
	cvt.rzi.u32.f32	%r14, %f348;
	add.s32 	%r197, %r14, %r197;
	setp.gt.u32	%p47, %r8, 9;
	@%p47 bra 	BB3_44;

	cvt.rn.f32.u32	%f248, %r14;
	mul.wide.u32 	%rd56, %r8, 4;
	add.s64 	%rd57, %rd1, %rd56;
	st.local.f32 	[%rd57], %f248;

BB3_44:
	setp.lt.u32	%p48, %r8, 10;
	and.b32  	%r129, %r58, 1;
	setp.eq.b32	%p49, %r129, 1;
	setp.ne.s32	%p50, %r8, 0;
	and.pred  	%p51, %p48, %p50;
	and.pred  	%p52, %p51, %p49;
	shr.u32 	%r16, %r10, 1;
	setp.eq.s32	%p53, %r8, %r16;
	or.pred  	%p54, %p52, %p53;
	add.s32 	%r187, %r8, 1;
	mov.u32 	%r196, %r10;
	@!%p54 bra 	BB3_58;
	bra.uni 	BB3_45;

BB3_45:
	div.u32 	%r130, %r197, %r187;
	cvt.rn.f32.u32	%f52, %r130;
	setp.eq.s32	%p55, %r8, 0;
	mov.f32 	%f353, 0f00000000;
	@%p55 bra 	BB3_54;

	and.b32  	%r18, %r8, 3;
	setp.eq.s32	%p56, %r18, 0;
	mov.f32 	%f353, 0f00000000;
	mov.u32 	%r195, 0;
	@%p56 bra 	BB3_52;

	setp.eq.s32	%p57, %r18, 1;
	mov.f32 	%f350, 0f00000000;
	mov.u32 	%r193, 0;
	@%p57 bra 	BB3_51;

	setp.eq.s32	%p58, %r18, 2;
	mov.f32 	%f349, 0f00000000;
	mov.u32 	%r192, 0;
	@%p58 bra 	BB3_50;

	ld.local.f32 	%f253, [%rd1];
	sub.f32 	%f254, %f253, %f52;
	fma.rn.f32 	%f349, %f254, %f254, 0f00000000;
	mov.u32 	%r192, 1;

BB3_50:
	mul.wide.u32 	%rd62, %r192, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.local.f32 	%f255, [%rd63];
	sub.f32 	%f256, %f255, %f52;
	fma.rn.f32 	%f350, %f256, %f256, %f349;
	add.s32 	%r193, %r192, 1;

BB3_51:
	mul.wide.u32 	%rd66, %r193, 4;
	add.s64 	%rd67, %rd1, %rd66;
	ld.local.f32 	%f257, [%rd67];
	sub.f32 	%f258, %f257, %f52;
	fma.rn.f32 	%f353, %f258, %f258, %f350;
	add.s32 	%r195, %r193, 1;

BB3_52:
	setp.lt.u32	%p59, %r8, 4;
	@%p59 bra 	BB3_54;

BB3_53:
	mul.wide.u32 	%rd69, %r195, 4;
	add.s64 	%rd70, %rd1, %rd69;
	ld.local.f32 	%f259, [%rd70];
	sub.f32 	%f260, %f259, %f52;
	fma.rn.f32 	%f261, %f260, %f260, %f353;
	add.s32 	%r135, %r195, 1;
	mul.wide.u32 	%rd71, %r135, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.f32 	%f262, [%rd72];
	sub.f32 	%f263, %f262, %f52;
	fma.rn.f32 	%f264, %f263, %f263, %f261;
	add.s32 	%r136, %r195, 2;
	mul.wide.u32 	%rd73, %r136, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.local.f32 	%f265, [%rd74];
	sub.f32 	%f266, %f265, %f52;
	fma.rn.f32 	%f267, %f266, %f266, %f264;
	add.s32 	%r137, %r195, 3;
	mul.wide.u32 	%rd75, %r137, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.local.f32 	%f268, [%rd76];
	sub.f32 	%f269, %f268, %f52;
	fma.rn.f32 	%f353, %f269, %f269, %f267;
	add.s32 	%r195, %r195, 4;
	setp.lt.u32	%p60, %r195, %r8;
	@%p60 bra 	BB3_53;

BB3_54:
	add.s32 	%r138, %r8, -1;
	cvt.rn.f32.u32	%f270, %r138;
	div.rn.f32 	%f271, %f353, %f270;
	div.rn.f32 	%f62, %f271, %f52;
	setp.ne.s32	%p61, %r8, 1;
	@%p61 bra 	BB3_56;

	// inline asm
	activemask.b32 %r139;
	// inline asm
	ld.local.v2.f32 	{%f272, %f273}, [%rd1];
	sub.f32 	%f276, %f272, %f273;
	abs.f32 	%f277, %f276;
	setp.lt.f32	%p62, %f277, 0f34000000;
	vote.sync.all.pred 	%p63, %p62, %r139;
	mov.u32 	%r196, 2;
	@%p63 bra 	BB3_58;

BB3_56:
	// inline asm
	activemask.b32 %r142;
	// inline asm
	setp.lt.f32	%p64, %f62, 0f3C23D70A;
	vote.sync.all.pred 	%p65, %p64, %r142;
	mov.u32 	%r196, %r187;
	@%p65 bra 	BB3_58;

	// inline asm
	activemask.b32 %r144;
	// inline asm
	setp.le.f32	%p66, %f62, 0f3F800000;
	vote.sync.all.pred 	%p67, %p66, %r144;
	setp.ge.u32	%p68, %r8, %r16;
	and.pred  	%p69, %p67, %p68;
	selp.b32	%r196, %r187, %r10, %p69;

BB3_58:
	setp.lt.u32	%p70, %r187, %r196;
	@%p70 bra 	BB3_29;

BB3_59:
	cvt.rn.f32.u32	%f370, %r196;
	div.u32 	%r146, %r197, %r196;
	cvt.rn.f32.u32	%f355, %r146;

BB3_60:
	mul.f32 	%f278, %f341, 0f3F400000;
	add.f32 	%f341, %f278, %f370;
	mul.f32 	%f279, %f370, %f355;
	fma.rn.f32 	%f280, %f368, %f278, %f279;
	div.rn.f32 	%f368, %f280, %f341;

BB3_98:
	mul.lo.s32 	%r185, %r5, %r54;
	cvt.u64.u32	%rd111, %r185;
	cvta.to.global.u64 	%rd112, %rd4;
	add.s64 	%rd113, %rd112, %rd111;
	mul.wide.u32 	%rd114, %r4, 16;
	add.s64 	%rd115, %rd113, %rd114;
	st.global.f32 	[%rd115], %f368;
	st.global.f32 	[%rd115+4], %f341;
	st.global.f32 	[%rd115+12], %f370;
	st.global.u8 	[%rd115+8], %rs10;
	setp.gt.f32	%p109, %f341, 0f00000000;
	@%p109 bra 	BB3_100;

	mov.u64 	%rd116, $str9;
	cvta.global.u64 	%rd117, %rd116;
	mov.u64 	%rd118, $str2;
	cvta.global.u64 	%rd119, %rd118;
	mov.u32 	%r186, 399;
	mov.u64 	%rd120, 0;
	mov.u64 	%rd121, 2;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd117;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd119;
	.param .b32 param2;
	st.param.b32	[param2+0], %r186;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd120;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd121;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 21

BB3_100:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .f32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<111>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<283>;
	.reg .b32 	%r<211>;
	.reg .f64 	%fd<104>;
	.reg .b64 	%rd<122>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fractalRenderAdvancedDouble_param_0];
	ld.param.u32 	%r54, [fractalRenderAdvancedDouble_param_1];
	ld.param.u32 	%r56, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r55, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd42, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd41, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd40, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd39, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r57, [fractalRenderAdvancedDouble_param_4];
	ld.param.f32 	%f257, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r58, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd46, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd45, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd44, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd43, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd5, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r59, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r61, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r60, [fractalRenderAdvancedDouble_param_10];
	add.u64 	%rd6, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd6;
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p3, %r1, 32;
	@%p3 bra 	BB4_2;

	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u32 	%r62, 59;
	mov.u64 	%rd11, 0;
	mov.u64 	%rd12, 2;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd10;
	.param .b32 param2;
	st.param.b32	[param2+0], %r62;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 22

BB4_2:
	mov.u32 	%r63, %tid.x;
	mov.u32 	%r64, %tid.y;
	mad.lo.s32 	%r65, %r1, %r64, %r63;
	shl.b32 	%r66, %r1, 2;
	and.b32  	%r67, %r65, 15;
	rem.u32 	%r68, %r65, %r66;
	sub.s32 	%r69, %r68, %r67;
	shr.u32 	%r70, %r69, 2;
	and.b32  	%r71, %r65, 3;
	add.s32 	%r72, %r70, %r71;
	div.u32 	%r73, %r65, %r66;
	shl.b32 	%r74, %r73, 2;
	bfe.u32 	%r75, %r65, 2, 2;
	add.s32 	%r76, %r74, %r75;
	mov.u32 	%r77, %ctaid.x;
	mad.lo.s32 	%r4, %r77, %r1, %r72;
	mov.u32 	%r78, %ctaid.y;
	mov.u32 	%r79, %ntid.y;
	mad.lo.s32 	%r5, %r78, %r79, %r76;
	setp.lt.u32	%p4, %r4, %r55;
	setp.gt.u32	%p5, %r56, %r5;
	and.pred  	%p6, %p4, %p5;
	@!%p6 bra 	BB4_102;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r80, %r58, 52;
	mov.u16 	%rs9, 0;
	setp.ne.s32	%p7, %r80, 52;
	@%p7 bra 	BB4_12;

	setp.gt.f32	%p8, %f257, 0f00000000;
	@%p8 bra 	BB4_6;

	mov.u64 	%rd13, $str3;
	cvta.global.u64 	%rd14, %rd13;
	mov.u64 	%rd15, $str2;
	cvta.global.u64 	%rd16, %rd15;
	mov.u32 	%r81, 263;
	mov.u64 	%rd17, 0;
	mov.u64 	%rd18, 2;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd16;
	.param .b32 param2;
	st.param.b32	[param2+0], %r81;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd17;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd18;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 23

BB4_6:
	and.b32  	%r82, %r4, -8;
	cvt.rn.f32.u32	%f80, %r82;
	and.b32  	%r83, %r5, -4;
	cvt.rn.f32.u32	%f81, %r83;
	cvt.rn.f32.u32	%f82, %r60;
	sub.f32 	%f83, %f82, %f80;
	cvt.rn.f32.u32	%f84, %r61;
	sub.f32 	%f85, %f84, %f81;
	mul.f32 	%f86, %f85, %f85;
	fma.rn.f32 	%f87, %f83, %f83, %f86;
	sqrt.rn.f32 	%f88, %f87;
	ld.global.f32 	%f89, [pixelRealWidthInCm];
	mul.f32 	%f90, %f88, %f89;
	ld.global.f32 	%f91, [screenDistance];
	div.rn.f32 	%f1, %f90, %f91;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p9, %f2, 0f3F800000;
	mov.f32 	%f256, %f2;
	@%p9 bra 	BB4_8;

	rcp.rn.f32 	%f256, %f2;

BB4_8:
	mul.rn.f32 	%f92, %f256, %f256;
	mov.f32 	%f93, 0fC0B59883;
	mov.f32 	%f94, 0fBF52C7EA;
	fma.rn.f32 	%f95, %f92, %f94, %f93;
	mov.f32 	%f96, 0fC0D21907;
	fma.rn.f32 	%f97, %f95, %f92, %f96;
	mul.f32 	%f98, %f92, %f97;
	mul.f32 	%f99, %f256, %f98;
	add.f32 	%f100, %f92, 0f41355DC0;
	mov.f32 	%f101, 0f41E6BD60;
	fma.rn.f32 	%f102, %f100, %f92, %f101;
	mov.f32 	%f103, 0f419D92C8;
	fma.rn.f32 	%f104, %f102, %f92, %f103;
	rcp.rn.f32 	%f105, %f104;
	fma.rn.f32 	%f106, %f99, %f105, %f256;
	mov.f32 	%f107, 0f3FC90FDB;
	sub.f32 	%f108, %f107, %f106;
	setp.gt.f32	%p10, %f2, 0f3F800000;
	selp.f32	%f109, %f108, %f106, %p10;
	mov.b32 	 %r84, %f109;
	mov.b32 	 %r85, %f1;
	and.b32  	%r86, %r85, -2147483648;
	or.b32  	%r87, %r84, %r86;
	mov.b32 	 %f110, %r87;
	setp.gtu.f32	%p11, %f2, 0f7F800000;
	selp.f32	%f111, %f109, %f110, %p11;
	mul.f32 	%f112, %f111, 0f43340000;
	div.rn.f32 	%f5, %f112, 0f40490FDB;
	setp.ge.f32	%p12, %f5, 0f00000000;
	@%p12 bra 	BB4_10;

	mov.u64 	%rd19, $str4;
	cvta.global.u64 	%rd20, %rd19;
	mov.u64 	%rd21, $str2;
	cvta.global.u64 	%rd22, %rd21;
	mov.u32 	%r88, 276;
	mov.u64 	%rd23, 0;
	mov.u64 	%rd24, 2;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd20;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd22;
	.param .b32 param2;
	st.param.b32	[param2+0], %r88;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd23;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd24;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 24

BB4_10:
	mul.f32 	%f113, %f257, 0f40B00000;
	setp.ltu.f32	%p13, %f257, 0f3F800000;
	selp.f32	%f114, %f113, 0f40B00000, %p13;
	mov.f32 	%f115, 0f42700000;
	sub.f32 	%f116, %f115, %f114;
	mov.f32 	%f117, 0fBF800000;
	div.rn.f32 	%f118, %f117, %f116;
	fma.rn.f32 	%f119, %f114, 0f80000000, 0f42700000;
	div.rn.f32 	%f120, %f119, %f116;
	fma.rn.f32 	%f121, %f5, %f118, %f120;
	cvt.f64.f32	%fd47, %f121;
	mov.f64 	%fd48, 0d3FF0000000000000;
	min.f64 	%fd49, %fd48, %fd47;
	cvt.rn.f32.f64	%f122, %fd49;
	mul.f32 	%f257, %f122, %f257;
	setp.gtu.f32	%p14, %f5, %f114;
	@%p14 bra 	BB4_12;

	cvt.f64.f32	%fd50, %f257;
	max.f64 	%fd52, %fd48, %fd50;
	cvt.rn.f32.f64	%f257, %fd52;
	mov.u16 	%rs9, 1;

BB4_12:
	and.b32  	%r89, %r58, 8;
	setp.eq.s32	%p16, %r89, 0;
	mov.pred 	%p110, -1;
	mov.f32 	%f280, 0f00000000;
	@%p16 bra 	BB4_13;

	sub.s32 	%r90, %r56, %r5;
	cvt.rn.f64.u32	%fd53, %r90;
	cvt.rn.f64.u32	%fd54, %r55;
	cvt.rn.f64.u32	%fd55, %r4;
	div.rn.f64 	%fd56, %fd55, %fd54;
	cvt.rn.f64.u32	%fd57, %r56;
	div.rn.f64 	%fd58, %fd53, %fd57;
	sub.f64 	%fd59, %fd41, %fd39;
	sub.f64 	%fd60, %fd42, %fd40;
	fma.rn.f64 	%fd61, %fd59, %fd56, %fd39;
	fma.rn.f64 	%fd62, %fd60, %fd58, %fd40;
	sub.f64 	%fd63, %fd61, %fd43;
	sub.f64 	%fd64, %fd62, %fd44;
	sub.f64 	%fd65, %fd45, %fd43;
	div.rn.f64 	%fd66, %fd63, %fd65;
	sub.f64 	%fd67, %fd46, %fd44;
	div.rn.f64 	%fd68, %fd64, %fd67;
	cvt.rn.f32.f64	%f125, %fd66;
	cvt.rn.f32.f64	%f126, %fd68;
	cvt.rn.f32.u32	%f127, %r55;
	mul.f32 	%f9, %f127, %f125;
	cvt.rn.f32.u32	%f128, %r56;
	mul.f32 	%f129, %f128, %f126;
	sub.f32 	%f10, %f128, %f129;
	abs.f32 	%f130, %f9;
	mov.b32 	 %r91, %f9;
	and.b32  	%r92, %r91, -2147483648;
	or.b32  	%r93, %r92, 1056964608;
	mov.b32 	 %f131, %r93;
	add.f32 	%f132, %f9, %f131;
	cvt.rzi.f32.f32	%f133, %f132;
	setp.gt.f32	%p17, %f130, 0f4B000000;
	selp.f32	%f258, %f9, %f133, %p17;
	setp.geu.f32	%p18, %f130, 0f3F000000;
	@%p18 bra 	BB4_16;

	cvt.rzi.f32.f32	%f258, %f9;

BB4_16:
	cvt.rzi.s32.f32	%r6, %f258;
	mov.b32 	 %r94, %f10;
	and.b32  	%r95, %r94, -2147483648;
	or.b32  	%r96, %r95, 1056964608;
	mov.b32 	 %f134, %r96;
	add.f32 	%f135, %f10, %f134;
	cvt.rzi.f32.f32	%f136, %f135;
	abs.f32 	%f137, %f10;
	setp.gt.f32	%p19, %f137, 0f4B000000;
	selp.f32	%f259, %f10, %f136, %p19;
	setp.geu.f32	%p20, %f137, 0f3F000000;
	@%p20 bra 	BB4_18;

	cvt.rzi.f32.f32	%f259, %f10;

BB4_18:
	add.s32 	%r97, %r55, -2;
	setp.lt.u32	%p22, %r6, %r97;
	setp.gt.s32	%p23, %r6, 1;
	and.pred  	%p24, %p23, %p22;
	cvt.rzi.s32.f32	%r98, %f259;
	setp.gt.s32	%p25, %r98, 1;
	and.pred  	%p26, %p24, %p25;
	add.s32 	%r99, %r56, -2;
	setp.lt.u32	%p27, %r98, %r99;
	and.pred  	%p28, %p27, %p26;
	mov.f32 	%f261, %f280;
	@!%p28 bra 	BB4_20;
	bra.uni 	BB4_19;

BB4_19:
	cvt.rmi.f32.f32	%f140, %f9;
	cvt.rzi.u32.f32	%r100, %f140;
	cvt.rmi.f32.f32	%f141, %f10;
	cvt.rzi.u32.f32	%r101, %f141;
	cvt.rn.f32.u32	%f142, %r100;
	sub.f32 	%f143, %f9, %f142;
	cvt.rn.f32.u32	%f144, %r101;
	sub.f32 	%f145, %f10, %f144;
	mul.lo.s32 	%r102, %r101, %r59;
	cvt.u64.u32	%rd25, %r102;
	cvta.to.global.u64 	%rd26, %rd5;
	add.s64 	%rd27, %rd26, %rd25;
	mul.wide.u32 	%rd28, %r100, 16;
	add.s64 	%rd29, %rd27, %rd28;
	add.s32 	%r103, %r100, 1;
	mul.wide.u32 	%rd30, %r103, 16;
	add.s64 	%rd31, %rd27, %rd30;
	add.s32 	%r104, %r101, 1;
	mul.lo.s32 	%r105, %r104, %r59;
	cvt.u64.u32	%rd32, %r105;
	add.s64 	%rd33, %rd26, %rd32;
	add.s64 	%rd34, %rd33, %rd28;
	add.s64 	%rd35, %rd33, %rd30;
	mov.f32 	%f146, 0f3F800000;
	sub.f32 	%f147, %f146, %f143;
	sub.f32 	%f148, %f146, %f145;
	mul.f32 	%f149, %f147, %f148;
	ld.global.f32 	%f150, [%rd29];
	mul.f32 	%f151, %f143, %f148;
	ld.global.f32 	%f152, [%rd31];
	mul.f32 	%f153, %f152, %f151;
	fma.rn.f32 	%f154, %f150, %f149, %f153;
	mul.f32 	%f155, %f147, %f145;
	ld.global.f32 	%f156, [%rd34];
	fma.rn.f32 	%f157, %f155, %f156, %f154;
	mul.f32 	%f158, %f143, %f145;
	ld.global.f32 	%f159, [%rd35];
	fma.rn.f32 	%f280, %f158, %f159, %f157;
	ld.global.f32 	%f160, [%rd29+4];
	ld.global.f32 	%f161, [%rd31+4];
	mul.f32 	%f162, %f151, %f161;
	fma.rn.f32 	%f163, %f160, %f149, %f162;
	ld.global.f32 	%f164, [%rd34+4];
	fma.rn.f32 	%f165, %f155, %f164, %f163;
	ld.global.f32 	%f166, [%rd35+4];
	fma.rn.f32 	%f261, %f158, %f166, %f165;
	cvt.f64.f32	%fd69, %f261;
	setp.lt.f64	%p110, %fd69, 0d3FB999999999999A;
	bra.uni 	BB4_20;

BB4_13:
	mov.f32 	%f261, %f280;

BB4_20:
	@%p110 bra 	BB4_62;
	bra.uni 	BB4_21;

BB4_62:
	setp.lt.f32	%p71, %f257, 0f3F800000;
	selp.f32	%f50, 0f3F800000, %f257, %p71;
	abs.f32 	%f214, %f50;
	mov.b32 	 %r147, %f50;
	and.b32  	%r148, %r147, -2147483648;
	or.b32  	%r149, %r148, 1056964608;
	mov.b32 	 %f215, %r149;
	add.f32 	%f216, %f50, %f215;
	cvt.rzi.f32.f32	%f217, %f216;
	setp.gt.f32	%p72, %f214, 0f4B000000;
	selp.f32	%f272, %f50, %f217, %p72;
	setp.geu.f32	%p73, %f214, 0f3F000000;
	@%p73 bra 	BB4_64;

	cvt.rzi.f32.f32	%f272, %f50;

BB4_64:
	cvt.rzi.u32.f32	%r150, %f272;
	mov.u32 	%r151, 64;
	min.u32 	%r30, %r151, %r150;
	cvt.rn.f64.u32	%fd83, %r55;
	sub.f64 	%fd84, %fd41, %fd39;
	div.rn.f64 	%fd22, %fd84, %fd83;
	cvt.rn.f64.u32	%fd85, %r56;
	sub.f64 	%fd86, %fd42, %fd40;
	div.rn.f64 	%fd23, %fd86, %fd85;
	setp.lt.u32	%p74, %r30, 65;
	@%p74 bra 	BB4_66;

	mov.u64 	%rd79, $str10;
	cvta.global.u64 	%rd80, %rd79;
	mov.u64 	%rd81, $str2;
	cvta.global.u64 	%rd82, %rd81;
	mov.u32 	%r152, 113;
	mov.u64 	%rd83, 0;
	mov.u64 	%rd84, 2;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd80;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd82;
	.param .b32 param2;
	st.param.b32	[param2+0], %r152;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd83;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd84;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 28

BB4_66:
	setp.eq.s32	%p75, %r30, 0;
	mov.u32 	%r209, 0;
	mov.u32 	%r208, %r209;
	@%p75 bra 	BB4_99;

	cvt.rn.f64.u32	%fd24, %r4;
	cvt.rn.f64.u32	%fd25, %r5;
	add.f32 	%f54, %f50, 0fC0000000;
	and.b32  	%r31, %r58, 1;
	mov.u32 	%r199, 0;
	sqrt.rn.f32 	%f55, %f54;
	mov.u32 	%r209, %r199;
	mov.u32 	%r208, %r30;

BB4_68:
	mov.u32 	%r34, %r208;
	mov.u32 	%r32, %r199;
	setp.lt.u32	%p76, %r32, 3;
	@%p76 bra 	BB4_76;
	bra.uni 	BB4_69;

BB4_76:
	cvt.rn.f64.u32	%fd87, %r32;
	div.rn.f64 	%fd100, %fd87, 0d4008000000000000;
	mov.f64 	%fd101, %fd100;
	bra.uni 	BB4_77;

BB4_69:
	abs.f32 	%f218, %f55;
	mov.b32 	 %r157, %f55;
	and.b32  	%r158, %r157, -2147483648;
	or.b32  	%r159, %r158, 1056964608;
	mov.b32 	 %f219, %r159;
	add.f32 	%f220, %f55, %f219;
	cvt.rzi.f32.f32	%f221, %f220;
	setp.gt.f32	%p77, %f218, 0f4B000000;
	selp.f32	%f273, %f55, %f221, %p77;
	setp.geu.f32	%p78, %f218, 0f3F000000;
	@%p78 bra 	BB4_71;

	cvt.rzi.f32.f32	%f273, %f55;

BB4_71:
	add.s32 	%r160, %r32, -2;
	cvt.rzi.u32.f32	%r161, %f273;
	rem.u32 	%r162, %r160, %r161;
	cvt.rn.f32.u32	%f222, %r162;
	div.rn.f32 	%f59, %f222, %f55;
	div.u32 	%r163, %r160, %r161;
	cvt.rn.f32.u32	%f223, %r163;
	div.rn.f32 	%f60, %f223, %f55;
	setp.le.f32	%p79, %f60, 0f3F800000;
	@%p79 bra 	BB4_73;

	mov.u64 	%rd85, $str11;
	cvta.global.u64 	%rd86, %rd85;
	mov.u64 	%rd87, $str2;
	cvta.global.u64 	%rd88, %rd87;
	mov.u32 	%r164, 132;
	mov.u64 	%rd89, 0;
	mov.u64 	%rd90, 2;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd88;
	.param .b32 param2;
	st.param.b32	[param2+0], %r164;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd89;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd90;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 29

BB4_73:
	setp.le.f32	%p80, %f59, 0f3F800000;
	@%p80 bra 	BB4_75;

	mov.u64 	%rd91, $str12;
	cvta.global.u64 	%rd92, %rd91;
	mov.u64 	%rd93, $str2;
	cvta.global.u64 	%rd94, %rd93;
	mov.u32 	%r165, 133;
	mov.u64 	%rd95, 0;
	mov.u64 	%rd96, 2;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd92;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd94;
	.param .b32 param2;
	st.param.b32	[param2+0], %r165;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd95;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd96;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 30

BB4_75:
	cvt.f64.f32	%fd100, %f59;
	cvt.f64.f32	%fd101, %f60;

BB4_77:
	add.f64 	%fd90, %fd25, %fd101;
	neg.f64 	%fd91, %fd90;
	add.f64 	%fd92, %fd24, %fd100;
	fma.rn.f64 	%fd31, %fd22, %fd92, %fd39;
	fma.rn.f64 	%fd32, %fd23, %fd91, %fd42;
	setp.eq.s32	%p81, %r57, 0;
	mov.f64 	%fd102, 0d0000000000000000;
	mov.u32 	%r203, 0;
	mov.f64 	%fd103, %fd102;
	@%p81 bra 	BB4_80;

BB4_78:
	mul.f64 	%fd35, %fd102, %fd102;
	mul.f64 	%fd36, %fd103, %fd103;
	add.f64 	%fd93, %fd36, %fd35;
	setp.geu.f64	%p82, %fd93, 0d4010000000000000;
	@%p82 bra 	BB4_80;

	sub.f64 	%fd94, %fd36, %fd35;
	add.f64 	%fd37, %fd31, %fd94;
	add.f64 	%fd95, %fd103, %fd103;
	fma.rn.f64 	%fd102, %fd95, %fd102, %fd32;
	add.s32 	%r203, %r203, 1;
	setp.lt.u32	%p83, %r203, %r57;
	mov.f64 	%fd103, %fd37;
	@%p83 bra 	BB4_78;

BB4_80:
	setp.eq.s32	%p84, %r203, %r57;
	mov.f32 	%f274, 0f00000000;
	@%p84 bra 	BB4_82;

	cvt.rn.f32.u32	%f274, %r203;

BB4_82:
	cvt.rzi.u32.f32	%r38, %f274;
	add.s32 	%r209, %r38, %r209;
	setp.gt.u32	%p85, %r32, 9;
	@%p85 bra 	BB4_84;

	cvt.rn.f32.u32	%f225, %r38;
	mul.wide.u32 	%rd97, %r32, 4;
	add.s64 	%rd98, %rd1, %rd97;
	st.local.f32 	[%rd98], %f225;

BB4_84:
	setp.lt.u32	%p86, %r32, 10;
	setp.ne.s32	%p87, %r32, 0;
	and.pred  	%p88, %p86, %p87;
	setp.ne.s32	%p89, %r31, 0;
	and.pred  	%p90, %p88, %p89;
	shr.u32 	%r40, %r34, 1;
	setp.eq.s32	%p91, %r32, %r40;
	or.pred  	%p92, %p90, %p91;
	add.s32 	%r199, %r32, 1;
	mov.u32 	%r208, %r34;
	@!%p92 bra 	BB4_98;
	bra.uni 	BB4_85;

BB4_85:
	div.u32 	%r168, %r209, %r199;
	cvt.rn.f32.u32	%f63, %r168;
	setp.eq.s32	%p93, %r32, 0;
	mov.f32 	%f279, 0f00000000;
	@%p93 bra 	BB4_94;

	and.b32  	%r42, %r32, 3;
	setp.eq.s32	%p94, %r42, 0;
	mov.f32 	%f279, 0f00000000;
	mov.u32 	%r207, 0;
	@%p94 bra 	BB4_92;

	setp.eq.s32	%p95, %r42, 1;
	mov.f32 	%f276, 0f00000000;
	mov.u32 	%r205, 0;
	@%p95 bra 	BB4_91;

	setp.eq.s32	%p96, %r42, 2;
	mov.f32 	%f275, 0f00000000;
	mov.u32 	%r204, 0;
	@%p96 bra 	BB4_90;

	ld.local.f32 	%f230, [%rd1];
	sub.f32 	%f231, %f230, %f63;
	fma.rn.f32 	%f275, %f231, %f231, 0f00000000;
	mov.u32 	%r204, 1;

BB4_90:
	mul.wide.u32 	%rd99, %r204, 4;
	add.s64 	%rd100, %rd1, %rd99;
	ld.local.f32 	%f232, [%rd100];
	sub.f32 	%f233, %f232, %f63;
	fma.rn.f32 	%f276, %f233, %f233, %f275;
	add.s32 	%r205, %r204, 1;

BB4_91:
	mul.wide.u32 	%rd101, %r205, 4;
	add.s64 	%rd102, %rd1, %rd101;
	ld.local.f32 	%f234, [%rd102];
	sub.f32 	%f235, %f234, %f63;
	fma.rn.f32 	%f279, %f235, %f235, %f276;
	add.s32 	%r207, %r205, 1;

BB4_92:
	setp.lt.u32	%p97, %r32, 4;
	@%p97 bra 	BB4_94;

BB4_93:
	mul.wide.u32 	%rd103, %r207, 4;
	add.s64 	%rd104, %rd1, %rd103;
	ld.local.f32 	%f236, [%rd104];
	sub.f32 	%f237, %f236, %f63;
	fma.rn.f32 	%f238, %f237, %f237, %f279;
	add.s32 	%r173, %r207, 1;
	mul.wide.u32 	%rd105, %r173, 4;
	add.s64 	%rd106, %rd1, %rd105;
	ld.local.f32 	%f239, [%rd106];
	sub.f32 	%f240, %f239, %f63;
	fma.rn.f32 	%f241, %f240, %f240, %f238;
	add.s32 	%r174, %r207, 2;
	mul.wide.u32 	%rd107, %r174, 4;
	add.s64 	%rd108, %rd1, %rd107;
	ld.local.f32 	%f242, [%rd108];
	sub.f32 	%f243, %f242, %f63;
	fma.rn.f32 	%f244, %f243, %f243, %f241;
	add.s32 	%r175, %r207, 3;
	mul.wide.u32 	%rd109, %r175, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.local.f32 	%f245, [%rd110];
	sub.f32 	%f246, %f245, %f63;
	fma.rn.f32 	%f279, %f246, %f246, %f244;
	add.s32 	%r207, %r207, 4;
	setp.lt.u32	%p98, %r207, %r32;
	@%p98 bra 	BB4_93;

BB4_94:
	add.s32 	%r176, %r32, -1;
	cvt.rn.f32.u32	%f247, %r176;
	div.rn.f32 	%f248, %f279, %f247;
	div.rn.f32 	%f73, %f248, %f63;
	setp.ne.s32	%p99, %r32, 1;
	@%p99 bra 	BB4_96;

	// inline asm
	activemask.b32 %r177;
	// inline asm
	ld.local.v2.f32 	{%f249, %f250}, [%rd1];
	sub.f32 	%f253, %f249, %f250;
	abs.f32 	%f254, %f253;
	setp.lt.f32	%p100, %f254, 0f34000000;
	vote.sync.all.pred 	%p101, %p100, %r177;
	mov.u32 	%r208, 2;
	@%p101 bra 	BB4_98;

BB4_96:
	// inline asm
	activemask.b32 %r180;
	// inline asm
	setp.lt.f32	%p102, %f73, 0f3C23D70A;
	vote.sync.all.pred 	%p103, %p102, %r180;
	mov.u32 	%r208, %r199;
	@%p103 bra 	BB4_98;

	// inline asm
	activemask.b32 %r182;
	// inline asm
	setp.le.f32	%p104, %f73, 0f3F800000;
	vote.sync.all.pred 	%p105, %p104, %r182;
	setp.ge.u32	%p106, %r32, %r40;
	and.pred  	%p107, %p105, %p106;
	selp.b32	%r208, %r199, %r34, %p107;

BB4_98:
	setp.lt.u32	%p108, %r199, %r208;
	@%p108 bra 	BB4_68;

BB4_99:
	cvt.rn.f32.u32	%f261, %r208;
	div.u32 	%r184, %r209, %r208;
	cvt.rn.f32.u32	%f280, %r184;
	mov.f32 	%f282, 0f00000000;
	mov.u16 	%rs10, 0;
	bra.uni 	BB4_100;

BB4_21:
	shr.u32 	%r106, %r58, 5;
	and.b32  	%r107, %r106, 1;
	setp.eq.b32	%p29, %r107, 1;
	not.pred 	%p30, %p29;
	setp.eq.s16	%p31, %rs9, 0;
	mov.f32 	%f282, 0f00000000;
	mov.u16 	%rs10, 1;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	BB4_100;

	setp.lt.f32	%p33, %f257, 0f3F800000;
	mov.f32 	%f282, 0f00000000;
	mov.f32 	%f271, %f282;
	@%p33 bra 	BB4_61;

	abs.f32 	%f170, %f257;
	mov.b32 	 %r108, %f257;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r109, 1056964608;
	mov.b32 	 %f171, %r110;
	add.f32 	%f172, %f257, %f171;
	cvt.rzi.f32.f32	%f173, %f172;
	setp.gt.f32	%p34, %f170, 0f4B000000;
	selp.f32	%f262, %f257, %f173, %p34;
	setp.geu.f32	%p35, %f170, 0f3F000000;
	@%p35 bra 	BB4_25;

	cvt.rzi.f32.f32	%f262, %f257;

BB4_25:
	cvt.rzi.u32.f32	%r111, %f262;
	mov.u32 	%r112, 64;
	min.u32 	%r7, %r112, %r111;
	cvt.rn.f64.u32	%fd70, %r55;
	sub.f64 	%fd71, %fd41, %fd39;
	div.rn.f64 	%fd5, %fd71, %fd70;
	cvt.rn.f64.u32	%fd72, %r56;
	sub.f64 	%fd73, %fd42, %fd40;
	div.rn.f64 	%fd6, %fd73, %fd72;
	setp.lt.u32	%p36, %r7, 65;
	@%p36 bra 	BB4_27;

	mov.u64 	%rd36, $str10;
	cvta.global.u64 	%rd37, %rd36;
	mov.u64 	%rd38, $str2;
	cvta.global.u64 	%rd39, %rd38;
	mov.u32 	%r113, 113;
	mov.u64 	%rd40, 0;
	mov.u64 	%rd41, 2;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd39;
	.param .b32 param2;
	st.param.b32	[param2+0], %r113;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd40;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd41;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 25

BB4_27:
	setp.eq.s32	%p37, %r7, 0;
	mov.u32 	%r197, 0;
	mov.u32 	%r196, %r197;
	@%p37 bra 	BB4_60;

	cvt.rn.f64.u32	%fd7, %r4;
	cvt.rn.f64.u32	%fd8, %r5;
	add.f32 	%f24, %f257, 0fC0000000;
	mov.u32 	%r187, 0;
	sqrt.rn.f32 	%f25, %f24;
	mov.u32 	%r197, %r187;
	mov.u32 	%r196, %r7;

BB4_29:
	mov.u32 	%r10, %r196;
	mov.u32 	%r8, %r187;
	setp.lt.u32	%p38, %r8, 3;
	@%p38 bra 	BB4_37;
	bra.uni 	BB4_30;

BB4_37:
	cvt.rn.f64.u32	%fd74, %r8;
	div.rn.f64 	%fd96, %fd74, 0d4008000000000000;
	mov.f64 	%fd97, %fd96;
	bra.uni 	BB4_38;

BB4_30:
	abs.f32 	%f174, %f25;
	mov.b32 	 %r118, %f25;
	and.b32  	%r119, %r118, -2147483648;
	or.b32  	%r120, %r119, 1056964608;
	mov.b32 	 %f175, %r120;
	add.f32 	%f176, %f25, %f175;
	cvt.rzi.f32.f32	%f177, %f176;
	setp.gt.f32	%p39, %f174, 0f4B000000;
	selp.f32	%f263, %f25, %f177, %p39;
	setp.geu.f32	%p40, %f174, 0f3F000000;
	@%p40 bra 	BB4_32;

	cvt.rzi.f32.f32	%f263, %f25;

BB4_32:
	add.s32 	%r121, %r8, -2;
	cvt.rzi.u32.f32	%r122, %f263;
	rem.u32 	%r123, %r121, %r122;
	cvt.rn.f32.u32	%f178, %r123;
	div.rn.f32 	%f29, %f178, %f25;
	div.u32 	%r124, %r121, %r122;
	cvt.rn.f32.u32	%f179, %r124;
	div.rn.f32 	%f30, %f179, %f25;
	setp.le.f32	%p41, %f30, 0f3F800000;
	@%p41 bra 	BB4_34;

	mov.u64 	%rd42, $str11;
	cvta.global.u64 	%rd43, %rd42;
	mov.u64 	%rd44, $str2;
	cvta.global.u64 	%rd45, %rd44;
	mov.u32 	%r125, 132;
	mov.u64 	%rd46, 0;
	mov.u64 	%rd47, 2;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd43;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd45;
	.param .b32 param2;
	st.param.b32	[param2+0], %r125;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd46;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd47;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 26

BB4_34:
	setp.le.f32	%p42, %f29, 0f3F800000;
	@%p42 bra 	BB4_36;

	mov.u64 	%rd48, $str12;
	cvta.global.u64 	%rd49, %rd48;
	mov.u64 	%rd50, $str2;
	cvta.global.u64 	%rd51, %rd50;
	mov.u32 	%r126, 133;
	mov.u64 	%rd52, 0;
	mov.u64 	%rd53, 2;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd49;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd51;
	.param .b32 param2;
	st.param.b32	[param2+0], %r126;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd52;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd53;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 27

BB4_36:
	cvt.f64.f32	%fd96, %f29;
	cvt.f64.f32	%fd97, %f30;

BB4_38:
	add.f64 	%fd77, %fd8, %fd97;
	neg.f64 	%fd78, %fd77;
	add.f64 	%fd79, %fd7, %fd96;
	fma.rn.f64 	%fd14, %fd5, %fd79, %fd39;
	fma.rn.f64 	%fd15, %fd6, %fd78, %fd42;
	setp.eq.s32	%p43, %r57, 0;
	mov.f64 	%fd98, 0d0000000000000000;
	mov.u32 	%r191, 0;
	mov.f64 	%fd99, %fd98;
	@%p43 bra 	BB4_41;

BB4_39:
	mul.f64 	%fd18, %fd98, %fd98;
	mul.f64 	%fd19, %fd99, %fd99;
	add.f64 	%fd80, %fd19, %fd18;
	setp.geu.f64	%p44, %fd80, 0d4010000000000000;
	@%p44 bra 	BB4_41;

	sub.f64 	%fd81, %fd19, %fd18;
	add.f64 	%fd20, %fd14, %fd81;
	add.f64 	%fd82, %fd99, %fd99;
	fma.rn.f64 	%fd98, %fd82, %fd98, %fd15;
	add.s32 	%r191, %r191, 1;
	setp.lt.u32	%p45, %r191, %r57;
	mov.f64 	%fd99, %fd20;
	@%p45 bra 	BB4_39;

BB4_41:
	setp.eq.s32	%p46, %r191, %r57;
	mov.f32 	%f264, 0f00000000;
	@%p46 bra 	BB4_43;

	cvt.rn.f32.u32	%f264, %r191;

BB4_43:
	cvt.rzi.u32.f32	%r14, %f264;
	add.s32 	%r197, %r14, %r197;
	setp.gt.u32	%p47, %r8, 9;
	@%p47 bra 	BB4_45;

	cvt.rn.f32.u32	%f181, %r14;
	mul.wide.u32 	%rd56, %r8, 4;
	add.s64 	%rd57, %rd1, %rd56;
	st.local.f32 	[%rd57], %f181;

BB4_45:
	setp.lt.u32	%p48, %r8, 10;
	and.b32  	%r129, %r58, 1;
	setp.eq.b32	%p49, %r129, 1;
	setp.ne.s32	%p50, %r8, 0;
	and.pred  	%p51, %p48, %p50;
	and.pred  	%p52, %p51, %p49;
	shr.u32 	%r16, %r10, 1;
	setp.eq.s32	%p53, %r8, %r16;
	or.pred  	%p54, %p52, %p53;
	add.s32 	%r187, %r8, 1;
	mov.u32 	%r196, %r10;
	@!%p54 bra 	BB4_59;
	bra.uni 	BB4_46;

BB4_46:
	div.u32 	%r130, %r197, %r187;
	cvt.rn.f32.u32	%f33, %r130;
	setp.eq.s32	%p55, %r8, 0;
	mov.f32 	%f269, 0f00000000;
	@%p55 bra 	BB4_55;

	and.b32  	%r18, %r8, 3;
	setp.eq.s32	%p56, %r18, 0;
	mov.f32 	%f269, 0f00000000;
	mov.u32 	%r195, 0;
	@%p56 bra 	BB4_53;

	setp.eq.s32	%p57, %r18, 1;
	mov.f32 	%f266, 0f00000000;
	mov.u32 	%r193, 0;
	@%p57 bra 	BB4_52;

	setp.eq.s32	%p58, %r18, 2;
	mov.f32 	%f265, 0f00000000;
	mov.u32 	%r192, 0;
	@%p58 bra 	BB4_51;

	ld.local.f32 	%f186, [%rd1];
	sub.f32 	%f187, %f186, %f33;
	fma.rn.f32 	%f265, %f187, %f187, 0f00000000;
	mov.u32 	%r192, 1;

BB4_51:
	mul.wide.u32 	%rd62, %r192, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.local.f32 	%f188, [%rd63];
	sub.f32 	%f189, %f188, %f33;
	fma.rn.f32 	%f266, %f189, %f189, %f265;
	add.s32 	%r193, %r192, 1;

BB4_52:
	mul.wide.u32 	%rd66, %r193, 4;
	add.s64 	%rd67, %rd1, %rd66;
	ld.local.f32 	%f190, [%rd67];
	sub.f32 	%f191, %f190, %f33;
	fma.rn.f32 	%f269, %f191, %f191, %f266;
	add.s32 	%r195, %r193, 1;

BB4_53:
	setp.lt.u32	%p59, %r8, 4;
	@%p59 bra 	BB4_55;

BB4_54:
	mul.wide.u32 	%rd69, %r195, 4;
	add.s64 	%rd70, %rd1, %rd69;
	ld.local.f32 	%f192, [%rd70];
	sub.f32 	%f193, %f192, %f33;
	fma.rn.f32 	%f194, %f193, %f193, %f269;
	add.s32 	%r135, %r195, 1;
	mul.wide.u32 	%rd71, %r135, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.f32 	%f195, [%rd72];
	sub.f32 	%f196, %f195, %f33;
	fma.rn.f32 	%f197, %f196, %f196, %f194;
	add.s32 	%r136, %r195, 2;
	mul.wide.u32 	%rd73, %r136, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.local.f32 	%f198, [%rd74];
	sub.f32 	%f199, %f198, %f33;
	fma.rn.f32 	%f200, %f199, %f199, %f197;
	add.s32 	%r137, %r195, 3;
	mul.wide.u32 	%rd75, %r137, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.local.f32 	%f201, [%rd76];
	sub.f32 	%f202, %f201, %f33;
	fma.rn.f32 	%f269, %f202, %f202, %f200;
	add.s32 	%r195, %r195, 4;
	setp.lt.u32	%p60, %r195, %r8;
	@%p60 bra 	BB4_54;

BB4_55:
	add.s32 	%r138, %r8, -1;
	cvt.rn.f32.u32	%f203, %r138;
	div.rn.f32 	%f204, %f269, %f203;
	div.rn.f32 	%f43, %f204, %f33;
	setp.ne.s32	%p61, %r8, 1;
	@%p61 bra 	BB4_57;

	// inline asm
	activemask.b32 %r139;
	// inline asm
	ld.local.v2.f32 	{%f205, %f206}, [%rd1];
	sub.f32 	%f209, %f205, %f206;
	abs.f32 	%f210, %f209;
	setp.lt.f32	%p62, %f210, 0f34000000;
	vote.sync.all.pred 	%p63, %p62, %r139;
	mov.u32 	%r196, 2;
	@%p63 bra 	BB4_59;

BB4_57:
	// inline asm
	activemask.b32 %r142;
	// inline asm
	setp.lt.f32	%p64, %f43, 0f3C23D70A;
	vote.sync.all.pred 	%p65, %p64, %r142;
	mov.u32 	%r196, %r187;
	@%p65 bra 	BB4_59;

	// inline asm
	activemask.b32 %r144;
	// inline asm
	setp.le.f32	%p66, %f43, 0f3F800000;
	vote.sync.all.pred 	%p67, %p66, %r144;
	setp.ge.u32	%p68, %r8, %r16;
	and.pred  	%p69, %p67, %p68;
	selp.b32	%r196, %r187, %r10, %p69;

BB4_59:
	setp.lt.u32	%p70, %r187, %r196;
	@%p70 bra 	BB4_29;

BB4_60:
	cvt.rn.f32.u32	%f282, %r196;
	div.u32 	%r146, %r197, %r196;
	cvt.rn.f32.u32	%f271, %r146;

BB4_61:
	mul.f32 	%f211, %f261, 0f3F400000;
	add.f32 	%f261, %f211, %f282;
	mul.f32 	%f212, %f282, %f271;
	fma.rn.f32 	%f213, %f280, %f211, %f212;
	div.rn.f32 	%f280, %f213, %f261;

BB4_100:
	mul.lo.s32 	%r185, %r5, %r54;
	cvt.u64.u32	%rd111, %r185;
	cvta.to.global.u64 	%rd112, %rd4;
	add.s64 	%rd113, %rd112, %rd111;
	mul.wide.u32 	%rd114, %r4, 16;
	add.s64 	%rd115, %rd113, %rd114;
	st.global.f32 	[%rd115], %f280;
	st.global.f32 	[%rd115+4], %f261;
	st.global.f32 	[%rd115+12], %f282;
	st.global.u8 	[%rd115+8], %rs10;
	setp.gt.f32	%p109, %f261, 0f00000000;
	@%p109 bra 	BB4_102;

	mov.u64 	%rd116, $str9;
	cvta.global.u64 	%rd117, %rd116;
	mov.u64 	%rd118, $str2;
	cvta.global.u64 	%rd119, %rd118;
	mov.u32 	%r186, 399;
	mov.u64 	%rd120, 0;
	mov.u64 	%rd121, 2;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd117;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd119;
	.param .b32 param2;
	st.param.b32	[param2+0], %r186;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd120;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd121;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 31

BB4_102:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .f32 compose_param_9
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<44>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r11, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r13, [compose_param_5];
	ld.param.u32 	%r14, [compose_param_6];
	ld.param.u64 	%rd4, [compose_param_7];
	ld.param.u32 	%r12, [compose_param_8];
	ld.param.f32 	%f6, [compose_param_9];
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r16, %r15, %r17;
	mov.u32 	%r18, %ctaid.y;
	mov.u32 	%r19, %ntid.y;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r2, %r18, %r19, %r20;
	setp.ge.u32	%p1, %r2, %r14;
	setp.ge.u32	%p2, %r1, %r13;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_11;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.lo.s32 	%r21, %r2, %r11;
	cvt.u64.u32	%rd6, %r21;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	add.s64 	%rd1, %rd9, 12;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_5;

	ld.global.f32 	%f7, [%rd1+-8];
	cvt.rzi.u32.f32	%r22, %f7;
	cvt.f64.f32	%fd1, %f6;
	mov.f64 	%fd2, 0d3FF0000000000000;
	max.f64 	%fd3, %fd2, %fd1;
	cvt.rzi.u32.f64	%r3, %fd3;
	min.u32 	%r23, %r22, %r3;
	cvt.rn.f32.u32	%f8, %r23;
	cvt.rn.f32.u32	%f1, %r3;
	div.rn.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f9, 0f437F0000;
	cvt.rzi.s32.f32	%r24, %f10;
	and.b32  	%r25, %r24, 255;
	prmt.b32 	%r26, %r25, %r25, 30212;
	prmt.b32 	%r42, %r25, %r26, 28756;
	ld.global.u8 	%rs2, [%rd1+-4];
	setp.eq.s16	%p5, %rs2, 0;
	@%p5 bra 	BB5_4;

	ld.global.f32 	%f11, [%rd1];
	cvt.rzi.u32.f32	%r27, %f11;
	min.u32 	%r28, %r27, %r3;
	cvt.rn.f32.u32	%f12, %r28;
	div.rn.f32 	%f13, %f12, %f1;
	mul.f32 	%f14, %f13, 0f437F0000;
	cvt.rzi.s32.f32	%r29, %f14;
	and.b32  	%r30, %r29, 255;
	prmt.b32 	%r31, %r30, %r30, 30212;
	prmt.b32 	%r42, %r30, %r31, 28756;

BB5_4:
	or.b32  	%r43, %r42, -16777216;
	bra.uni 	BB5_10;

BB5_5:
	ld.global.f32 	%f2, [%rd1+-12];
	abs.f32 	%f15, %f2;
	mov.b32 	 %r32, %f2;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	 %f16, %r34;
	add.f32 	%f17, %f2, %f16;
	cvt.rzi.f32.f32	%f18, %f17;
	setp.gt.f32	%p6, %f15, 0f4B000000;
	selp.f32	%f19, %f2, %f18, %p6;
	setp.geu.f32	%p7, %f15, 0f3F000000;
	@%p7 bra 	BB5_7;

	cvt.rzi.f32.f32	%f19, %f2;

BB5_7:
	cvt.rzi.u32.f32	%r35, %f19;
	rem.u32 	%r36, %r35, %r12;
	sub.s32 	%r37, %r12, %r36;
	add.s32 	%r8, %r37, -1;
	setp.lt.u32	%p8, %r8, %r12;
	@%p8 bra 	BB5_9;

	mov.u64 	%rd10, $str13;
	cvta.global.u64 	%rd11, %rd10;
	mov.u64 	%rd12, $str14;
	cvta.global.u64 	%rd13, %rd12;
	mov.u32 	%r38, 31;
	mov.u64 	%rd14, 0;
	mov.u64 	%rd15, 2;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd11;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b32 param2;
	st.param.b32	[param2+0], %r38;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd14;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd15;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 32

BB5_9:
	shl.b32 	%r39, %r8, 2;
	mov.u32 	%r40, 0;
	suld.b.2d.b32.trap {%r43}, [%rd4, {%r39, %r40}];

BB5_10:
	shl.b32 	%r41, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r41, %r2}], {%r43};

BB5_11:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<51>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r12, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r13, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r14, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f13, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f14, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f15, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f16, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r15, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r16, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %tid.x;
	mad.lo.s32 	%r20, %r18, %r17, %r19;
	mul.lo.s32 	%r1, %r20, %r16;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mul.lo.s32 	%r2, %r24, %r16;
	sub.s32 	%r25, %r14, %r16;
	setp.ge.u32	%p1, %r2, %r25;
	sub.s32 	%r26, %r13, %r16;
	setp.ge.u32	%p2, %r1, %r26;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_16;

	sub.f32 	%f19, %f15, %f13;
	cvt.rn.f32.u32	%f20, %r13;
	div.rn.f32 	%f21, %f19, %f20;
	cvt.rn.f32.u32	%f22, %r14;
	sub.f32 	%f23, %f16, %f14;
	div.rn.f32 	%f24, %f23, %f22;
	cvt.rn.f32.u32	%f25, %r1;
	fma.rn.f32 	%f1, %f25, %f21, %f13;
	cvt.rn.f32.u32	%f26, %r2;
	mul.f32 	%f27, %f26, %f24;
	sub.f32 	%f2, %f16, %f27;
	setp.eq.s32	%p4, %r15, 0;
	mov.f32 	%f33, 0f00000000;
	mov.u32 	%r46, 0;
	@%p4 bra 	BB6_5;

	mov.f32 	%f34, %f33;

BB6_3:
	mul.f32 	%f5, %f33, %f33;
	mul.f32 	%f6, %f34, %f34;
	add.f32 	%f28, %f6, %f5;
	setp.geu.f32	%p5, %f28, 0f40800000;
	@%p5 bra 	BB6_5;

	sub.f32 	%f29, %f6, %f5;
	add.f32 	%f7, %f1, %f29;
	add.f32 	%f30, %f34, %f34;
	fma.rn.f32 	%f33, %f30, %f33, %f2;
	add.s32 	%r46, %r46, 1;
	setp.lt.u32	%p6, %r46, %r15;
	mov.f32 	%f34, %f7;
	@%p6 bra 	BB6_3;

BB6_5:
	setp.eq.s32	%p7, %r46, %r15;
	mov.f32 	%f35, 0f00000000;
	@%p7 bra 	BB6_7;

	cvt.rn.f32.u32	%f35, %r46;

BB6_7:
	setp.eq.s32	%p8, %r16, 0;
	@%p8 bra 	BB6_16;

	cvt.rzi.u32.f32	%r33, %f35;
	mul.lo.s32 	%r34, %r2, %r12;
	cvt.u64.u32	%rd3, %r34;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd5, %rd4, %rd3;
	cvt.rn.f32.u32	%f32, %r16;
	rcp.rn.f32 	%f11, %f32;
	cvt.rn.f32.u32	%f12, %r33;
	mul.wide.u32 	%rd6, %r1, 16;
	add.s64 	%rd1, %rd5, %rd6;
	and.b32  	%r32, %r16, 3;
	mov.u32 	%r47, 1;
	mov.u32 	%r50, 0;
	setp.eq.s32	%p9, %r32, 0;
	@%p9 bra 	BB6_14;

	setp.eq.s32	%p10, %r32, 1;
	mov.u32 	%r48, %r50;
	@%p10 bra 	BB6_13;

	setp.eq.s32	%p11, %r32, 2;
	@%p11 bra 	BB6_12;

	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	mov.u32 	%r41, 0;
	st.global.u32 	[%rd1+12], %r41;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r47, 2;

BB6_12:
	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	mov.u32 	%r42, 0;
	st.global.u32 	[%rd1+12], %r42;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r48, %r47;

BB6_13:
	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	st.global.u32 	[%rd1+12], %r50;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r50, %r48, 1;

BB6_14:
	setp.lt.u32	%p12, %r16, 4;
	@%p12 bra 	BB6_16;

BB6_15:
	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	mov.u32 	%r44, 0;
	st.global.u32 	[%rd1+12], %r44;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r50, %r50, 4;
	setp.lt.u32	%p13, %r50, %r16;
	@%p13 bra 	BB6_15;

BB6_16:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<4>;


	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, %r1;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ntid.y;
	mul.lo.s32 	%r6, %r4, %r5;
	mov.u32 	%r7, %tid.x;
	neg.s32 	%r8, %r7;
	setp.eq.s32	%p1, %r3, %r8;
	mov.u32 	%r9, %tid.y;
	neg.s32 	%r10, %r9;
	setp.eq.s32	%p2, %r6, %r10;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB7_2;
	bra.uni 	BB7_1;

BB7_1:
	mov.u64 	%rd1, $str;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, 0;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11, [retval0+0];
	
	//{
	}// Callseq End 33

BB7_2:
	ret;
}


