<profile>

<section name = "Vivado HLS Report for 'p_extend_stream_1'" level="0">
<item name = "Date">Thu Oct 18 23:41:44 2018
</item>
<item name = "Version">2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)</item>
<item name = "Project">stream_deconv_fixed</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 2.32, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">548, 548, 548, 548, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_RD">32, 32, 2, 1, 1, 32, yes</column>
<column name="- L_REP">512, 512, 33, 32, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 380</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 398</column>
<column name="Register">-, -, 639, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="oc_V_fu_279_p2">+, 0, 0, 15, 6, 1</column>
<column name="rep_amt_V_fu_455_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp1_stage10_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state10_pp1_stage5_iter0">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_776">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_782">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_788">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_794">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_800">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_806">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_812">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_818">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_824">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_830">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_836">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_842">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_848">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_854">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_860">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_866">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_872">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_878">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_884">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_890">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_896">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_902">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_908">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_914">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_920">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_926">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_932">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_938">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_944">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_950">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_956">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_962">and, 0, 0, 8, 1, 1</column>
<column name="exitcond3_fu_449_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="exitcond_fu_273_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">165, 37, 1, 37</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="p_3_reg_251">9, 2, 6, 12</column>
<column name="p_s_phi_fu_266_p4">9, 2, 5, 10</column>
<column name="p_s_reg_262">9, 2, 5, 10</column>
<column name="stream_i_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_o_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_o_V_V_din">149, 33, 18, 594</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="exitcond3_reg_794">1, 0, 1, 0</column>
<column name="p_3_reg_251">6, 0, 6, 0</column>
<column name="p_s_reg_262">5, 0, 5, 0</column>
<column name="rep_amt_V_reg_798">5, 0, 5, 0</column>
<column name="tmp_223_reg_790">5, 0, 5, 0</column>
<column name="tmp_V_125_fu_230">18, 0, 18, 0</column>
<column name="tmp_V_126_fu_226">18, 0, 18, 0</column>
<column name="tmp_V_127_fu_222">18, 0, 18, 0</column>
<column name="tmp_V_128_fu_218">18, 0, 18, 0</column>
<column name="tmp_V_129_fu_214">18, 0, 18, 0</column>
<column name="tmp_V_130_fu_210">18, 0, 18, 0</column>
<column name="tmp_V_131_fu_206">18, 0, 18, 0</column>
<column name="tmp_V_132_fu_202">18, 0, 18, 0</column>
<column name="tmp_V_133_fu_198">18, 0, 18, 0</column>
<column name="tmp_V_134_fu_194">18, 0, 18, 0</column>
<column name="tmp_V_135_fu_190">18, 0, 18, 0</column>
<column name="tmp_V_136_fu_186">18, 0, 18, 0</column>
<column name="tmp_V_137_fu_182">18, 0, 18, 0</column>
<column name="tmp_V_138_fu_178">18, 0, 18, 0</column>
<column name="tmp_V_139_fu_174">18, 0, 18, 0</column>
<column name="tmp_V_140_fu_170">18, 0, 18, 0</column>
<column name="tmp_V_141_fu_166">18, 0, 18, 0</column>
<column name="tmp_V_142_fu_162">18, 0, 18, 0</column>
<column name="tmp_V_143_fu_158">18, 0, 18, 0</column>
<column name="tmp_V_144_fu_154">18, 0, 18, 0</column>
<column name="tmp_V_145_fu_150">18, 0, 18, 0</column>
<column name="tmp_V_146_fu_146">18, 0, 18, 0</column>
<column name="tmp_V_147_fu_142">18, 0, 18, 0</column>
<column name="tmp_V_148_fu_138">18, 0, 18, 0</column>
<column name="tmp_V_149_fu_134">18, 0, 18, 0</column>
<column name="tmp_V_150_fu_130">18, 0, 18, 0</column>
<column name="tmp_V_151_fu_126">18, 0, 18, 0</column>
<column name="tmp_V_152_fu_122">18, 0, 18, 0</column>
<column name="tmp_V_153_fu_118">18, 0, 18, 0</column>
<column name="tmp_V_154_fu_114">18, 0, 18, 0</column>
<column name="tmp_V_155_fu_234">18, 0, 18, 0</column>
<column name="tmp_V_fu_110">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, _extend_stream_1, return value</column>
<column name="stream_i_0_V_V_dout">in, 18, ap_fifo, stream_i_0_V_V, pointer</column>
<column name="stream_i_0_V_V_empty_n">in, 1, ap_fifo, stream_i_0_V_V, pointer</column>
<column name="stream_i_0_V_V_read">out, 1, ap_fifo, stream_i_0_V_V, pointer</column>
<column name="stream_o_V_V_din">out, 18, ap_fifo, stream_o_V_V, pointer</column>
<column name="stream_o_V_V_full_n">in, 1, ap_fifo, stream_o_V_V, pointer</column>
<column name="stream_o_V_V_write">out, 1, ap_fifo, stream_o_V_V, pointer</column>
</table>
</item>
</section>
</profile>
