library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ROM_DEMO is
	port (CLOCK50 : in std_logic;
			LEDR	  : out std_logic_vector(7 downto 0));

end ROM_DEMO;

architecture shell of ROM_DEMO is
signal

begin

u1:	entity work.ROM_16_8(v1)
		port map(

end shell;