# Summary

- [Welcome](./welcome.md)

---

- [Installation](./installation.md)

---

- [Assignments](./assignments/deadlines.md)
    - [Assignment 1](./assignments/assignment1.md)

---

- [Resources](./resources.md)
    - [Verilog](./verilog_resources/about.md)
        - [Data Types](./verilog_resources/data_types.md)
        - [Building Blocks](./verilog_resources/building_blocks.md)
        - [Blocking vs Non-blocking](./verilog_resources/blocking_nonblocking.md)
        - [Conditional Statements](./verilog_resources/conditional_statement.md)
        - [Parameters](./verilog_resources/param_localparam.md)

    - [Digital Circuits](./digital_circuits/about.md)
        - [Ripple Carry Adder](./digital_circuits/ripple_carry_adder.md)
        - [Up Down Counter](./digital_circuits/up_down_counter.md)
        - [ALU](./digital_circuits/alu.md)
        - [Karatsuba Multiplier](./digital_circuits/karatsuba_multiplier.md)
        - [FIFO](./digital_circuits/fifo.md)

---

- [Changelog](./changelog.md)
