library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_display_mux is
end entity;

architecture sim of tb_display_mux is

  -- Component under test
  component display_mux
    port (
      clk      : in std_logic;
      minutes  : in unsigned(5 downto 0);
      seconds  : in unsigned(5 downto 0);
      SEG      : out std_logic_vector(6 downto 0);
      AN       : out std_logic_vector(3 downto 0)
    );
  end component;

  -- Testbench signals
  signal clk_tb      : std_logic := '0';
  signal minutes_tb  : unsigned(5 downto 0) := (others => '0');
  signal seconds_tb  : unsigned(5 downto 0) := (others => '0');
  signal SEG_tb      : std_logic_vector(6 downto 0);
  signal AN_tb       : std_logic_vector(3 downto 0);

  constant clk_period : time := 10 ns;

begin

  -- Instantiate the display_mux
  uut: display_mux
    port map (
      clk     => clk_tb,
      minutes => minutes_tb,
      seconds => seconds_tb,
      SEG     => SEG_tb,
      AN      => AN_tb
    );

  -- Clock generation
  clk_process : process
  begin
    while now < 10 ms loop
      clk_tb <= '0';
      wait for clk_period / 2;
      clk_tb <= '1';
      wait for clk_period / 2;
    end loop;
    wait;
  end process;

  -- Stimuli process
  stim_proc : process
  begin
    -- Test 1: 03:45
    minutes_tb <= to_unsigned(3, 6);
    seconds_tb <= to_unsigned(45, 6);
    wait for 100 ns;

    -- Test 2: 00:59
    minutes_tb <= to_unsigned(0, 6);
    seconds_tb <= to_unsigned(59, 6);
    wait for 100 ns;

    -- Test 3: 12:00
    minutes_tb <= to_unsigned(12, 6);
    seconds_tb <= to_unsigned(0, 6);
    wait for 100 ns;

    wait;
  end process;

end architecture;
