 
****************************************
Report : qor
Design : bk_adder_32bit
Version: P-2019.03-SP5
Date   : Wed Apr  6 21:00:07 2022
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.93
  Critical Path Slack:           1.07
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         88
  Hierarchical Port Count:        464
  Leaf Cell Count:                233
  Buf/Inv Cell Count:              56
  Buf Cell Count:                   0
  Inv Cell Count:                  56
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       233
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      252.167999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             29.792000
  Total Buffer Area:             0.00
  Total Inverter Area:          29.79
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               252.167999
  Design Area:             252.167999


  Design Rules
  -----------------------------------
  Total Number of Nets:           300
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX055

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                2.24
  Overall Compile Wall Clock Time:     2.76

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
