###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125409   # Number of WRITE/WRITEP commands
num_reads_done                 =      1170225   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       914311   # Number of read row buffer hits
num_read_cmds                  =      1170224   # Number of READ/READP commands
num_writes_done                =       125415   # Number of read requests issued
num_write_row_hits             =        85889   # Number of write row buffer hits
num_act_cmds                   =       297009   # Number of ACT commands
num_pre_cmds                   =       296980   # Number of PRE commands
num_ondemand_pres              =       273545   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9524508   # Cyles of rank active rank.0
rank_active_cycles.1           =      9279088   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       475492   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       720912   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1228199   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21745   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7643   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3265   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4095   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3096   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1460   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1849   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1540   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          547   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22207   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           44   # Write cmd latency (cycles)
write_latency[40-59]           =           40   # Write cmd latency (cycles)
write_latency[60-79]           =          108   # Write cmd latency (cycles)
write_latency[80-99]           =          195   # Write cmd latency (cycles)
write_latency[100-119]         =          288   # Write cmd latency (cycles)
write_latency[120-139]         =          514   # Write cmd latency (cycles)
write_latency[140-159]         =          751   # Write cmd latency (cycles)
write_latency[160-179]         =         1141   # Write cmd latency (cycles)
write_latency[180-199]         =         1603   # Write cmd latency (cycles)
write_latency[200-]            =       120712   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       332785   # Read request latency (cycles)
read_latency[40-59]            =       122589   # Read request latency (cycles)
read_latency[60-79]            =       132429   # Read request latency (cycles)
read_latency[80-99]            =        78315   # Read request latency (cycles)
read_latency[100-119]          =        63159   # Read request latency (cycles)
read_latency[120-139]          =        54797   # Read request latency (cycles)
read_latency[140-159]          =        43362   # Read request latency (cycles)
read_latency[160-179]          =        36531   # Read request latency (cycles)
read_latency[180-199]          =        31322   # Read request latency (cycles)
read_latency[200-]             =       274932   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.26042e+08   # Write energy
read_energy                    =  4.71834e+09   # Read energy
act_energy                     =  8.12617e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.28236e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46038e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94329e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79015e+09   # Active standby energy rank.1
average_read_latency           =      167.824   # Average read request latency (cycles)
average_interarrival           =      7.71815   # Average request interarrival latency (cycles)
total_energy                   =  1.91694e+10   # Total energy (pJ)
average_power                  =      1916.94   # Average power (mW)
average_bandwidth              =      11.0561   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125188   # Number of WRITE/WRITEP commands
num_reads_done                 =      1204051   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       956093   # Number of read row buffer hits
num_read_cmds                  =      1204051   # Number of READ/READP commands
num_writes_done                =       125194   # Number of read requests issued
num_write_row_hits             =        83976   # Number of write row buffer hits
num_act_cmds                   =       290705   # Number of ACT commands
num_pre_cmds                   =       290680   # Number of PRE commands
num_ondemand_pres              =       266244   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9415708   # Cyles of rank active rank.0
rank_active_cycles.1           =      9383600   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       584292   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       616400   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1261634   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22117   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7331   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3321   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4068   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3116   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1467   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1898   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1507   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          549   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22251   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           53   # Write cmd latency (cycles)
write_latency[40-59]           =           53   # Write cmd latency (cycles)
write_latency[60-79]           =          124   # Write cmd latency (cycles)
write_latency[80-99]           =          177   # Write cmd latency (cycles)
write_latency[100-119]         =          314   # Write cmd latency (cycles)
write_latency[120-139]         =          489   # Write cmd latency (cycles)
write_latency[140-159]         =          798   # Write cmd latency (cycles)
write_latency[160-179]         =         1160   # Write cmd latency (cycles)
write_latency[180-199]         =         1768   # Write cmd latency (cycles)
write_latency[200-]            =       120240   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       350022   # Read request latency (cycles)
read_latency[40-59]            =       133907   # Read request latency (cycles)
read_latency[60-79]            =       141513   # Read request latency (cycles)
read_latency[80-99]            =        82988   # Read request latency (cycles)
read_latency[100-119]          =        66188   # Read request latency (cycles)
read_latency[120-139]          =        58245   # Read request latency (cycles)
read_latency[140-159]          =        45251   # Read request latency (cycles)
read_latency[160-179]          =        37475   # Read request latency (cycles)
read_latency[180-199]          =        31826   # Read request latency (cycles)
read_latency[200-]             =       256631   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.24938e+08   # Write energy
read_energy                    =  4.85473e+09   # Read energy
act_energy                     =  7.95369e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.8046e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.95872e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8754e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85537e+09   # Active standby energy rank.1
average_read_latency           =       152.43   # Average read request latency (cycles)
average_interarrival           =      7.52299   # Average request interarrival latency (cycles)
total_energy                   =  1.92868e+10   # Total energy (pJ)
average_power                  =      1928.68   # Average power (mW)
average_bandwidth              =      11.3429   # Average bandwidth
