VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/fabric_GJC8_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC8_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC8_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC8 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC8_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC8_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC8_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_GJC8_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC8_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC8_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC8_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC8_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC8_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/synthesis/fabric_GJC8_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.3 MiB, delta_rss +1.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   43 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 43
# Clean circuit took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 169
    .input     :      43
    .output    :      81
    0-LUT      :       1
    6-LUT      :      43
    RS_DSP_MULT:       1
  Nets  : 125
    Avg Fanout:     1.3
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 292
  Timing Graph Edges: 1654
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$477'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$478'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$479'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$480'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$481'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$482'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$483'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$484'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$485'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$486'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$487'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$488'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$489'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$490'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$491'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$492'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$493'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$494'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$495'
Warning 186: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$496'
Warning 187: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$497'
Warning 188: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$498'
Warning 189: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$499'
Warning 190: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$500'
Warning 191: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$501'
Warning 192: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$502'
Warning 193: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$503'
Warning 194: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$504'
Warning 195: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$505'
Warning 196: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$506'
Warning 197: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$507'
Warning 198: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$508'
Warning 199: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$509'
Warning 200: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$510'
Warning 201: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$511'
Warning 202: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$512'
Warning 203: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$513'
Warning 204: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$514'
Warning 205: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$515'
Warning 206: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$516'
Warning 207: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$517'
Warning 208: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$518'
Warning 209: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:841:execute$519'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$z[0]'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$z[1]'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$z[2]'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$z[3]'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$z[4]'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$z[5]'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$z[6]'
Warning 217: set_input_delay command matched but was not applied to primary output '$iopadmap$z[7]'
Warning 218: set_input_delay command matched but was not applied to primary output '$iopadmap$z[8]'
Warning 219: set_input_delay command matched but was not applied to primary output '$iopadmap$z[9]'
Warning 220: set_input_delay command matched but was not applied to primary output '$iopadmap$z[10]'
Warning 221: set_input_delay command matched but was not applied to primary output '$iopadmap$z[11]'
Warning 222: set_input_delay command matched but was not applied to primary output '$iopadmap$z[12]'
Warning 223: set_input_delay command matched but was not applied to primary output '$iopadmap$z[13]'
Warning 224: set_input_delay command matched but was not applied to primary output '$iopadmap$z[14]'
Warning 225: set_input_delay command matched but was not applied to primary output '$iopadmap$z[15]'
Warning 226: set_input_delay command matched but was not applied to primary output '$iopadmap$z[16]'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$z[17]'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$z[18]'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$z[19]'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$z[20]'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$z[21]'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$z[22]'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$z[23]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$z[24]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$z[25]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$z[26]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$z[27]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$z[28]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$z[29]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$z[30]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$z[31]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$z[32]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$z[33]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$z[34]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$z[35]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$z[36]'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$z[37]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 265: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 266: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 267: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 268: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 269: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 270: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 271: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 272: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 273: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 274: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 275: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 276: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 277: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 278: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 279: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 280: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 281: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 282: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 283: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 284: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 285: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 286: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[0]'
Warning 287: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[1]'
Warning 288: set_output_delay command matched but was not applied to primary input '$iopadmap$feedback[2]'
Warning 289: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_a'
Warning 290: set_output_delay command matched but was not applied to primary input '$iopadmap$unsigned_b'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC8_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'vclk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC8_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 59.1 MiB, delta_rss +39.2 MiB)
Warning 291: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io               : 124
   io_output       : 81
    outpad         : 81
   io_input        : 43
    inpad          : 43
  clb              : 3
   clb_lr          : 3
    fle            : 22
     ble5          : 44
      lut5         : 44
       lut         : 44
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		124	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Warning 292: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 293: Sized nonsensical R=0 transistor to minimum width
Warning 294: Sized nonsensical R=0 transistor to minimum width
Warning 295: Sized nonsensical R=0 transistor to minimum width
Warning 296: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.18 seconds (max_rss 477.3 MiB, delta_rss +418.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.76 seconds (max_rss 477.3 MiB, delta_rss +418.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC8_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC8/results_dir/GJC8/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC8_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.31 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 297: Found no more sample locations for SOURCE in io_top
Warning 298: Found no more sample locations for OPIN in io_top
Warning 299: Found no more sample locations for SOURCE in io_right
Warning 300: Found no more sample locations for OPIN in io_right
Warning 301: Found no more sample locations for SOURCE in io_bottom
Warning 302: Found no more sample locations for OPIN in io_bottom
Warning 303: Found no more sample locations for SOURCE in io_left
Warning 304: Found no more sample locations for OPIN in io_left
Warning 305: Found no more sample locations for SOURCE in clb
Warning 306: Found no more sample locations for OPIN in clb
Warning 307: Found no more sample locations for SOURCE in dsp
Warning 308: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.41 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 51 ( 40.2%) |**************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9) 11 (  8.7%) |********
[      0.9:        1) 65 ( 51.2%) |************************************************
## Initializing router criticalities took 0.01 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  215274     125     127      80 ( 0.006%)    3849 ( 0.4%)    7.976     -107.0     -2.976      0.000      0.000      N/A
   2    0.0     0.5    0   78701      36      36      35 ( 0.003%)    3851 ( 0.4%)    7.976     -107.0     -2.976      0.000      0.000      N/A
   3    0.0     0.6    0   27138      22      22      19 ( 0.001%)    3852 ( 0.4%)    7.976     -107.0     -2.976      0.000      0.000      N/A
   4    0.0     0.8    0   11790      17      17      11 ( 0.001%)    3856 ( 0.4%)    7.976     -107.1     -2.976      0.000      0.000      N/A
   5    0.0     1.1    0    5590      12      12       4 ( 0.000%)    3860 ( 0.4%)    7.976     -107.1     -2.976      0.000      0.000      N/A
   6    0.0     1.4    0    7948       8       8       7 ( 0.001%)    3859 ( 0.4%)    7.976     -107.3     -2.976      0.000      0.000      N/A
   7    0.0     1.9    0    3294       6       6       3 ( 0.000%)    3860 ( 0.4%)    7.976     -107.1     -2.976      0.000      0.000      N/A
   8    0.0     2.4    0    9695       6       6       2 ( 0.000%)    3861 ( 0.4%)    7.976     -107.2     -2.976      0.000      0.000      N/A
   9    0.0     3.1    0    9929       4       4       2 ( 0.000%)    3861 ( 0.4%)    7.976     -107.2     -2.976      0.000      0.000      N/A
  10    0.0     4.1    0   12710       5       5       2 ( 0.000%)    3864 ( 0.4%)    7.976     -107.2     -2.976      0.000      0.000       11
  11    0.0     5.3    0   13019       4       4       2 ( 0.000%)    3864 ( 0.4%)    7.976     -107.2     -2.976      0.000      0.000       12
  12    0.0     6.9    0   12163       4       4       2 ( 0.000%)    3864 ( 0.4%)    7.976     -107.2     -2.976      0.000      0.000       13
  13    0.0     9.0    0   11740       2       2       0 ( 0.000%)    3865 ( 0.4%)    7.976     -107.2     -2.976      0.000      0.000       23
Restoring best routing
Critical path: 7.97609 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 51 ( 40.2%) |********************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9) 20 ( 15.7%) |*****************
[      0.9:        1) 56 ( 44.1%) |************************************************
Router Stats: total_nets_routed: 251 total_connections_routed: 253 total_heap_pushes: 418991 total_heap_pops: 100789 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 418991 total_external_heap_pops: 100789 total_external_SOURCE_pushes: 253 total_external_SOURCE_pops: 252 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 253 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 253 total_external_SINK_pushes: 7651 total_external_SINK_pops: 7442 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 14043 total_external_IPIN_pops: 13929 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 253 total_external_OPIN_pops: 253 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 2 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 2 total_external_CHANX_pushes: 188152 total_external_CHANX_pops: 42395 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 17 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 17 total_external_CHANY_pushes: 208639 total_external_CHANY_pops: 36518 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 16 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 16 total_number_of_adding_all_rt: 294 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.40 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -124165829
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 128 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
Found 71 mismatches between routing and packing results.
Fixed 42 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 128 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 477.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        124                               0.653226                     0.346774   
       clb          3                                      1                      14.6667   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 125 nets, 125 nets not absorbed.


Average number of bends per net: 9.49600  Maximum # of bends: 31

Number of global nets: 0
Number of routed nets (nonglobal): 125
Wire length results (in units of 1 clb segments)...
	Total wirelength: 3865, average net length: 30.9200
	Maximum net length: 85

Wire length results in terms of physical segments...
	Total wiring segments used: 1445, average wire segments per net: 11.5600
	Maximum segments used by a net: 34
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   26 (  0.5%) |
[        0:      0.1) 5644 ( 99.5%) |**********************************************
Maximum routing channel utilization:      0.18 at (48,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       2   0.031      160
                         7       2   0.031      160
                         8       3   0.047      160
                         9       2   0.094      160
                        10       3   0.078      160
                        11       2   0.031      160
                        12       4   0.141      160
                        13       3   0.094      160
                        14       2   0.062      160
                        15       2   0.062      160
                        16       6   0.391      160
                        17       3   0.203      160
                        18       3   0.188      160
                        19       3   0.156      160
                        20      13   0.578      160
                        21       6   0.422      160
                        22       4   0.328      160
                        23       6   0.719      160
                        24       6   0.781      160
                        25       3   0.422      160
                        26       4   0.422      160
                        27       6   0.750      160
                        28       8   0.844      160
                        29       4   0.828      160
                        30       6   1.141      160
                        31      17   2.453      160
                        32      21   2.141      160
                        33      19   1.984      160
                        34      16   1.672      160
                        35       9   1.375      160
                        36      13   1.578      160
                        37      14   2.047      160
                        38      15   1.516      160
                        39      15   1.406      160
                        40      16   1.875      160
                        41      17   1.562      160
                        42      18   1.422      160
                        43      29   2.281      160
                        44       7   0.500      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.348      160
                         1      12   6.565      160
                         2      13   3.391      160
                         3      10   3.261      160
                         4       9   2.391      160
                         5      11   1.565      160
                         6      10   1.391      160
                         7      17   3.391      160
                         8       7   1.196      160
                         9       7   0.848      160
                        10       7   1.022      160
                        11      33   2.630      160
                        12       1   0.043      160
                        13       3   0.087      160
                        14       4   0.348      160
                        15       3   0.239      160
                        16       1   0.152      160
                        17       5   0.196      160
                        18       4   0.196      160
                        19       2   0.130      160
                        20       1   0.087      160
                        21       6   0.326      160
                        22       3   0.304      160
                        23       3   0.217      160
                        24       5   0.435      160
                        25       7   0.196      160
                        26       1   0.065      160
                        27       2   0.261      160
                        28       3   0.304      160
                        29      11   0.370      160
                        30       1   0.087      160
                        31       2   0.130      160
                        32       2   0.152      160
                        33      10   0.283      160
                        34       1   0.087      160
                        35       2   0.043      160
                        36       3   0.174      160
                        37       9   0.283      160
                        38       1   0.022      160
                        39       4   0.174      160
                        40       9   0.348      160
                        41       6   0.174      160
                        42       0   0.000      160
                        43       4   0.109      160
                        44      10   0.543      160
                        45       6   0.370      160
                        46       2   0.174      160
                        47       8   0.348      160
                        48      14   0.826      160
                        49      19   0.783      160
                        50      11   0.739      160
                        51      19   0.696      160
                        52       3   0.065      160
                        53       1   0.022      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 709682

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00267
                                             4     0.00501

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00427
                                             4     0.00379

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00347
                             L4          0.0044

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00347
                             L4    1      0.0044

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.4e-09:  5.4e-09) 3 (  7.9%) |******************
[  5.4e-09:  5.4e-09) 0 (  0.0%) |
[  5.4e-09:  5.4e-09) 8 ( 21.1%) |*************************************************
[  5.4e-09:  5.5e-09) 2 (  5.3%) |************
[  5.5e-09:  5.5e-09) 8 ( 21.1%) |*************************************************
[  5.5e-09:  5.5e-09) 0 (  0.0%) |
[  5.5e-09:  5.6e-09) 8 ( 21.1%) |*************************************************
[  5.6e-09:  5.6e-09) 1 (  2.6%) |******
[  5.6e-09:  5.6e-09) 6 ( 15.8%) |*************************************
[  5.6e-09:  5.7e-09) 2 (  5.3%) |************

Final critical path delay (least slack): 7.97609 ns, Fmax: 125.375 MHz
Final setup Worst Negative Slack (sWNS): -2.97609 ns
Final setup Total Negative Slack (sTNS): -107.21 ns

Final setup slack histogram:
[   -3e-09: -2.9e-09) 2 (  5.3%) |************
[ -2.9e-09: -2.9e-09) 6 ( 15.8%) |*************************************
[ -2.9e-09: -2.9e-09) 1 (  2.6%) |******
[ -2.9e-09: -2.9e-09) 8 ( 21.1%) |*************************************************
[ -2.9e-09: -2.8e-09) 0 (  0.0%) |
[ -2.8e-09: -2.8e-09) 8 ( 21.1%) |*************************************************
[ -2.8e-09: -2.8e-09) 2 (  5.3%) |************
[ -2.8e-09: -2.7e-09) 8 ( 21.1%) |*************************************************
[ -2.7e-09: -2.7e-09) 0 (  0.0%) |
[ -2.7e-09: -2.7e-09) 3 (  7.9%) |******************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_GJC8_post_synthesis.v
Writing Implementation Netlist: fabric_GJC8_post_synthesis.blif
Writing Implementation SDF    : fabric_GJC8_post_synthesis.sdf
Incr Slack updates 1 in 1.0478e-05 sec
Full Max Req/Worst Slack updates 1 in 4.674e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.563e-05 sec
Flow timing analysis took 0.0179614 seconds (0.0169006 STA, 0.00106074 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 45.36 seconds (max_rss 477.3 MiB)
Incr Slack updates 14 in 9.8142e-05 sec
Full Max Req/Worst Slack updates 1 in 5.289e-06 sec
Incr Max Req/Worst Slack updates 13 in 0.000118581 sec
Incr Criticality updates 12 in 0.000134692 sec
Full Criticality updates 2 in 3.1741e-05 sec
