# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do calculator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Copying C:/modeltech64_2020.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 21:03:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/seven_tube.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/seven_tube.v 
# -- Compiling module seven_tube
# 
# Top level modules:
# 	seven_tube
# End time: 21:03:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v 
# -- Compiling module seg_ctrl
# 
# Top level modules:
# 	seg_ctrl
# End time: 21:03:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/edge_check.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/edge_check.v 
# -- Compiling module edge_check
# 
# Top level modules:
# 	edge_check
# End time: 21:03:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/div_clk.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 21:03:28 on Aug 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/calculator_top.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:28 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/calculator_top.v 
# -- Compiling module calculator_top
# 
# Top level modules:
# 	calculator_top
# End time: 21:03:28 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/beep_driver.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:28 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/beep_driver.v 
# -- Compiling module beep_driver
# 
# Top level modules:
# 	beep_driver
# End time: 21:03:28 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl {D:/git-repository/fpga_training/calculator/rtl/alu.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:28 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" D:/git-repository/fpga_training/calculator/rtl/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:03:28 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/prj/../sim {D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:28 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/prj/../sim" D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v 
# -- Compiling module calculator_top_tb
# 
# Top level modules:
# 	calculator_top_tb
# End time: 21:03:28 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  calculator_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" calculator_top_tb 
# Start time: 21:03:28 on Aug 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/prj/../sim/calculator_top_tb.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/alu.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/alu.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/alu.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/alu.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/alu.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/alu.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/div_clk.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/div_clk.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/div_clk.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/div_clk.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/div_clk.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/div_clk.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/edge_check.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/edge_check.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/edge_check.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/edge_check.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/edge_check.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/calculator/rtl/edge_check.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=144, Warnings=48.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./calculator_run_msim_rtl_verilog.do PAUSED at line 19
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seven_tube.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:46 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seven_tube.v 
# -- Compiling module seven_tube
# 
# Top level modules:
# 	seven_tube
# End time: 21:03:46 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:46 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v 
# -- Compiling module seg_ctrl
# 
# Top level modules:
# 	seg_ctrl
# End time: 21:03:46 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:46 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 21:03:46 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/edge_check.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:47 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/edge_check.v 
# -- Compiling module edge_check
# 
# Top level modules:
# 	edge_check
# End time: 21:03:47 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/div_clk.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:47 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 21:03:47 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/sim/calculator_top_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:49 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/sim/calculator_top_tb.v 
# -- Compiling module calculator_top_tb
# 
# Top level modules:
# 	calculator_top_tb
# End time: 21:03:49 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/calculator_top.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:49 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/calculator_top.v 
# -- Compiling module calculator_top
# 
# Top level modules:
# 	calculator_top
# End time: 21:03:49 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/beep_driver.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:50 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/beep_driver.v 
# -- Compiling module beep_driver
# 
# Top level modules:
# 	beep_driver
# End time: 21:03:50 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/alu.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:03:50 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:03:50 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.calculator_top_tb
# vsim -voptargs="+acc" work.calculator_top_tb 
# Start time: 21:03:28 on Aug 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "alu(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "keyboard_scan(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_ctrl(fast)".
# Loading work.calculator_top_tb(fast)
# Loading work.calculator_top(fast)
# Loading work.keyboard_scan(fast)
# Loading work.alu(fast)
# Loading work.seven_tube(fast)
# Loading work.div_clk(fast)
# Loading work.seg_ctrl(fast)
# Loading work.edge_check(fast)
# Loading work.beep_driver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (4) for port 'data_in'. The port definition is at: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /calculator_top_tb/calculator_top_inst/seven_tube_inst File: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v Line: 32
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/sys_clk
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/sys_rst_n
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/row_in
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/col_out
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/beep
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/sel
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/seg
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/key_data
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/key_valid
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/key_valid_flag
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/data_out
run
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/sim/calculator_top_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:25:21 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/sim/calculator_top_tb.v 
# -- Compiling module calculator_top_tb
# 
# Top level modules:
# 	calculator_top_tb
# End time: 21:25:21 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.calculator_top_tb(fast)
# Loading work.calculator_top(fast)
# Loading work.keyboard_scan(fast)
# Loading work.alu(fast)
# Loading work.seven_tube(fast)
# Loading work.div_clk(fast)
# Loading work.seg_ctrl(fast)
# Loading work.edge_check(fast)
# Loading work.beep_driver(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (4) for port 'data_in'. The port definition is at: D:/git-repository/fpga_training/calculator/rtl/seven_tube.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /calculator_top_tb/calculator_top_inst/seven_tube_inst File: D:/git-repository/fpga_training/calculator/rtl/calculator_top.v Line: 32
run
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/calculator_top.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:21 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/calculator_top.v 
# -- Compiling module calculator_top
# 
# Top level modules:
# 	calculator_top
# End time: 21:44:21 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seven_tube.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:25 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seven_tube.v 
# -- Compiling module seven_tube
# 
# Top level modules:
# 	seven_tube
# End time: 21:44:25 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:26 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v 
# -- Compiling module seg_ctrl
# 
# Top level modules:
# 	seg_ctrl
# End time: 21:44:26 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:26 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 21:44:26 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/edge_check.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:26 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/edge_check.v 
# -- Compiling module edge_check
# 
# Top level modules:
# 	edge_check
# End time: 21:44:26 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/div_clk.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:26 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 21:44:27 on Aug 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/sim/calculator_top_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/sim/calculator_top_tb.v 
# -- Compiling module calculator_top_tb
# 
# Top level modules:
# 	calculator_top_tb
# End time: 21:44:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/calculator_top.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/calculator_top.v 
# -- Compiling module calculator_top
# 
# Top level modules:
# 	calculator_top
# End time: 21:44:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/beep_driver.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:27 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/beep_driver.v 
# -- Compiling module beep_driver
# 
# Top level modules:
# 	beep_driver
# End time: 21:44:27 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/calculator/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/alu.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:44:28 on Aug 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/calculator/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/calculator/rtl/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:44:28 on Aug 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.calculator_top_tb
# End time: 21:44:33 on Aug 22,2024, Elapsed time: 0:41:05
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.calculator_top_tb 
# Start time: 21:44:33 on Aug 22,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.calculator_top_tb(fast)
# Loading work.calculator_top(fast)
# Loading work.keyboard_scan(fast)
# Loading work.alu(fast)
# Loading work.seven_tube(fast)
# Loading work.div_clk(fast)
# Loading work.seg_ctrl(fast)
# Loading work.edge_check(fast)
# Loading work.beep_driver(fast)
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/sys_clk
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/sys_rst_n
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/row_in
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/col_out
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/beep
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/sel
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/seg
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/key_data
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/key_valid
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/key_valid_flag
add wave -position end  sim:/calculator_top_tb/calculator_top_inst/data_out
run
