`timescale 1ns / 1ps
`include "macro.v"
module D (
    input clk,
    input reset,
    input IntReq,
    //Fçº§ä¿¡æ¯ä¿¡æ¯è‡ªç„¶æµï¿
    input [31:0] F_Instr,
    input [31:0] F_PC,
    input [31:0] F_PC8,
    input [4:0] F_ExcCode,
    input F_BD,
    //Wçº§ä¿¡æ¯ç”¨äºå†™å…¥å¯„å­˜å™¨
    input W_RegWrite,
    input [4:0] W_RegAddr,
    input [31:0] W_RegData,
    input [31:0] W_PC,
    //Eçº§ä¿¡æ¯ç”¨äºæš‚åœä¸å›å†™
    input E_Busy,
    input E_CP0Write,
    input [2:0] E_Tnew,
    input [4:0] E_rd,// use for the stall of mtc0
    input [4:0] E_RegAddr,
    input [31:0] E_FRegData,
    //Mçº§ä¿¡æ¯ç”¨äºæš‚åœä¸å›å†™
    input M_CP0Write,
    input [2:0] M_Tnew,
    input [4:0] M_rd,
    input [4:0] M_RegAddr,
    input [31:0] M_FRegData,
    //è¾“å…¥å›å†™ä¿¡æ¯é€‰æ‹©ä¿¡å·
    input [2:0] CMP1FMUXSrc,
    input [2:0] CMP2FMUXSrc,
    //è¾“å‡ºä¿¡æ¯
    output [31:0] D_Instr,
    output [31:0] D_PC,
    output [31:0] D_RD1,
    output [31:0] D_RD2,
    output [31:0] EXT_Imm,
    output [25:0] Instr_index,
    output [2:0] D_Move,
    output [31:0] D_RegData,//å°†PC8ä¸luiçš„ä¿¡å·è¿›è¡Œé€‰æ‹©ï¼Œä¸éœ€è¦åŒæ—¶æµï¿
    output [4:0] D_RegAddr,
    output [4:0] D_rs,
    output [4:0] D_rt,
    output [4:0] D_ExcCode,
    output D_BD,
    output D_RegWrite,
    output Stall,
    output D_eret,
	 output BrWE
);
    
  //å£°æ˜éƒ¨åˆ†
  wire [31:0] GRF_RD1, GRF_RD2, D_PC8;
  wire [15:0] imm;
  wire [4:0] D_rd, temp_D_ExcCode;
  wire [3:0] Branch, D_RDMUXSrc;
  wire [2:0] Tuse_rs, Tuse_rt, Move;
  wire [1:0] D_RegDst, Shiftop;
  wire EXTop, RI;

  parameter [2:0] level = `D_level;
  

  //æ•°æ®é€šè·¯éƒ¨åˆ†
  D_register d_register(.clk(clk), 
                        .reset(reset || IntReq),
                        .Enable(Stall),
                        .F_Instr(F_Instr),
                        .F_PC(F_PC),
                        .F_PC8(F_PC8),
                        .F_ExcCode(F_ExcCode),
                        .F_BD(F_BD),
                        .D_Instr(D_Instr),
                        .D_PC(D_PC),
                        .D_PC8(D_PC8),
                        .D_ExcCode(temp_D_ExcCode),
                        .D_BD(D_BD));
  
  /*assign D_Instr = (D_ExcCode == `RI) ? 32'h0 :
                   (D_ExcCode == `AdEL) ? 32'h0 : temp_D_Instr;*/  

  GRF grf(.clk(clk),
          .reset(reset),
          .WE(W_RegWrite),
          .A1(D_rs), 
          .A2(D_rt),
          .A3(W_RegAddr),
          .WD(W_RegData),
          .PC(W_PC),//å†™å¯„å­˜å™¨çš„æŒ‡ä»¤æ¥è‡ªäºWï¿
          .RD1(GRF_RD1),
          .RD2(GRF_RD2));

  EXT ext(.Imm(imm),
          .EXTop(EXTop),
          .Shiftop(Shiftop),
          .EXT_Imm(EXT_Imm));

  RAMUX ramux(.rt(D_rt),
              .rd(D_rd),
              .RegDst(D_RegDst),
              .RegAddr(D_RegAddr));

  FMUX CMPRD1FMUX(.Origin(GRF_RD1),
                  .E_FRegData(E_FRegData),
                  .M_FRegData(M_FRegData),
                  .FMUXSrc(CMP1FMUXSrc), 
                  .RD(D_RD1));

  FMUX CMPRD2FMUX(.Origin(GRF_RD2),
                  .E_FRegData(E_FRegData),
                  .M_FRegData(M_FRegData),
                  .FMUXSrc(CMP2FMUXSrc),
                  .RD(D_RD2));

  CMP cmp(.RD1(D_RD1),
          .RD2(D_RD2),
          .Branch(Branch),
          .BrWE(BrWE));

 RDMUX D_RDMUX(.PC8(D_PC8),
               .LuiData(EXT_Imm),
               .RDMUXSrc(D_RDMUXSrc),
               .RegData(D_RegData));
 

 D_Exception d_exception(.RI(RI),
                         .F_ExcCode(temp_D_ExcCode),
                         .D_ExcCode(D_ExcCode));
      

  //æ§åˆ¶ä¿¡å·éƒ¨åˆ†
  Control_Unit D_control_unit(.Instr(D_Instr),
                              .State(level), 
                              .Imm(imm),
                              .Instr_index(Instr_index),
                              .rs(D_rs),
                              .rt(D_rt),
                              .rd(D_rd),
                              .Move(D_Move),
                              .RegDst(D_RegDst),
                              .RegWrite(D_RegWrite),
                              .Branch(Branch),
                              .EXTop(EXTop),
                              .Shiftop(Shiftop),
                              .D_RDMUXSrc(D_RDMUXSrc),
                              .Tuse_rs(Tuse_rs),
                              .Tuse_rt(Tuse_rt),
                              .HILO(HILO),
                              .RI(RI),
                              .eret(D_eret));

  Stall stall(.Tuse_rs(Tuse_rs),
              .Tuse_rt(Tuse_rt),
              .D_rs(D_rs),
              .D_rt(D_rt),
              .D_eret(D_eret),
              .HILO(HILO),
              .E_Busy(E_Busy),
              .E_CP0Write(E_CP0Write),
              .E_Tnew(E_Tnew),
              .E_rd(E_rd),
              .E_RegAddr(E_RegAddr),
              .M_CP0Write(M_CP0Write),
              .M_Tnew(M_Tnew),
              .M_rd(M_rd),
              .M_RegAddr(M_RegAddr),
              .Stall(Stall));

endmodule