

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Wed May 25 17:26:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_66_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         6|          1|          1|      ?|       yes|
        | + VITIS_LOOP_86_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_87_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_92_7_VITIS_LOOP_93_8  |        ?|        ?|         7|          2|          1|      ?|       yes|
        | + VITIS_LOOP_99_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_103_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_104_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_115_12                 |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|   1871|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    0|    2801|   2354|    -|
|Memory           |      130|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    969|    -|
|Register         |        -|    -|    3030|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      134|    3|    5831|   5386|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       47|    1|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|  354|  556|    0|
    |gmem2_m_axi_U            |gmem2_m_axi           |        2|   0|  537|  677|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_31ns_32ns_63_2_1_U7  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_31s_31s_31_2_1_U3    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U6    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U8    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U9    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_7ns_31_2_1_U2    |mul_31s_7ns_31_2_1    |        0|   0|  141|   48|    0|
    |mul_32ns_7ns_38_2_1_U5   |mul_32ns_7ns_38_2_1   |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U4    |mul_32s_32s_32_2_1    |        0|   0|  165|   50|    0|
    |mul_32s_34ns_65_2_1_U1   |mul_32s_34ns_65_2_1   |        0|   0|  173|   54|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        4|   0| 2801| 2354|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_29ns_29_4_1_U11  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U12  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16s_29_4_1_U10          |mul_mul_16s_16s_29_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        1|  0|   0|    0|   1024|   16|     1|        16384|
    |dbbuf_V_U  |dbbuf_V  |        1|  0|   0|    0|   1024|   16|     1|        16384|
    |wbuf_V_U   |wbuf_V   |       64|  0|   0|    0|  51200|   16|     1|       819200|
    |dwbuf_V_U  |wbuf_V   |       64|  0|   0|    0|  51200|   16|     1|       819200|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |         |      130|  0|   0|    0| 104448|   64|     4|      1671168|
    +-----------+---------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_1233_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln104_fu_1297_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln105_fu_1316_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln1116_fu_1475_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1118_fu_1135_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln115_fu_1544_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln116_fu_1561_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln117_fu_1572_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln43_fu_844_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln49_fu_892_p2                 |         +|   0|  0|  45|          38|           6|
    |add_ln53_fu_886_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln65_fu_1326_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln66_fu_1390_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln67_fu_1409_p2                |         +|   0|  0|  23|          16|          16|
    |add_ln72_fu_1418_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln74_fu_1433_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln76_fu_1455_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_968_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln87_fu_1040_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln88_fu_1059_p2                |         +|   0|  0|  23|          16|          16|
    |add_ln92_1_fu_1121_p2              |         +|   0|  0|  13|          10|          10|
    |add_ln92_2_fu_1068_p2              |         +|   0|  0|  70|          63|           1|
    |add_ln92_fu_1079_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln93_fu_1150_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln99_fu_1199_p2                |         +|   0|  0|  38|          31|           1|
    |dbbuf_V_d0                         |         +|   0|  0|  23|          16|          16|
    |empty_45_fu_1342_p2                |         +|   0|  0|  38|          31|          31|
    |empty_46_fu_1354_p2                |         +|   0|  0|  39|          32|          32|
    |empty_52_fu_992_p2                 |         +|   0|  0|  38|          31|          31|
    |empty_53_fu_1004_p2                |         +|   0|  0|  39|          32|          32|
    |empty_59_fu_1249_p2                |         +|   0|  0|  38|          31|          31|
    |empty_60_fu_1261_p2                |         +|   0|  0|  39|          32|          32|
    |num_iters_fu_815_p2                |         +|   0|  0|  34|          27|           1|
    |sub_ln41_1_fu_799_p2               |         -|   0|  0|  34|           1|          27|
    |sub_ln41_fu_778_p2                 |         -|   0|  0|  72|           1|          65|
    |sub_ln53_fu_941_p2                 |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state54_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state59                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state71_pp5_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state87_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state89_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state93_pp7_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state94_pp7_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1628                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1640                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2547                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2551                  |       and|   0|  0|   2|           1|           1|
    |cmp36262_fu_954_p2                 |      icmp|   0|  0|  18|          32|           1|
    |cmp37257_fu_872_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln103_fu_1239_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln104_fu_1307_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln115_1_fu_1550_p2            |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln115_fu_1510_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln43_1_fu_850_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln43_fu_805_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln49_fu_898_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln53_fu_928_p2                |      icmp|   0|  0|  20|          39|          39|
    |icmp_ln65_fu_1332_p2               |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln66_fu_1400_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln72_fu_1424_p2               |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln76_fu_1461_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln86_fu_974_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln87_fu_1050_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln92_fu_1074_p2               |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln93_fu_1086_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_fu_1209_p2               |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp7_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state88_io                |        or|   0|  0|   2|           1|           1|
    |grp_fu_734_p3                      |    select|   0|  0|  31|           1|          31|
    |select_ln41_1_fu_810_p3            |    select|   0|  0|  27|           1|          27|
    |select_ln41_fu_793_p3              |    select|   0|  0|  27|           1|          27|
    |select_ln92_fu_1092_p3             |    select|   0|  0|  32|           1|           1|
    |ub_fu_946_p3                       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp7                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1871|        1654|        1193|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  305|         68|    1|         68|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter4                  |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter5                  |   14|          3|    1|          3|
    |ap_enable_reg_pp7_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_727_p4             |    9|          2|   31|         62|
    |ap_phi_mux_i_5_phi_fu_616_p4             |    9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten_phi_fu_605_p4  |    9|          2|   63|        126|
    |ap_phi_mux_j_3_phi_fu_628_p4             |    9|          2|   32|         64|
    |ap_phi_mux_rhs_phi_fu_717_p4             |    9|          2|   16|         32|
    |bbuf_V_address0                          |   14|          3|   10|         30|
    |dwbuf_V_address0                         |   25|          5|   16|         80|
    |dwbuf_V_d0                               |   14|          3|   16|         48|
    |dx_Addr_A_orig                           |   14|          3|   32|         96|
    |dx_WEN_A                                 |    9|          2|    2|          4|
    |dy_Addr_A_orig                           |   20|          4|   32|        128|
    |gmem2_AWADDR                             |   14|          3|   32|         96|
    |gmem2_WDATA                              |   14|          3|   16|         48|
    |gmem2_blk_n_AW                           |    9|          2|    1|          2|
    |gmem2_blk_n_B                            |    9|          2|    1|          2|
    |gmem2_blk_n_W                            |    9|          2|    1|          2|
    |gmem_ARADDR                              |   20|          4|   32|        128|
    |gmem_ARLEN                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |grp_fu_734_p0                            |   14|          3|    1|          3|
    |grp_fu_734_p1                            |   14|          3|   31|         93|
    |grp_fu_734_p2                            |   14|          3|   31|         93|
    |i_1_reg_723                              |    9|          2|   31|         62|
    |i_2_reg_669                              |    9|          2|   31|         62|
    |i_3_reg_578                              |    9|          2|   31|         62|
    |i_4_reg_692                              |    9|          2|   31|         62|
    |i_5_reg_612                              |    9|          2|   31|         62|
    |i_6_reg_635                              |    9|          2|   31|         62|
    |i_7_reg_646                              |    9|          2|   31|         62|
    |i_reg_544                                |    9|          2|   31|         62|
    |indvar_flatten_reg_601                   |    9|          2|   63|        126|
    |j_1_reg_590                              |    9|          2|   31|         62|
    |j_2_reg_703                              |    9|          2|   32|         64|
    |j_3_reg_624                              |    9|          2|   32|         64|
    |j_4_reg_658                              |    9|          2|   31|         62|
    |j_reg_681                                |    9|          2|   31|         62|
    |k_reg_555                                |    9|          2|   32|         64|
    |phi_mul_reg_566                          |    9|          2|   38|         76|
    |rhs_reg_714                              |    9|          2|   16|         32|
    |wbuf_V_address0                          |   20|          4|   16|         64|
    |x_Addr_A_orig                            |   20|          4|   32|        128|
    |y_Din_A                                  |   14|          3|   16|         48|
    |y_WEN_A                                  |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  969|        212| 1099|       2754|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_2018                   |  31|   0|   31|          0|
    |add_ln1116_reg_2151                  |  16|   0|   16|          0|
    |add_ln1118_reg_1928                  |  16|   0|   16|          0|
    |add_ln115_reg_2211                   |  31|   0|   31|          0|
    |add_ln49_reg_1774                    |  38|   0|   38|          0|
    |add_ln53_reg_1768                    |  32|   0|   32|          0|
    |add_ln65_reg_2061                    |  31|   0|   31|          0|
    |add_ln67_reg_2099                    |  16|   0|   16|          0|
    |add_ln67_reg_2099_pp5_iter1_reg      |  16|   0|   16|          0|
    |add_ln72_reg_2109                    |  31|   0|   31|          0|
    |add_ln86_reg_1831                    |  31|   0|   31|          0|
    |add_ln88_reg_1874                    |  16|   0|   16|          0|
    |add_ln88_reg_1874_pp1_iter1_reg      |  16|   0|   16|          0|
    |add_ln92_1_reg_1918                  |  10|   0|   10|          0|
    |add_ln92_2_reg_1889                  |  63|   0|   63|          0|
    |add_ln92_reg_1898                    |  31|   0|   31|          0|
    |add_ln93_reg_1958                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |  67|   0|   67|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter4              |   1|   0|    1|          0|
    |b_read_reg_1654                      |  32|   0|   32|          0|
    |cmp36262_reg_1815                    |   1|   0|    1|          0|
    |cmp37257_reg_1744                    |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_1997                |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_1997_pp3_iter1_reg  |  10|   0|   10|          0|
    |dbbuf_V_load_reg_2008                |  16|   0|   16|          0|
    |debug_dx_read_reg_1644               |  32|   0|   32|          0|
    |debug_x_read_reg_1649                |  32|   0|   32|          0|
    |debugip_read_reg_1640                |   1|   0|    1|          0|
    |dwbuf_V_addr_1_reg_1953              |  16|   0|   16|          0|
    |dwt_read_reg_1659                    |  32|   0|   32|          0|
    |dx_load_reg_2242                     |  16|   0|   16|          0|
    |empty_44_reg_2069                    |  31|   0|   31|          0|
    |empty_51_reg_1844                    |  31|   0|   31|          0|
    |empty_58_reg_2026                    |  31|   0|   31|          0|
    |fwprop_read_reg_1608                 |   1|   0|    1|          0|
    |gmem2_addr_1_reg_2236                |  32|   0|   32|          0|
    |gmem2_addr_reg_2225                  |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_2104            |  16|   0|   16|          0|
    |gmem_addr_1_reg_2074                 |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1879            |  16|   0|   16|          0|
    |gmem_addr_2_reg_1849                 |  32|   0|   32|          0|
    |gmem_addr_3_reg_2031                 |  32|   0|   32|          0|
    |gmem_addr_read_reg_1731              |  16|   0|   16|          0|
    |i_1_reg_723                          |  31|   0|   31|          0|
    |i_2_reg_669                          |  31|   0|   31|          0|
    |i_3_reg_578                          |  31|   0|   31|          0|
    |i_4_reg_692                          |  31|   0|   31|          0|
    |i_5_reg_612                          |  31|   0|   31|          0|
    |i_6_reg_635                          |  31|   0|   31|          0|
    |i_7_reg_646                          |  31|   0|   31|          0|
    |i_reg_544                            |  31|   0|   31|          0|
    |icmp_ln104_reg_2052                  |   1|   0|    1|          0|
    |icmp_ln104_reg_2052_pp4_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln115_1_reg_2216                |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1722                 |   1|   0|    1|          0|
    |icmp_ln43_1_reg_1722_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln43_reg_1697                   |   1|   0|    1|          0|
    |icmp_ln66_reg_2095                   |   1|   0|    1|          0|
    |icmp_ln66_reg_2095_pp5_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln76_reg_2147                   |   1|   0|    1|          0|
    |icmp_ln87_reg_1870                   |   1|   0|    1|          0|
    |icmp_ln87_reg_1870_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln92_reg_1894                   |   1|   0|    1|          0|
    |icmp_ln93_reg_1903                   |   1|   0|    1|          0|
    |icmp_ln99_reg_1993                   |   1|   0|    1|          0|
    |icmp_ln99_reg_1993_pp3_iter1_reg     |   1|   0|    1|          0|
    |indvar_flatten_reg_601               |  63|   0|   63|          0|
    |j_1_reg_590                          |  31|   0|   31|          0|
    |j_2_reg_703                          |  32|   0|   32|          0|
    |j_3_reg_624                          |  32|   0|   32|          0|
    |j_4_reg_658                          |  31|   0|   31|          0|
    |j_reg_681                            |  31|   0|   31|          0|
    |k_reg_555                            |  32|   0|   32|          0|
    |mul150_reg_2186                      |  32|   0|   32|          0|
    |mul_ln41_reg_1681                    |  65|   0|   65|          0|
    |mul_ln53_1_reg_1787                  |  31|   0|   31|          0|
    |mul_ln53_2_reg_1799                  |  38|   0|   38|          0|
    |mul_ln53_reg_1758                    |  31|   0|   31|          0|
    |mul_ln92_reg_1884                    |  63|   0|   63|          0|
    |num_iters_reg_1701                   |  27|   0|   27|          0|
    |phi_mul_reg_566                      |  38|   0|   38|          0|
    |reg_741                              |  16|   0|   16|          0|
    |reg_746                              |  16|   0|   16|          0|
    |rhs_reg_714                          |  16|   0|   16|          0|
    |select_ln92_2_reg_1943               |  31|   0|   31|          0|
    |select_ln92_reg_1908                 |  32|   0|   32|          0|
    |sext_ln115_1_reg_2206                |  32|   0|   32|          0|
    |sext_ln115_reg_2201                  |  32|   0|   32|          0|
    |sext_ln49_1_reg_1753                 |  32|   0|   32|          0|
    |sext_ln49_reg_1748                   |  39|   0|   39|          0|
    |sub_ln41_1_reg_1692                  |  27|   0|   27|          0|
    |tmp_2_reg_1686                       |  27|   0|   27|          0|
    |tmp_6_reg_2042                       |   6|   0|   16|         10|
    |tmp_7_reg_2085                       |   6|   0|   16|         10|
    |tmp_9_reg_1860                       |   6|   0|   16|         10|
    |tmp_reg_1670                         |   1|   0|    1|          0|
    |tmp_s_reg_2137                       |   6|   0|   16|         10|
    |trunc_ln103_reg_2013                 |  31|   0|   31|          0|
    |trunc_ln105_reg_2037                 |   6|   0|    6|          0|
    |trunc_ln1116_reg_2127                |   6|   0|    6|          0|
    |trunc_ln115_reg_2196                 |  31|   0|   31|          0|
    |trunc_ln43_reg_1712                  |  31|   0|   31|          0|
    |trunc_ln44_reg_1726                  |  10|   0|   10|          0|
    |trunc_ln44_reg_1726_pp0_iter1_reg    |  10|   0|   10|          0|
    |trunc_ln49_reg_1736                  |  31|   0|   31|          0|
    |trunc_ln54_reg_1804                  |  10|   0|   10|          0|
    |trunc_ln65_reg_1825                  |  31|   0|   31|          0|
    |trunc_ln67_reg_2080                  |   6|   0|    6|          0|
    |trunc_ln86_reg_1819                  |  31|   0|   31|          0|
    |trunc_ln88_reg_1855                  |   6|   0|    6|          0|
    |ub_reg_1810                          |  32|   0|   32|          0|
    |wt_read_reg_1665                     |  32|   0|   32|          0|
    |xdim_read_reg_1624                   |  32|   0|   32|          0|
    |y_addr_reg_2122                      |  10|   0|   10|          0|
    |ydim_read_reg_1612                   |  32|   0|   32|          0|
    |zext_ln1118_reg_1923                 |  16|   0|   32|         16|
    |zext_ln92_reg_1763                   |  32|   0|   63|         31|
    |dwbuf_V_addr_1_reg_1953              |  64|  32|   16|          0|
    |gmem2_addr_1_reg_2236                |  64|  32|   32|          0|
    |icmp_ln115_1_reg_2216                |  64|  32|    1|          0|
    |icmp_ln76_reg_2147                   |  64|  32|    1|          0|
    |icmp_ln92_reg_1894                   |  64|  32|    1|          0|
    |zext_ln1118_reg_1923                 |  64|  32|   32|         16|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3030| 192| 2816|        103|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|x_Addr_A               |  out|   32|        bram|             x|         array|
|x_EN_A                 |  out|    1|        bram|             x|         array|
|x_WEN_A                |  out|    2|        bram|             x|         array|
|x_Din_A                |  out|   16|        bram|             x|         array|
|x_Dout_A               |   in|   16|        bram|             x|         array|
|x_Clk_A                |  out|    1|        bram|             x|         array|
|x_Rst_A                |  out|    1|        bram|             x|         array|
|dx_Addr_A              |  out|   32|        bram|            dx|         array|
|dx_EN_A                |  out|    1|        bram|            dx|         array|
|dx_WEN_A               |  out|    2|        bram|            dx|         array|
|dx_Din_A               |  out|   16|        bram|            dx|         array|
|dx_Dout_A              |   in|   16|        bram|            dx|         array|
|dx_Clk_A               |  out|    1|        bram|            dx|         array|
|dx_Rst_A               |  out|    1|        bram|            dx|         array|
|y_Addr_A               |  out|   32|        bram|             y|         array|
|y_EN_A                 |  out|    1|        bram|             y|         array|
|y_WEN_A                |  out|    2|        bram|             y|         array|
|y_Din_A                |  out|   16|        bram|             y|         array|
|y_Dout_A               |   in|   16|        bram|             y|         array|
|y_Clk_A                |  out|    1|        bram|             y|         array|
|y_Rst_A                |  out|    1|        bram|             y|         array|
|dy_Addr_A              |  out|   32|        bram|            dy|         array|
|dy_EN_A                |  out|    1|        bram|            dy|         array|
|dy_WEN_A               |  out|    2|        bram|            dy|         array|
|dy_Din_A               |  out|   16|        bram|            dy|         array|
|dy_Dout_A              |   in|   16|        bram|            dy|         array|
|dy_Clk_A               |  out|    1|        bram|            dy|         array|
|dy_Rst_A               |  out|    1|        bram|            dy|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

