// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memRead (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        cc2memReadMd_V_dout,
        cc2memReadMd_V_empty_n,
        cc2memReadMd_V_read,
        cc2memRead_V_dout,
        cc2memRead_V_empty_n,
        cc2memRead_V_read,
        memRd2comp_V_din,
        memRd2comp_V_full_n,
        memRd2comp_V_write,
        memRd2compMd_V_din,
        memRd2compMd_V_full_n,
        memRd2compMd_V_write,
        memRdCtrl_V_TREADY,
        memRdCtrl_V_TDATA,
        memRdCtrl_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] cc2memReadMd_V_dout;
input   cc2memReadMd_V_empty_n;
output   cc2memReadMd_V_read;
input  [129:0] cc2memRead_V_dout;
input   cc2memRead_V_empty_n;
output   cc2memRead_V_read;
output  [129:0] memRd2comp_V_din;
input   memRd2comp_V_full_n;
output   memRd2comp_V_write;
output  [63:0] memRd2compMd_V_din;
input   memRd2compMd_V_full_n;
output   memRd2compMd_V_write;
input   memRdCtrl_V_TREADY;
output  [39:0] memRdCtrl_V_TDATA;
output   memRdCtrl_V_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cc2memReadMd_V_read;
reg cc2memRead_V_read;
reg[129:0] memRd2comp_V_din;
reg memRd2comp_V_write;
reg memRd2compMd_V_write;

reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
wire   [0:0] tmp_nbreadreq_fu_106_p3;
wire   [0:0] tmp_29_nbreadreq_fu_114_p3;
reg    ap_predicate_op9_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] memRdState_load_reg_362;
reg   [0:0] tmp_reg_366;
reg   [0:0] tmp_29_reg_370;
reg    ap_predicate_op48_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    memRdCtrl_V_1_ack_in;
reg   [0:0] tmp_i_reg_384;
reg    ap_predicate_op46_write_state2;
reg    ap_block_state2_io;
wire    ap_CS_iter1_fsm_state2;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] memRdState_load_reg_362_pp0_iter1_reg;
reg   [0:0] tmp_reg_366_pp0_iter1_reg;
reg   [0:0] tmp_29_reg_370_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_384_pp0_iter1_reg;
reg    ap_predicate_op57_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_iter2_fsm_state3;
reg   [39:0] memRdCtrl_V_1_data_out;
reg    memRdCtrl_V_1_vld_in;
wire    memRdCtrl_V_1_vld_out;
wire    memRdCtrl_V_1_ack_out;
reg   [39:0] memRdCtrl_V_1_payload_A;
reg   [39:0] memRdCtrl_V_1_payload_B;
reg    memRdCtrl_V_1_sel_rd;
reg    memRdCtrl_V_1_sel_wr;
wire    memRdCtrl_V_1_sel;
wire    memRdCtrl_V_1_load_A;
wire    memRdCtrl_V_1_load_B;
reg   [1:0] memRdCtrl_V_1_state;
wire    memRdCtrl_V_1_state_cmp_full;
reg   [0:0] memRdState;
reg    memRdCtrl_V_TDATA_blk_n;
reg    cc2memReadMd_V_blk_n;
reg    cc2memRead_V_blk_n;
reg    memRd2comp_V_blk_n;
reg    memRd2compMd_V_blk_n;
reg   [63:0] tmp27_reg_374;
wire   [0:0] grp_fu_155_p3;
wire   [0:0] tmp_i_fu_185_p2;
wire   [3:0] tmp_30_fu_191_p4;
reg   [3:0] tmp_30_reg_388;
wire   [0:0] tmp_128_i_fu_209_p2;
reg   [0:0] tmp_128_i_reg_393;
wire   [127:0] tmp_data_V_fu_283_p3;
reg   [127:0] tmp_data_V_reg_398;
reg   [1:0] tmp_46_i_reg_403;
reg   [129:0] tmp_5_reg_408;
wire   [39:0] tmp_2_fu_350_p1;
wire   [129:0] tmp_3_fu_355_p3;
wire   [7:0] tmp_operation_V_fu_167_p1;
wire   [7:0] tmp_keyLength_V_fu_171_p4;
wire   [7:0] r_V_fu_201_p3;
wire   [4:0] tmp_31_fu_221_p4;
wire   [7:0] tmp_131_i_fu_231_p3;
wire   [7:0] tmp_341_fu_239_p2;
wire   [127:0] tmp_342_fu_245_p1;
wire   [127:0] p_Val2_s_fu_181_p1;
wire   [127:0] tmp_343_fu_249_p2;
wire   [7:0] tmp_345_fu_261_p2;
wire   [127:0] tmp_346_fu_267_p1;
wire   [127:0] p_Result_s_fu_255_p2;
wire   [127:0] tmp_347_fu_271_p2;
wire   [0:0] tmp_129_i_fu_215_p2;
wire   [127:0] p_Result_23_fu_277_p2;
wire   [4:0] p_0184_1_0_v_cast_i_c_fu_325_p3;
wire   [4:0] memData_count_V_cast_fu_322_p1;
wire   [4:0] memData_count_V_fu_332_p2;
wire   [6:0] p_Result_i_fu_313_p4;
wire   [36:0] tmp_s_fu_338_p5;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg    ap_condition_295;
reg    ap_condition_299;
reg    ap_condition_149;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 memRdState_load_reg_362 = 1'd0;
#0 tmp_reg_366 = 1'd0;
#0 tmp_29_reg_370 = 1'd0;
#0 tmp_i_reg_384 = 1'd0;
#0 memRdState_load_reg_362_pp0_iter1_reg = 1'd0;
#0 tmp_reg_366_pp0_iter1_reg = 1'd0;
#0 tmp_29_reg_370_pp0_iter1_reg = 1'd0;
#0 tmp_i_reg_384_pp0_iter1_reg = 1'd0;
#0 memRdCtrl_V_1_payload_A = 40'd0;
#0 memRdCtrl_V_1_payload_B = 40'd0;
#0 memRdCtrl_V_1_sel_rd = 1'b0;
#0 memRdCtrl_V_1_sel_wr = 1'b0;
#0 memRdCtrl_V_1_state = 2'd0;
#0 memRdState = 1'd0;
#0 tmp27_reg_374 = 64'd0;
#0 tmp_30_reg_388 = 4'd0;
#0 tmp_128_i_reg_393 = 1'd0;
#0 tmp_data_V_reg_398 = 128'd0;
#0 tmp_46_i_reg_403 = 2'd0;
#0 tmp_5_reg_408 = 130'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdCtrl_V_1_payload_A <= 40'd0;
    end else begin
        if ((memRdCtrl_V_1_load_A == 1'b1)) begin
            memRdCtrl_V_1_payload_A <= tmp_2_fu_350_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdCtrl_V_1_payload_B <= 40'd0;
    end else begin
        if ((memRdCtrl_V_1_load_B == 1'b1)) begin
            memRdCtrl_V_1_payload_B <= tmp_2_fu_350_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdCtrl_V_1_sel_rd <= 1'b0;
    end else begin
        if (((memRdCtrl_V_1_ack_out == 1'b1) & (memRdCtrl_V_1_vld_out == 1'b1))) begin
            memRdCtrl_V_1_sel_rd <= ~memRdCtrl_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdCtrl_V_1_sel_wr <= 1'b0;
    end else begin
        if (((memRdCtrl_V_1_vld_in == 1'b1) & (memRdCtrl_V_1_ack_in == 1'b1))) begin
            memRdCtrl_V_1_sel_wr <= ~memRdCtrl_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdCtrl_V_1_state <= 2'd0;
    end else begin
        if ((((memRdCtrl_V_1_vld_in == 1'b0) & (memRdCtrl_V_1_state == 2'd2)) | ((memRdCtrl_V_1_vld_in == 1'b0) & (memRdCtrl_V_1_ack_out == 1'b1) & (memRdCtrl_V_1_state == 2'd3)))) begin
            memRdCtrl_V_1_state <= 2'd2;
        end else if ((((memRdCtrl_V_1_ack_out == 1'b0) & (memRdCtrl_V_1_state == 2'd1)) | ((memRdCtrl_V_1_ack_out == 1'b0) & (memRdCtrl_V_1_vld_in == 1'b1) & (memRdCtrl_V_1_state == 2'd3)))) begin
            memRdCtrl_V_1_state <= 2'd1;
        end else if (((~((memRdCtrl_V_1_vld_in == 1'b0) & (memRdCtrl_V_1_ack_out == 1'b1)) & ~((memRdCtrl_V_1_ack_out == 1'b0) & (memRdCtrl_V_1_vld_in == 1'b1)) & (memRdCtrl_V_1_state == 2'd3)) | ((memRdCtrl_V_1_ack_out == 1'b1) & (memRdCtrl_V_1_state == 2'd1)) | ((memRdCtrl_V_1_vld_in == 1'b1) & (memRdCtrl_V_1_state == 2'd2)))) begin
            memRdCtrl_V_1_state <= 2'd3;
        end else begin
            memRdCtrl_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdState <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_149)) begin
            if (((grp_fu_155_p3 == 1'd1) & (memRdState == 1'd1))) begin
                memRdState <= 1'd0;
            end else if ((1'b1 == ap_condition_299)) begin
                memRdState <= 1'd1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdState_load_reg_362 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            memRdState_load_reg_362 <= memRdState;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memRdState_load_reg_362_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            memRdState_load_reg_362_pp0_iter1_reg <= memRdState_load_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp27_reg_374 <= 64'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
            tmp27_reg_374 <= cc2memReadMd_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_128_i_reg_393 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (tmp_29_nbreadreq_fu_114_p3 == 1'd1) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (tmp_i_fu_185_p2 == 1'd0) & (memRdState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_128_i_reg_393 <= tmp_128_i_fu_209_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_29_reg_370 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (memRdState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_29_reg_370 <= cc2memRead_V_empty_n;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_29_reg_370_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_29_reg_370_pp0_iter1_reg <= tmp_29_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_30_reg_388 <= 4'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (tmp_29_nbreadreq_fu_114_p3 == 1'd1) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (tmp_i_fu_185_p2 == 1'd0) & (memRdState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_30_reg_388 <= {{cc2memReadMd_V_dout[47:44]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_46_i_reg_403 <= 2'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (tmp_29_nbreadreq_fu_114_p3 == 1'd1) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (memRdState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_46_i_reg_403 <= {{cc2memRead_V_dout[129:128]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_5_reg_408 <= 130'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (memRdState == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_5_reg_408 <= cc2memRead_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_data_V_reg_398 <= 128'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (tmp_29_nbreadreq_fu_114_p3 == 1'd1) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (memRdState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_data_V_reg_398 <= tmp_data_V_fu_283_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_i_reg_384 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
            tmp_i_reg_384 <= tmp_i_fu_185_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_i_reg_384_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_i_reg_384_pp0_iter1_reg <= tmp_i_reg_384;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_366 <= 1'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (memRdState == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            tmp_reg_366 <= cc2memReadMd_V_empty_n;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_reg_366_pp0_iter1_reg <= 1'd0;
    end else begin
        if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            tmp_reg_366_pp0_iter1_reg <= tmp_reg_366;
        end
    end
end

always @ (*) begin
    if ((~((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        cc2memReadMd_V_blk_n = cc2memReadMd_V_empty_n;
    end else begin
        cc2memReadMd_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1))) begin
        cc2memReadMd_V_read = 1'b1;
    end else begin
        cc2memReadMd_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (memRdState == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
        cc2memRead_V_blk_n = cc2memRead_V_empty_n;
    end else begin
        cc2memRead_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (memRdState == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op9_read_state1 == 1'b1)))) begin
        cc2memRead_V_read = 1'b1;
    end else begin
        cc2memRead_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op48_write_state2 == 1'b1))) begin
        memRd2compMd_V_blk_n = memRd2compMd_V_full_n;
    end else begin
        memRd2compMd_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op48_write_state2 == 1'b1))) begin
        memRd2compMd_V_write = 1'b1;
    end else begin
        memRd2compMd_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((memRdState_load_reg_362 == 1'd1) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op48_write_state2 == 1'b1)))) begin
        memRd2comp_V_blk_n = memRd2comp_V_full_n;
    end else begin
        memRd2comp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_295)) begin
        if ((memRdState_load_reg_362 == 1'd1)) begin
            memRd2comp_V_din = tmp_5_reg_408;
        end else if ((ap_predicate_op48_write_state2 == 1'b1)) begin
            memRd2comp_V_din = tmp_3_fu_355_p3;
        end else begin
            memRd2comp_V_din = 'bx;
        end
    end else begin
        memRd2comp_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (memRdState_load_reg_362 == 1'd1) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op48_write_state2 == 1'b1)))) begin
        memRd2comp_V_write = 1'b1;
    end else begin
        memRd2comp_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((memRdCtrl_V_1_sel == 1'b1)) begin
        memRdCtrl_V_1_data_out = memRdCtrl_V_1_payload_B;
    end else begin
        memRdCtrl_V_1_data_out = memRdCtrl_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1))) begin
        memRdCtrl_V_1_vld_in = 1'b1;
    end else begin
        memRdCtrl_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter2_fsm_state3) & (ap_predicate_op57_write_state3 == 1'b1)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1)))) begin
        memRdCtrl_V_TDATA_blk_n = memRdCtrl_V_1_state[1'd1];
    end else begin
        memRdCtrl_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))) & ~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & ~((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io) | (ap_done_reg == 1'b1)) & ((1'b0 == ap_CS_iter1_fsm_state2) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state2_io) | (ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = ((memRdCtrl_V_1_ack_in == 1'b0) & (ap_predicate_op46_write_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((memRdCtrl_V_1_ack_in == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (memRdCtrl_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_149 = (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((cc2memRead_V_empty_n == 1'b0) & (memRdState == 1'd1)) | ((cc2memRead_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((cc2memReadMd_V_empty_n == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((memRdCtrl_V_1_ack_in == 1'b0) | (1'b1 == ap_block_state3_io))) | ((1'b1 == ap_CS_iter1_fsm_state2) & ((1'b1 == ap_block_state2_io) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_295 = (~((ap_done_reg == 1'b1) | ((memRd2compMd_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdState_load_reg_362 == 1'd1) & (memRd2comp_V_full_n == 1'b0)) | ((memRd2comp_V_full_n == 1'b0) & (ap_predicate_op48_write_state2 == 1'b1)) | ((memRdCtrl_V_1_ack_in == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state3))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_299 = ((tmp_29_nbreadreq_fu_114_p3 == 1'd1) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (grp_fu_155_p3 == 1'd0) & (memRdState == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_write_state2 = ((tmp_29_reg_370 == 1'd1) & (tmp_reg_366 == 1'd1) & (memRdState_load_reg_362 == 1'd0) & (tmp_i_reg_384 == 1'd0));
end

always @ (*) begin
    ap_predicate_op48_write_state2 = ((tmp_29_reg_370 == 1'd1) & (tmp_reg_366 == 1'd1) & (memRdState_load_reg_362 == 1'd0));
end

always @ (*) begin
    ap_predicate_op57_write_state3 = ((tmp_29_reg_370_pp0_iter1_reg == 1'd1) & (tmp_reg_366_pp0_iter1_reg == 1'd1) & (tmp_i_reg_384_pp0_iter1_reg == 1'd0) & (memRdState_load_reg_362_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((tmp_29_nbreadreq_fu_114_p3 == 1'd1) & (tmp_nbreadreq_fu_106_p3 == 1'd1) & (memRdState == 1'd0));
end

assign grp_fu_155_p3 = cc2memRead_V_dout[32'd129];

assign memData_count_V_cast_fu_322_p1 = tmp_30_reg_388;

assign memData_count_V_fu_332_p2 = (p_0184_1_0_v_cast_i_c_fu_325_p3 + memData_count_V_cast_fu_322_p1);

assign memRd2compMd_V_din = tmp27_reg_374;

assign memRdCtrl_V_1_ack_in = memRdCtrl_V_1_state[1'd1];

assign memRdCtrl_V_1_ack_out = memRdCtrl_V_TREADY;

assign memRdCtrl_V_1_load_A = (memRdCtrl_V_1_state_cmp_full & ~memRdCtrl_V_1_sel_wr);

assign memRdCtrl_V_1_load_B = (memRdCtrl_V_1_state_cmp_full & memRdCtrl_V_1_sel_wr);

assign memRdCtrl_V_1_sel = memRdCtrl_V_1_sel_rd;

assign memRdCtrl_V_1_state_cmp_full = ((memRdCtrl_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign memRdCtrl_V_1_vld_out = memRdCtrl_V_1_state[1'd0];

assign memRdCtrl_V_TDATA = memRdCtrl_V_1_data_out;

assign memRdCtrl_V_TVALID = memRdCtrl_V_1_state[1'd0];

assign p_0184_1_0_v_cast_i_c_fu_325_p3 = ((tmp_128_i_reg_393[0:0] === 1'b1) ? 5'd2 : 5'd1);

assign p_Result_23_fu_277_p2 = (tmp_347_fu_271_p2 & p_Result_s_fu_255_p2);

assign p_Result_i_fu_313_p4 = {{tmp27_reg_374[14:8]}};

assign p_Result_s_fu_255_p2 = (tmp_343_fu_249_p2 & p_Val2_s_fu_181_p1);

assign p_Val2_s_fu_181_p1 = cc2memRead_V_dout[127:0];

assign r_V_fu_201_p3 = {{tmp_30_fu_191_p4}, {4'd0}};

assign tmp_128_i_fu_209_p2 = ((tmp_keyLength_V_fu_171_p4 > r_V_fu_201_p3) ? 1'b1 : 1'b0);

assign tmp_129_i_fu_215_p2 = ((tmp_keyLength_V_fu_171_p4 < 8'd17) ? 1'b1 : 1'b0);

assign tmp_131_i_fu_231_p3 = {{tmp_31_fu_221_p4}, {3'd0}};

assign tmp_29_nbreadreq_fu_114_p3 = cc2memRead_V_empty_n;

assign tmp_2_fu_350_p1 = tmp_s_fu_338_p5;

assign tmp_30_fu_191_p4 = {{cc2memReadMd_V_dout[47:44]}};

assign tmp_31_fu_221_p4 = {{cc2memReadMd_V_dout[44:40]}};

assign tmp_341_fu_239_p2 = ($signed(8'd128) - $signed(tmp_131_i_fu_231_p3));

assign tmp_342_fu_245_p1 = tmp_341_fu_239_p2;

assign tmp_343_fu_249_p2 = 128'd340282366920938463463374607431768211455 >> tmp_342_fu_245_p1;

assign tmp_345_fu_261_p2 = ($signed(8'd128) - $signed(tmp_131_i_fu_231_p3));

assign tmp_346_fu_267_p1 = tmp_345_fu_261_p2;

assign tmp_347_fu_271_p2 = 128'd340282366920938463463374607431768211455 >> tmp_346_fu_267_p1;

assign tmp_3_fu_355_p3 = {{tmp_46_i_reg_403}, {tmp_data_V_reg_398}};

assign tmp_data_V_fu_283_p3 = ((tmp_129_i_fu_215_p2[0:0] === 1'b1) ? p_Result_23_fu_277_p2 : p_Val2_s_fu_181_p1);

assign tmp_i_fu_185_p2 = ((tmp_operation_V_fu_167_p1 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_keyLength_V_fu_171_p4 = {{cc2memReadMd_V_dout[47:40]}};

assign tmp_nbreadreq_fu_106_p3 = cc2memReadMd_V_empty_n;

assign tmp_operation_V_fu_167_p1 = cc2memReadMd_V_dout[7:0];

assign tmp_s_fu_338_p5 = {{{{memData_count_V_fu_332_p2}, {22'd0}}, {p_Result_i_fu_313_p4}}, {3'd0}};

endmodule //memRead
