Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.41 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.41 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: my_gt11.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_gt11.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_gt11"
Output Format                      : NGC
Target Device                      : xc4vfx20-12-ff672

---- Source Options
Top Module Name                    : my_gt11
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : my_gt11.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MyProject/8612/hdsdgen_x20/RktIO_20b_2.vhd" in Library work.
Architecture behavioral of Entity my_gt11 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <my_gt11> (Architecture <behavioral>).
WARNING:Xst:1537 - "C:/MyProject/8612/hdsdgen_x20/RktIO_20b_2.vhd" line 57: Generic <IN_DELAY> of type Time is ignored.
WARNING:Xst:1537 - "C:/MyProject/8612/hdsdgen_x20/RktIO_20b_2.vhd" line 57: Generic <IN_DELAY> of type Time is ignored.
WARNING:Xst:1537 - "C:/MyProject/8612/hdsdgen_x20/RktIO_20b_2.vhd" line 5723: Generic <IN_DELAY> of type Time is ignored.
WARNING:Xst:1961 - The length of the hexa value for the attribute COMMA_10B_MASK on instance GT11_CUSTOM_INST should be 10 bits long. The current value set is 12 bits long.  Value has been truncated
WARNING:Xst:1961 - The length of the hexa value for the attribute RXCTRL1 on instance GT11_CUSTOM_INST should be 10 bits long. The current value set is 12 bits long.  Value has been truncated
WARNING:Xst:1961 - The length of the hexa value for the attribute TXCTRL1 on instance GT11_CUSTOM_INST should be 10 bits long. The current value set is 12 bits long.  Value has been truncated
Entity <my_gt11> analyzed. Unit <my_gt11> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <my_gt11>.
    Related source file is "C:/MyProject/8612/hdsdgen_x20/RktIO_20b_2.vhd".
WARNING:Xst:1780 - Signal <RXRUNDISP_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXNOTINTABLE_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXDATA_OUT_FLOAT<64>> is never used or assigned.
WARNING:Xst:646 - Signal <RXDATA_OUT_FLOAT<63:8>> is assigned but never used.
WARNING:Xst:1780 - Signal <RXDATA_OUT_FLOAT<7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <TXKERR_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXDISPERR_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <TXRUNDISP_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXCHARISK_OUT_FLOAT> is never used or assigned.
WARNING:Xst:1780 - Signal <RXCHARISCOMMA_OUT_FLOAT> is never used or assigned.
Unit <my_gt11> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <my_gt11> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_gt11, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : my_gt11.ngr
Top Level Output File Name         : my_gt11
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 39

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 31
#      IBUF                        : 20
#      OBUF                        : 11
# GigabitIOs                       : 1
#      GT11                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-12 

 Number of bonded IOBs:                 39  out of    360    10%  
 Number of GCLKs:                        4  out of     32    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XST_GND:G                          | NONE                   | 1     |
TXUSRCLK2_IN                       | BUFGP                  | 1     |
RXUSRCLK2_IN                       | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: No path found
   Minimum input arrival time before clock: 1.854ns
   Maximum output required time after clock: 4.758ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TXUSRCLK2_IN'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.854ns (Levels of Logic = 1)
  Source:            TXDATA_IN<19> (PAD)
  Destination:       GT11_CUSTOM_INST (HSIO)
  Destination Clock: TXUSRCLK2_IN rising

  Data Path: TXDATA_IN<19> to GT11_CUSTOM_INST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   0.954   0.000  TXDATA_IN_19_IBUF (TXDATA_IN_19_IBUF)
     GT11:TXCHARDISPMODE1        0.900          GT11_CUSTOM_INST
    ----------------------------------------
    Total                      1.854ns (1.854ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RXUSRCLK2_IN'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.758ns (Levels of Logic = 1)
  Source:            GT11_CUSTOM_INST (HSIO)
  Destination:       RXDATA_OUT<7> (PAD)
  Source Clock:      RXUSRCLK2_IN rising

  Data Path: GT11_CUSTOM_INST to RXDATA_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     GT11:RXUSRCLK2->RXDATA7    1   1.300   0.394  GT11_CUSTOM_INST (RXDATA_OUT_7_OBUF)
     OBUF:I->O                 3.064          RXDATA_OUT_7_OBUF (RXDATA_OUT<7>)
    ----------------------------------------
    Total                      4.758ns (4.364ns logic, 0.394ns route)
                                       (91.7% logic, 8.3% route)

=========================================================================
CPU : 18.89 / 19.34 s | Elapsed : 19.00 / 20.00 s
 
--> 

Total memory usage is 182824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

