Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: singleConv2D.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "singleConv2D.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "singleConv2D"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg400

---- Source Options
Top Module Name                    : singleConv2D
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx\NeuralHardware\NeuralHardware\ipcore_dir\kernelMem.v" into library work
Parsing module <kernelMem>.
Analyzing Verilog file "D:\Xilinx\NeuralHardware\NeuralHardware\ipcore_dir\dataMem.v" into library work
Parsing module <dataMem>.
Analyzing Verilog file "D:\Xilinx\NeuralHardware\NeuralHardware\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\Xilinx\NeuralHardware\NeuralHardware\addmulacc.v" into library work
Parsing module <addmulacc>.
Analyzing Verilog file "D:\Xilinx\NeuralHardware\NeuralHardware\singleConv2D.v" into library work
Parsing module <singleConv2D>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <singleConv2D>.

Elaborating module <control>.
WARNING:HDLCompiler:413 - "D:\Xilinx\NeuralHardware\NeuralHardware\control.v" Line 38: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\NeuralHardware\NeuralHardware\control.v" Line 39: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\NeuralHardware\NeuralHardware\control.v" Line 40: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\NeuralHardware\NeuralHardware\control.v" Line 42: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Xilinx\NeuralHardware\NeuralHardware\control.v" Line 43: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <kernelMem>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\NeuralHardware\NeuralHardware\ipcore_dir\kernelMem.v" Line 39: Empty module <kernelMem> remains a black box.

Elaborating module <dataMem>.
WARNING:HDLCompiler:1499 - "D:\Xilinx\NeuralHardware\NeuralHardware\ipcore_dir\dataMem.v" Line 39: Empty module <dataMem> remains a black box.

Elaborating module <addmulacc>.
WARNING:HDLCompiler:91 - "D:\Xilinx\NeuralHardware\NeuralHardware\addmulacc.v" Line 34: Signal <en> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Xilinx\NeuralHardware\NeuralHardware\addmulacc.v" Line 35: Signal <counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\Xilinx\NeuralHardware\NeuralHardware\addmulacc.v" Line 35: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <singleConv2D>.
    Related source file is "D:\Xilinx\NeuralHardware\NeuralHardware\singleConv2D.v".
    Summary:
	no macro.
Unit <singleConv2D> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\Xilinx\NeuralHardware\NeuralHardware\control.v".
        bias = 48
    Found 13-bit register for signal <addrB>.
    Found 2-bit register for signal <count>.
    Found 2-bit register for signal <i>.
    Found 4-bit register for signal <addrA>.
    Found 4-bit adder for signal <addrA[3]_GND_2_o_add_1_OUT> created at line 38.
    Found 13-bit adder for signal <addrB[12]_GND_2_o_add_2_OUT> created at line 39.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_3_OUT> created at line 40.
    Found 2-bit adder for signal <i[1]_GND_2_o_add_5_OUT> created at line 42.
    Found 13-bit adder for signal <base_addrB[12]_GND_2_o_add_7_OUT> created at line 43.
    Found 2x6-bit multiplier for signal <i[1]_PWR_2_o_MuLt_6_OUT> created at line 43.
    Found 2-bit comparator greater for signal <PWR_2_o_count[1]_LessThan_5_o> created at line 41
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <addmulacc>.
    Related source file is "D:\Xilinx\NeuralHardware\NeuralHardware\addmulacc.v".
    Found 1-bit register for signal <ind>.
    Found 1-bit register for signal <rst>.
    Found 32-bit register for signal <temp>.
    Found 32-bit register for signal <out_pix>.
    Found 1-bit register for signal <done>.
    Found 4-bit adder for signal <counter[3]_GND_6_o_add_0_OUT> created at line 35.
    Found 32-bit adder for signal <temp[31]_kernel_weights[15]_add_5_OUT> created at line 44.
    Found 16x16-bit multiplier for signal <n0029> created at line 44.
    Found 4-bit comparator greater for signal <counter[3]_PWR_5_o_LessThan_4_o> created at line 43
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <addmulacc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 6x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 1
 2-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 9
 1-bit register                                        : 3
 13-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 2
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 5
 13-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/kernelMem.ngc>.
Reading core <ipcore_dir/dataMem.ngc>.
Loading core <kernelMem> for timing and area information for instance <K1>.
Loading core <dataMem> for timing and area information for instance <D1>.

Synthesizing (advanced) Unit <addmulacc>.
The following registers are absorbed into accumulator <temp>: 1 register on signal <temp>.
	Multiplier <Mmult_n0029> in block <addmulacc> and accumulator <temp> in block <addmulacc> are combined into a MAC<Mmac_n0029>.
Unit <addmulacc> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <addrA>: 1 register on signal <addrA>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 16x16-to-32-bit MAC                                   : 1
# Multipliers                                          : 1
 6x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 2-bit adder                                           : 2
 4-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 2
 4-bit up counter                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 2
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 13
 13-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit addmulacc : the following signal(s) form a combinatorial loop: counter[3]_GND_6_o_add_0_OUT<3>, GND_6_o_GND_6_o_equal_9_o, Madd_counter[3]_GND_6_o_add_0_OUT_lut<3>.
WARNING:Xst:2170 - Unit addmulacc : the following signal(s) form a combinatorial loop: counter[3]_PWR_5_o_LessThan_4_o, Madd_counter[3]_GND_6_o_add_0_OUT_lut<2>, counter[3]_en_AND_38_o, counter[3]_GND_6_o_add_0_OUT<2>.

Optimizing unit <singleConv2D> ...

Optimizing unit <control> ...

Optimizing unit <addmulacc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block singleConv2D, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : singleConv2D.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 100
#      GND                         : 3
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 2
#      LUT4                        : 31
#      LUT5                        : 7
#      LUT6                        : 20
#      MUXCY                       : 12
#      VCC                         : 2
#      XORCY                       : 13
# FlipFlops/Latches                : 59
#      FD                          : 20
#      FDE                         : 35
#      FDR                         : 2
#      FDRE                        : 2
# RAMS                             : 8
#      RAMB18E1                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 18
#      OBUF                        : 33
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  106400     0%  
 Number of Slice LUTs:                   70  out of  53200     0%  
    Number used as Logic:                70  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    107
   Number with an unused Flip Flop:      49  out of    107    45%  
   Number with an unused LUT:            37  out of    107    34%  
   Number of fully used LUT-FF pairs:    21  out of    107    19%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of    125    41%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    140     2%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    104     0%  
 Number of DSP48E1s:                      1  out of    220     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 68    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.405ns (Maximum Frequency: 185.017MHz)
   Minimum input arrival time before clock: 3.001ns
   Maximum output required time after clock: 0.511ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.405ns (frequency: 185.017MHz)
  Total number of paths / destination ports: 819 / 216
-------------------------------------------------------------------------
Delay:               5.405ns (Levels of Logic = 2)
  Source:            D1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       ama1/Mmac_n0029 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: D1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to ama1/Mmac_n0029
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO7    1   1.846   0.456  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7>)
     LUT6:I2->O           10   0.043   0.321  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71 (douta<15>)
     end scope: 'D1:douta<15>'
     DSP48E1:A15               2.739          ama1/Mmac_n0029
    ----------------------------------------
    Total                      5.405ns (4.628ns logic, 0.777ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 755 / 69
-------------------------------------------------------------------------
Offset:              3.001ns (Levels of Logic = 6)
  Source:            en (PAD)
  Destination:       ama1/Mmac_n0029 (DSP)
  Destination Clock: clk rising

  Data Path: en to ama1/Mmac_n0029
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.000   0.450  en_IBUF (en_IBUF)
     LUT2:I0->O            7   0.043   0.371  ama1/Mmux_counter11 (ama1/Madd_counter[3]_GND_6_o_add_0_OUT_cy<0>)
     LUT3:I1->O            6   0.043   0.312  ama1/Mmux_counter21 (ama1/Madd_counter[3]_GND_6_o_add_0_OUT_lut<1>)
     LUT4:I3->O            5   0.043   0.447  ama1/Mmux_counter31 (ama1/Madd_counter[3]_GND_6_o_add_0_OUT_lut<2>)
     LUT5:I2->O            4   0.043   0.556  ama1/Mmux_counter41 (ama1/Madd_counter[3]_GND_6_o_add_0_OUT_lut<3>)
     LUT5:I0->O           34   0.043   0.386  ama1/counter[3]_en_AND_38_o_inv1 (ama1/counter[3]_en_AND_38_o_inv)
     DSP48E1:RSTP              0.262          ama1/Mmac_n0029
    ----------------------------------------
    Total                      3.001ns (0.477ns logic, 2.524ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              0.511ns (Levels of Logic = 1)
  Source:            ama1/out_pix_31 (FF)
  Destination:       out_pix<31> (PAD)
  Source Clock:      clk rising

  Data Path: ama1/out_pix_31 to out_pix<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.232   0.279  ama1/out_pix_31 (ama1/out_pix_31)
     OBUF:I->O                 0.000          out_pix_31_OBUF (out_pix<31>)
    ----------------------------------------
    Total                      0.511ns (0.232ns logic, 0.279ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.66 secs
 
--> 

Total memory usage is 4703656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

