{
  "module_name": "hclge_main.h",
  "hash_id": "cd93ddea6a49918c5925897089f9815bdddd4dbc7fc77e88c387afb2f580e0db",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.h",
  "human_readable_source": " \n\n\n#ifndef __HCLGE_MAIN_H\n#define __HCLGE_MAIN_H\n#include <linux/fs.h>\n#include <linux/types.h>\n#include <linux/phy.h>\n#include <linux/if_vlan.h>\n#include <linux/kfifo.h>\n#include <net/devlink.h>\n\n#include \"hclge_cmd.h\"\n#include \"hclge_ptp.h\"\n#include \"hnae3.h\"\n#include \"hclge_comm_rss.h\"\n#include \"hclge_comm_tqp_stats.h\"\n\n#define HCLGE_MOD_VERSION \"1.0\"\n#define HCLGE_DRIVER_NAME \"hclge\"\n\n#define HCLGE_MAX_PF_NUM\t\t8\n\n#define HCLGE_VF_VPORT_START_NUM\t1\n\n#define HCLGE_RD_FIRST_STATS_NUM        2\n#define HCLGE_RD_OTHER_STATS_NUM        4\n\n#define HCLGE_INVALID_VPORT 0xffff\n\n#define HCLGE_PF_CFG_BLOCK_SIZE\t\t32\n#define HCLGE_PF_CFG_DESC_NUM \\\n\t(HCLGE_PF_CFG_BLOCK_SIZE / HCLGE_CFG_RD_LEN_BYTES)\n\n#define HCLGE_VECTOR_REG_BASE\t\t0x20000\n#define HCLGE_VECTOR_EXT_REG_BASE\t0x30000\n#define HCLGE_MISC_VECTOR_REG_BASE\t0x20400\n\n#define HCLGE_VECTOR_REG_OFFSET\t\t0x4\n#define HCLGE_VECTOR_REG_OFFSET_H\t0x1000\n#define HCLGE_VECTOR_VF_OFFSET\t\t0x100000\n\n#define HCLGE_NIC_CSQ_DEPTH_REG\t\t0x27008\n\n \n#define HCLGE_GRO_EN_REG\t\t0x28000\n#define HCLGE_RXD_ADV_LAYOUT_EN_REG\t0x28008\n\n \n#define HCLGE_RING_RX_ADDR_L_REG\t0x80000\n#define HCLGE_RING_RX_ADDR_H_REG\t0x80004\n#define HCLGE_RING_RX_BD_NUM_REG\t0x80008\n#define HCLGE_RING_RX_BD_LENGTH_REG\t0x8000C\n#define HCLGE_RING_RX_MERGE_EN_REG\t0x80014\n#define HCLGE_RING_RX_TAIL_REG\t\t0x80018\n#define HCLGE_RING_RX_HEAD_REG\t\t0x8001C\n#define HCLGE_RING_RX_FBD_NUM_REG\t0x80020\n#define HCLGE_RING_RX_OFFSET_REG\t0x80024\n#define HCLGE_RING_RX_FBD_OFFSET_REG\t0x80028\n#define HCLGE_RING_RX_STASH_REG\t\t0x80030\n#define HCLGE_RING_RX_BD_ERR_REG\t0x80034\n#define HCLGE_RING_TX_ADDR_L_REG\t0x80040\n#define HCLGE_RING_TX_ADDR_H_REG\t0x80044\n#define HCLGE_RING_TX_BD_NUM_REG\t0x80048\n#define HCLGE_RING_TX_PRIORITY_REG\t0x8004C\n#define HCLGE_RING_TX_TC_REG\t\t0x80050\n#define HCLGE_RING_TX_MERGE_EN_REG\t0x80054\n#define HCLGE_RING_TX_TAIL_REG\t\t0x80058\n#define HCLGE_RING_TX_HEAD_REG\t\t0x8005C\n#define HCLGE_RING_TX_FBD_NUM_REG\t0x80060\n#define HCLGE_RING_TX_OFFSET_REG\t0x80064\n#define HCLGE_RING_TX_EBD_NUM_REG\t0x80068\n#define HCLGE_RING_TX_EBD_OFFSET_REG\t0x80070\n#define HCLGE_RING_TX_BD_ERR_REG\t0x80074\n#define HCLGE_RING_EN_REG\t\t0x80090\n\n \n#define HCLGE_TQP_INTR_CTRL_REG\t\t0x20000\n#define HCLGE_TQP_INTR_GL0_REG\t\t0x20100\n#define HCLGE_TQP_INTR_GL1_REG\t\t0x20200\n#define HCLGE_TQP_INTR_GL2_REG\t\t0x20300\n#define HCLGE_TQP_INTR_RL_REG\t\t0x20900\n\n#define HCLGE_RSS_IND_TBL_SIZE\t\t512\n\n#define HCLGE_RSS_TC_SIZE_0\t\t1\n#define HCLGE_RSS_TC_SIZE_1\t\t2\n#define HCLGE_RSS_TC_SIZE_2\t\t4\n#define HCLGE_RSS_TC_SIZE_3\t\t8\n#define HCLGE_RSS_TC_SIZE_4\t\t16\n#define HCLGE_RSS_TC_SIZE_5\t\t32\n#define HCLGE_RSS_TC_SIZE_6\t\t64\n#define HCLGE_RSS_TC_SIZE_7\t\t128\n\n#define HCLGE_UMV_TBL_SIZE\t\t3072\n#define HCLGE_DEFAULT_UMV_SPACE_PER_PF \\\n\t(HCLGE_UMV_TBL_SIZE / HCLGE_MAX_PF_NUM)\n\n#define HCLGE_TQP_RESET_TRY_TIMES\t200\n\n#define HCLGE_PHY_PAGE_MDIX\t\t0\n#define HCLGE_PHY_PAGE_COPPER\t\t0\n\n \n#define HCLGE_PHY_PAGE_REG\t\t22\n\n \n#define HCLGE_PHY_CSC_REG\t\t16\n\n \n#define HCLGE_PHY_CSS_REG\t\t17\n\n#define HCLGE_PHY_MDIX_CTRL_S\t\t5\n#define HCLGE_PHY_MDIX_CTRL_M\t\tGENMASK(6, 5)\n\n#define HCLGE_PHY_MDIX_STATUS_B\t\t6\n#define HCLGE_PHY_SPEED_DUP_RESOLVE_B\t11\n\n#define HCLGE_GET_DFX_REG_TYPE_CNT\t4\n\n \n#define HCLGE_VF_NUM_PER_CMD           64\n\n#define HCLGE_MAX_QSET_NUM\t\t1024\n\n#define HCLGE_DBG_RESET_INFO_LEN\t1024\n\nenum HLCGE_PORT_TYPE {\n\tHOST_PORT,\n\tNETWORK_PORT\n};\n\n#define PF_VPORT_ID\t\t\t0\n\n#define HCLGE_PF_ID_S\t\t\t0\n#define HCLGE_PF_ID_M\t\t\tGENMASK(2, 0)\n#define HCLGE_VF_ID_S\t\t\t3\n#define HCLGE_VF_ID_M\t\t\tGENMASK(10, 3)\n#define HCLGE_PORT_TYPE_B\t\t11\n#define HCLGE_NETWORK_PORT_ID_S\t\t0\n#define HCLGE_NETWORK_PORT_ID_M\t\tGENMASK(3, 0)\n\n \n#define HCLGE_PF_OTHER_INT_REG\t\t0x20600\n#define HCLGE_MISC_RESET_STS_REG\t0x20700\n#define HCLGE_MISC_VECTOR_INT_STS\t0x20800\n#define HCLGE_GLOBAL_RESET_REG\t\t0x20A00\n#define HCLGE_GLOBAL_RESET_BIT\t\t0\n#define HCLGE_CORE_RESET_BIT\t\t1\n#define HCLGE_IMP_RESET_BIT\t\t2\n#define HCLGE_RESET_INT_M\t\tGENMASK(7, 5)\n#define HCLGE_FUN_RST_ING\t\t0x20C00\n#define HCLGE_FUN_RST_ING_B\t\t0\n\n \n#define HCLGE_VECTOR0_REG_PTP_INT_B\t0\n#define HCLGE_VECTOR0_GLOBALRESET_INT_B\t5\n#define HCLGE_VECTOR0_CORERESET_INT_B\t6\n#define HCLGE_VECTOR0_IMPRESET_INT_B\t7\n\n \n#define HCLGE_VECTOR0_CMDQ_SRC_REG\t0x27100\n \n#define HCLGE_VECTOR0_RX_CMDQ_INT_B\t1\n\n#define HCLGE_VECTOR0_IMP_RESET_INT_B\t1\n#define HCLGE_VECTOR0_IMP_CMDQ_ERR_B\t4U\n#define HCLGE_VECTOR0_IMP_RD_POISON_B\t5U\n#define HCLGE_VECTOR0_ALL_MSIX_ERR_B\t6U\n#define HCLGE_TRIGGER_IMP_RESET_B\t7U\n\n#define HCLGE_TQP_MEM_SIZE\t\t0x10000\n#define HCLGE_MEM_BAR\t\t\t4\n \n#define HCLGE_NIC_MEM_OFFSET(hdev)\t\\\n\t(pci_resource_len((hdev)->pdev, HCLGE_MEM_BAR) >> 1)\n#define HCLGE_TQP_MEM_OFFSET(hdev, i)\t\\\n\t(HCLGE_NIC_MEM_OFFSET(hdev) + HCLGE_TQP_MEM_SIZE * (i))\n\n#define HCLGE_MAC_DEFAULT_FRAME \\\n\t(ETH_HLEN + ETH_FCS_LEN + 2 * VLAN_HLEN + ETH_DATA_LEN)\n#define HCLGE_MAC_MIN_FRAME\t\t64\n#define HCLGE_MAC_MAX_FRAME\t\t9728\n\n#define HCLGE_SUPPORT_1G_BIT\t\tBIT(0)\n#define HCLGE_SUPPORT_10G_BIT\t\tBIT(1)\n#define HCLGE_SUPPORT_25G_BIT\t\tBIT(2)\n#define HCLGE_SUPPORT_50G_BIT\t\tBIT(3)\n#define HCLGE_SUPPORT_100G_BIT\t\tBIT(4)\n \n#define HCLGE_SUPPORT_40G_BIT\t\tBIT(5)\n#define HCLGE_SUPPORT_100M_BIT\t\tBIT(6)\n#define HCLGE_SUPPORT_10M_BIT\t\tBIT(7)\n#define HCLGE_SUPPORT_200G_BIT\t\tBIT(8)\n#define HCLGE_SUPPORT_GE \\\n\t(HCLGE_SUPPORT_1G_BIT | HCLGE_SUPPORT_100M_BIT | HCLGE_SUPPORT_10M_BIT)\n\nenum HCLGE_DEV_STATE {\n\tHCLGE_STATE_REINITING,\n\tHCLGE_STATE_DOWN,\n\tHCLGE_STATE_DISABLED,\n\tHCLGE_STATE_REMOVING,\n\tHCLGE_STATE_NIC_REGISTERED,\n\tHCLGE_STATE_ROCE_REGISTERED,\n\tHCLGE_STATE_SERVICE_INITED,\n\tHCLGE_STATE_RST_SERVICE_SCHED,\n\tHCLGE_STATE_RST_HANDLING,\n\tHCLGE_STATE_MBX_SERVICE_SCHED,\n\tHCLGE_STATE_MBX_HANDLING,\n\tHCLGE_STATE_ERR_SERVICE_SCHED,\n\tHCLGE_STATE_STATISTICS_UPDATING,\n\tHCLGE_STATE_LINK_UPDATING,\n\tHCLGE_STATE_RST_FAIL,\n\tHCLGE_STATE_FD_TBL_CHANGED,\n\tHCLGE_STATE_FD_CLEAR_ALL,\n\tHCLGE_STATE_FD_USER_DEF_CHANGED,\n\tHCLGE_STATE_PTP_EN,\n\tHCLGE_STATE_PTP_TX_HANDLING,\n\tHCLGE_STATE_FEC_STATS_UPDATING,\n\tHCLGE_STATE_MAX\n};\n\nenum hclge_evt_cause {\n\tHCLGE_VECTOR0_EVENT_RST,\n\tHCLGE_VECTOR0_EVENT_MBX,\n\tHCLGE_VECTOR0_EVENT_ERR,\n\tHCLGE_VECTOR0_EVENT_PTP,\n\tHCLGE_VECTOR0_EVENT_OTHER,\n};\n\nenum HCLGE_MAC_SPEED {\n\tHCLGE_MAC_SPEED_UNKNOWN = 0,\t\t \n\tHCLGE_MAC_SPEED_10M\t= 10,\t\t \n\tHCLGE_MAC_SPEED_100M\t= 100,\t\t \n\tHCLGE_MAC_SPEED_1G\t= 1000,\t\t \n\tHCLGE_MAC_SPEED_10G\t= 10000,\t \n\tHCLGE_MAC_SPEED_25G\t= 25000,\t \n\tHCLGE_MAC_SPEED_40G\t= 40000,\t \n\tHCLGE_MAC_SPEED_50G\t= 50000,\t \n\tHCLGE_MAC_SPEED_100G\t= 100000,\t \n\tHCLGE_MAC_SPEED_200G\t= 200000\t \n};\n\nenum HCLGE_MAC_DUPLEX {\n\tHCLGE_MAC_HALF,\n\tHCLGE_MAC_FULL\n};\n\n#define QUERY_SFP_SPEED\t\t0\n#define QUERY_ACTIVE_SPEED\t1\n\nstruct hclge_wol_info {\n\tu32 wol_support_mode;  \n\tu32 wol_current_mode;\n\tu8 wol_sopass[SOPASS_MAX];\n\tu8 wol_sopass_size;\n};\n\nstruct hclge_mac {\n\tu8 mac_id;\n\tu8 phy_addr;\n\tu8 flag;\n\tu8 media_type;\t \n\tu8 mac_addr[ETH_ALEN];\n\tu8 autoneg;\n\tu8 duplex;\n\tu8 support_autoneg;\n\tu8 speed_type;\t \n\tu8 lane_num;\n\tu32 speed;\n\tu32 max_speed;\n\tu32 speed_ability;  \n\tu32 module_type;  \n\tu32 fec_mode;  \n\tu32 user_fec_mode;\n\tu32 fec_ability;\n\tint link;\t \n\tstruct hclge_wol_info wol;\n\tstruct phy_device *phydev;\n\tstruct mii_bus *mdio_bus;\n\tphy_interface_t phy_if;\n\t__ETHTOOL_DECLARE_LINK_MODE_MASK(supported);\n\t__ETHTOOL_DECLARE_LINK_MODE_MASK(advertising);\n};\n\nstruct hclge_hw {\n\tstruct hclge_comm_hw hw;\n\tstruct hclge_mac mac;\n\tint num_vec;\n};\n\nenum hclge_fc_mode {\n\tHCLGE_FC_NONE,\n\tHCLGE_FC_RX_PAUSE,\n\tHCLGE_FC_TX_PAUSE,\n\tHCLGE_FC_FULL,\n\tHCLGE_FC_PFC,\n\tHCLGE_FC_DEFAULT\n};\n\n#define HCLGE_FILTER_TYPE_VF\t\t0\n#define HCLGE_FILTER_TYPE_PORT\t\t1\n#define HCLGE_FILTER_FE_EGRESS_V1_B\tBIT(0)\n#define HCLGE_FILTER_FE_NIC_INGRESS_B\tBIT(0)\n#define HCLGE_FILTER_FE_NIC_EGRESS_B\tBIT(1)\n#define HCLGE_FILTER_FE_ROCE_INGRESS_B\tBIT(2)\n#define HCLGE_FILTER_FE_ROCE_EGRESS_B\tBIT(3)\n#define HCLGE_FILTER_FE_EGRESS\t\t(HCLGE_FILTER_FE_NIC_EGRESS_B \\\n\t\t\t\t\t| HCLGE_FILTER_FE_ROCE_EGRESS_B)\n#define HCLGE_FILTER_FE_INGRESS\t\t(HCLGE_FILTER_FE_NIC_INGRESS_B \\\n\t\t\t\t\t| HCLGE_FILTER_FE_ROCE_INGRESS_B)\n\nenum hclge_vlan_fltr_cap {\n\tHCLGE_VLAN_FLTR_DEF,\n\tHCLGE_VLAN_FLTR_CAN_MDF,\n};\nenum hclge_link_fail_code {\n\tHCLGE_LF_NORMAL,\n\tHCLGE_LF_REF_CLOCK_LOST,\n\tHCLGE_LF_XSFP_TX_DISABLE,\n\tHCLGE_LF_XSFP_ABSENT,\n};\n\n#define HCLGE_LINK_STATUS_DOWN 0\n#define HCLGE_LINK_STATUS_UP   1\n\n#define HCLGE_PG_NUM\t\t4\n#define HCLGE_SCH_MODE_SP\t0\n#define HCLGE_SCH_MODE_DWRR\t1\nstruct hclge_pg_info {\n\tu8 pg_id;\n\tu8 pg_sch_mode;\t\t \n\tu8 tc_bit_map;\n\tu32 bw_limit;\n\tu8 tc_dwrr[HNAE3_MAX_TC];\n};\n\nstruct hclge_tc_info {\n\tu8 tc_id;\n\tu8 tc_sch_mode;\t\t \n\tu8 pgid;\n\tu32 bw_limit;\n};\n\nstruct hclge_cfg {\n\tu8 tc_num;\n\tu8 vlan_fliter_cap;\n\tu16 tqp_desc_num;\n\tu16 rx_buf_len;\n\tu16 vf_rss_size_max;\n\tu16 pf_rss_size_max;\n\tu8 phy_addr;\n\tu8 media_type;\n\tu8 mac_addr[ETH_ALEN];\n\tu8 default_speed;\n\tu32 numa_node_map;\n\tu32 tx_spare_buf_size;\n\tu16 speed_ability;\n\tu16 umv_space;\n};\n\nstruct hclge_tm_info {\n\tu8 num_tc;\n\tu8 num_pg;       \n\tu8 pg_dwrr[HCLGE_PG_NUM];\n\tu8 prio_tc[HNAE3_MAX_USER_PRIO];\n\tstruct hclge_pg_info pg_info[HCLGE_PG_NUM];\n\tstruct hclge_tc_info tc_info[HNAE3_MAX_TC];\n\tenum hclge_fc_mode fc_mode;\n\tu8 hw_pfc_map;  \n\tu8 pfc_en;\t \n};\n\n \n#define HCLGE_MAC_STATS_MAX_NUM_V1\t\t87\n#define HCLGE_MAC_STATS_MAX_NUM_V2\t\t105\n\nstruct hclge_comm_stats_str {\n\tchar desc[ETH_GSTRING_LEN];\n\tu32 stats_num;\n\tunsigned long offset;\n};\n\n \nstruct hclge_mac_stats {\n\tu64 mac_tx_mac_pause_num;\n\tu64 mac_rx_mac_pause_num;\n\tu64 rsv0;\n\tu64 mac_tx_pfc_pri0_pkt_num;\n\tu64 mac_tx_pfc_pri1_pkt_num;\n\tu64 mac_tx_pfc_pri2_pkt_num;\n\tu64 mac_tx_pfc_pri3_pkt_num;\n\tu64 mac_tx_pfc_pri4_pkt_num;\n\tu64 mac_tx_pfc_pri5_pkt_num;\n\tu64 mac_tx_pfc_pri6_pkt_num;\n\tu64 mac_tx_pfc_pri7_pkt_num;\n\tu64 mac_rx_pfc_pri0_pkt_num;\n\tu64 mac_rx_pfc_pri1_pkt_num;\n\tu64 mac_rx_pfc_pri2_pkt_num;\n\tu64 mac_rx_pfc_pri3_pkt_num;\n\tu64 mac_rx_pfc_pri4_pkt_num;\n\tu64 mac_rx_pfc_pri5_pkt_num;\n\tu64 mac_rx_pfc_pri6_pkt_num;\n\tu64 mac_rx_pfc_pri7_pkt_num;\n\tu64 mac_tx_total_pkt_num;\n\tu64 mac_tx_total_oct_num;\n\tu64 mac_tx_good_pkt_num;\n\tu64 mac_tx_bad_pkt_num;\n\tu64 mac_tx_good_oct_num;\n\tu64 mac_tx_bad_oct_num;\n\tu64 mac_tx_uni_pkt_num;\n\tu64 mac_tx_multi_pkt_num;\n\tu64 mac_tx_broad_pkt_num;\n\tu64 mac_tx_undersize_pkt_num;\n\tu64 mac_tx_oversize_pkt_num;\n\tu64 mac_tx_64_oct_pkt_num;\n\tu64 mac_tx_65_127_oct_pkt_num;\n\tu64 mac_tx_128_255_oct_pkt_num;\n\tu64 mac_tx_256_511_oct_pkt_num;\n\tu64 mac_tx_512_1023_oct_pkt_num;\n\tu64 mac_tx_1024_1518_oct_pkt_num;\n\tu64 mac_tx_1519_2047_oct_pkt_num;\n\tu64 mac_tx_2048_4095_oct_pkt_num;\n\tu64 mac_tx_4096_8191_oct_pkt_num;\n\tu64 rsv1;\n\tu64 mac_tx_8192_9216_oct_pkt_num;\n\tu64 mac_tx_9217_12287_oct_pkt_num;\n\tu64 mac_tx_12288_16383_oct_pkt_num;\n\tu64 mac_tx_1519_max_good_oct_pkt_num;\n\tu64 mac_tx_1519_max_bad_oct_pkt_num;\n\n\tu64 mac_rx_total_pkt_num;\n\tu64 mac_rx_total_oct_num;\n\tu64 mac_rx_good_pkt_num;\n\tu64 mac_rx_bad_pkt_num;\n\tu64 mac_rx_good_oct_num;\n\tu64 mac_rx_bad_oct_num;\n\tu64 mac_rx_uni_pkt_num;\n\tu64 mac_rx_multi_pkt_num;\n\tu64 mac_rx_broad_pkt_num;\n\tu64 mac_rx_undersize_pkt_num;\n\tu64 mac_rx_oversize_pkt_num;\n\tu64 mac_rx_64_oct_pkt_num;\n\tu64 mac_rx_65_127_oct_pkt_num;\n\tu64 mac_rx_128_255_oct_pkt_num;\n\tu64 mac_rx_256_511_oct_pkt_num;\n\tu64 mac_rx_512_1023_oct_pkt_num;\n\tu64 mac_rx_1024_1518_oct_pkt_num;\n\tu64 mac_rx_1519_2047_oct_pkt_num;\n\tu64 mac_rx_2048_4095_oct_pkt_num;\n\tu64 mac_rx_4096_8191_oct_pkt_num;\n\tu64 rsv2;\n\tu64 mac_rx_8192_9216_oct_pkt_num;\n\tu64 mac_rx_9217_12287_oct_pkt_num;\n\tu64 mac_rx_12288_16383_oct_pkt_num;\n\tu64 mac_rx_1519_max_good_oct_pkt_num;\n\tu64 mac_rx_1519_max_bad_oct_pkt_num;\n\n\tu64 mac_tx_fragment_pkt_num;\n\tu64 mac_tx_undermin_pkt_num;\n\tu64 mac_tx_jabber_pkt_num;\n\tu64 mac_tx_err_all_pkt_num;\n\tu64 mac_tx_from_app_good_pkt_num;\n\tu64 mac_tx_from_app_bad_pkt_num;\n\tu64 mac_rx_fragment_pkt_num;\n\tu64 mac_rx_undermin_pkt_num;\n\tu64 mac_rx_jabber_pkt_num;\n\tu64 mac_rx_fcs_err_pkt_num;\n\tu64 mac_rx_send_app_good_pkt_num;\n\tu64 mac_rx_send_app_bad_pkt_num;\n\tu64 mac_tx_pfc_pause_pkt_num;\n\tu64 mac_rx_pfc_pause_pkt_num;\n\tu64 mac_tx_ctrl_pkt_num;\n\tu64 mac_rx_ctrl_pkt_num;\n\n\t \n\tu64 mac_tx_pfc_pri0_xoff_time;\n\tu64 mac_tx_pfc_pri1_xoff_time;\n\tu64 mac_tx_pfc_pri2_xoff_time;\n\tu64 mac_tx_pfc_pri3_xoff_time;\n\tu64 mac_tx_pfc_pri4_xoff_time;\n\tu64 mac_tx_pfc_pri5_xoff_time;\n\tu64 mac_tx_pfc_pri6_xoff_time;\n\tu64 mac_tx_pfc_pri7_xoff_time;\n\tu64 mac_rx_pfc_pri0_xoff_time;\n\tu64 mac_rx_pfc_pri1_xoff_time;\n\tu64 mac_rx_pfc_pri2_xoff_time;\n\tu64 mac_rx_pfc_pri3_xoff_time;\n\tu64 mac_rx_pfc_pri4_xoff_time;\n\tu64 mac_rx_pfc_pri5_xoff_time;\n\tu64 mac_rx_pfc_pri6_xoff_time;\n\tu64 mac_rx_pfc_pri7_xoff_time;\n\n\t \n\tu64 mac_tx_pause_xoff_time;\n\tu64 mac_rx_pause_xoff_time;\n};\n\n#define HCLGE_STATS_TIMER_INTERVAL\t300UL\n\n \n#define HCLGE_FEC_STATS_MAX_LANES\t8\nstruct hclge_fec_stats {\n\t \n\tu64 rs_corr_blocks;\n\tu64 rs_uncorr_blocks;\n\tu64 rs_error_blocks;\n\t \n\tu64 base_r_lane_num;\n\tu64 base_r_corr_blocks;\n\tu64 base_r_uncorr_blocks;\n\tunion {\n\t\tstruct {\n\t\t\tu64 base_r_corr_per_lanes[HCLGE_FEC_STATS_MAX_LANES];\n\t\t\tu64 base_r_uncorr_per_lanes[HCLGE_FEC_STATS_MAX_LANES];\n\t\t};\n\t\tu64 per_lanes[HCLGE_FEC_STATS_MAX_LANES * 2];\n\t};\n};\n\nstruct hclge_vlan_type_cfg {\n\tu16 rx_ot_fst_vlan_type;\n\tu16 rx_ot_sec_vlan_type;\n\tu16 rx_in_fst_vlan_type;\n\tu16 rx_in_sec_vlan_type;\n\tu16 tx_ot_vlan_type;\n\tu16 tx_in_vlan_type;\n};\n\nenum HCLGE_FD_MODE {\n\tHCLGE_FD_MODE_DEPTH_2K_WIDTH_400B_STAGE_1,\n\tHCLGE_FD_MODE_DEPTH_1K_WIDTH_400B_STAGE_2,\n\tHCLGE_FD_MODE_DEPTH_4K_WIDTH_200B_STAGE_1,\n\tHCLGE_FD_MODE_DEPTH_2K_WIDTH_200B_STAGE_2,\n};\n\nenum HCLGE_FD_KEY_TYPE {\n\tHCLGE_FD_KEY_BASE_ON_PTYPE,\n\tHCLGE_FD_KEY_BASE_ON_TUPLE,\n};\n\nenum HCLGE_FD_STAGE {\n\tHCLGE_FD_STAGE_1,\n\tHCLGE_FD_STAGE_2,\n\tMAX_STAGE_NUM,\n};\n\n \nenum HCLGE_FD_TUPLE {\n\tOUTER_DST_MAC,\n\tOUTER_SRC_MAC,\n\tOUTER_VLAN_TAG_FST,\n\tOUTER_VLAN_TAG_SEC,\n\tOUTER_ETH_TYPE,\n\tOUTER_L2_RSV,\n\tOUTER_IP_TOS,\n\tOUTER_IP_PROTO,\n\tOUTER_SRC_IP,\n\tOUTER_DST_IP,\n\tOUTER_L3_RSV,\n\tOUTER_SRC_PORT,\n\tOUTER_DST_PORT,\n\tOUTER_L4_RSV,\n\tOUTER_TUN_VNI,\n\tOUTER_TUN_FLOW_ID,\n\tINNER_DST_MAC,\n\tINNER_SRC_MAC,\n\tINNER_VLAN_TAG_FST,\n\tINNER_VLAN_TAG_SEC,\n\tINNER_ETH_TYPE,\n\tINNER_L2_RSV,\n\tINNER_IP_TOS,\n\tINNER_IP_PROTO,\n\tINNER_SRC_IP,\n\tINNER_DST_IP,\n\tINNER_L3_RSV,\n\tINNER_SRC_PORT,\n\tINNER_DST_PORT,\n\tINNER_L4_RSV,\n\tMAX_TUPLE,\n};\n\n#define HCLGE_FD_TUPLE_USER_DEF_TUPLES \\\n\t(BIT(INNER_L2_RSV) | BIT(INNER_L3_RSV) | BIT(INNER_L4_RSV))\n\nenum HCLGE_FD_META_DATA {\n\tPACKET_TYPE_ID,\n\tIP_FRAGEMENT,\n\tROCE_TYPE,\n\tNEXT_KEY,\n\tVLAN_NUMBER,\n\tSRC_VPORT,\n\tDST_VPORT,\n\tTUNNEL_PACKET,\n\tMAX_META_DATA,\n};\n\nenum HCLGE_FD_KEY_OPT {\n\tKEY_OPT_U8,\n\tKEY_OPT_LE16,\n\tKEY_OPT_LE32,\n\tKEY_OPT_MAC,\n\tKEY_OPT_IP,\n\tKEY_OPT_VNI,\n};\n\nstruct key_info {\n\tu8 key_type;\n\tu8 key_length;  \n\tenum HCLGE_FD_KEY_OPT key_opt;\n\tint offset;\n\tint moffset;\n};\n\n#define MAX_KEY_LENGTH\t400\n#define MAX_KEY_DWORDS\tDIV_ROUND_UP(MAX_KEY_LENGTH / 8, 4)\n#define MAX_KEY_BYTES\t(MAX_KEY_DWORDS * 4)\n#define MAX_META_DATA_LENGTH\t32\n\n#define HCLGE_FD_MAX_USER_DEF_OFFSET\t9000\n#define HCLGE_FD_USER_DEF_DATA\t\tGENMASK(15, 0)\n#define HCLGE_FD_USER_DEF_OFFSET\tGENMASK(15, 0)\n#define HCLGE_FD_USER_DEF_OFFSET_UNMASK\tGENMASK(15, 0)\n\n \n#define MAX_FD_FILTER_NUM\t4096\n#define HCLGE_ARFS_EXPIRE_INTERVAL\t5UL\n\n#define hclge_read_dev(a, reg) \\\n\thclge_comm_read_reg((a)->hw.io_base, reg)\n#define hclge_write_dev(a, reg, value) \\\n\thclge_comm_write_reg((a)->hw.io_base, reg, value)\n\nenum HCLGE_FD_ACTIVE_RULE_TYPE {\n\tHCLGE_FD_RULE_NONE,\n\tHCLGE_FD_ARFS_ACTIVE,\n\tHCLGE_FD_EP_ACTIVE,\n\tHCLGE_FD_TC_FLOWER_ACTIVE,\n};\n\nenum HCLGE_FD_PACKET_TYPE {\n\tNIC_PACKET,\n\tROCE_PACKET,\n};\n\nenum HCLGE_FD_ACTION {\n\tHCLGE_FD_ACTION_SELECT_QUEUE,\n\tHCLGE_FD_ACTION_DROP_PACKET,\n\tHCLGE_FD_ACTION_SELECT_TC,\n};\n\nenum HCLGE_FD_NODE_STATE {\n\tHCLGE_FD_TO_ADD,\n\tHCLGE_FD_TO_DEL,\n\tHCLGE_FD_ACTIVE,\n\tHCLGE_FD_DELETED,\n};\n\nenum HCLGE_FD_USER_DEF_LAYER {\n\tHCLGE_FD_USER_DEF_NONE,\n\tHCLGE_FD_USER_DEF_L2,\n\tHCLGE_FD_USER_DEF_L3,\n\tHCLGE_FD_USER_DEF_L4,\n};\n\n#define HCLGE_FD_USER_DEF_LAYER_NUM 3\nstruct hclge_fd_user_def_cfg {\n\tu16 ref_cnt;\n\tu16 offset;\n};\n\nstruct hclge_fd_user_def_info {\n\tenum HCLGE_FD_USER_DEF_LAYER layer;\n\tu16 data;\n\tu16 data_mask;\n\tu16 offset;\n};\n\nstruct hclge_fd_key_cfg {\n\tu8 key_sel;\n\tu8 inner_sipv6_word_en;\n\tu8 inner_dipv6_word_en;\n\tu8 outer_sipv6_word_en;\n\tu8 outer_dipv6_word_en;\n\tu32 tuple_active;\n\tu32 meta_data_active;\n};\n\nstruct hclge_fd_cfg {\n\tu8 fd_mode;\n\tu16 max_key_length;  \n\tu32 rule_num[MAX_STAGE_NUM];  \n\tu16 cnt_num[MAX_STAGE_NUM];  \n\tstruct hclge_fd_key_cfg key_cfg[MAX_STAGE_NUM];\n\tstruct hclge_fd_user_def_cfg user_def_cfg[HCLGE_FD_USER_DEF_LAYER_NUM];\n};\n\n#define IPV4_INDEX\t3\n#define IPV6_SIZE\t4\nstruct hclge_fd_rule_tuples {\n\tu8 src_mac[ETH_ALEN];\n\tu8 dst_mac[ETH_ALEN];\n\t \n\tu32 src_ip[IPV6_SIZE];\n\tu32 dst_ip[IPV6_SIZE];\n\tu16 src_port;\n\tu16 dst_port;\n\tu16 vlan_tag1;\n\tu16 ether_proto;\n\tu16 l2_user_def;\n\tu16 l3_user_def;\n\tu32 l4_user_def;\n\tu8 ip_tos;\n\tu8 ip_proto;\n};\n\nstruct hclge_fd_rule {\n\tstruct hlist_node rule_node;\n\tstruct hclge_fd_rule_tuples tuples;\n\tstruct hclge_fd_rule_tuples tuples_mask;\n\tu32 unused_tuple;\n\tu32 flow_type;\n\tunion {\n\t\tstruct {\n\t\t\tunsigned long cookie;\n\t\t\tu8 tc;\n\t\t} cls_flower;\n\t\tstruct {\n\t\t\tu16 flow_id;  \n\t\t} arfs;\n\t\tstruct {\n\t\t\tstruct hclge_fd_user_def_info user_def;\n\t\t} ep;\n\t};\n\tu16 queue_id;\n\tu16 vf_id;\n\tu16 location;\n\tenum HCLGE_FD_ACTIVE_RULE_TYPE rule_type;\n\tenum HCLGE_FD_NODE_STATE state;\n\tu8 action;\n};\n\nstruct hclge_fd_ad_data {\n\tu16 ad_id;\n\tu8 drop_packet;\n\tu8 forward_to_direct_queue;\n\tu16 queue_id;\n\tu8 use_counter;\n\tu8 counter_id;\n\tu8 use_next_stage;\n\tu8 write_rule_id_to_bd;\n\tu8 next_input_key;\n\tu16 rule_id;\n\tu16 tc_size;\n\tu8 override_tc;\n};\n\nenum HCLGE_MAC_NODE_STATE {\n\tHCLGE_MAC_TO_ADD,\n\tHCLGE_MAC_TO_DEL,\n\tHCLGE_MAC_ACTIVE\n};\n\nstruct hclge_mac_node {\n\tstruct list_head node;\n\tenum HCLGE_MAC_NODE_STATE state;\n\tu8 mac_addr[ETH_ALEN];\n};\n\nenum HCLGE_MAC_ADDR_TYPE {\n\tHCLGE_MAC_ADDR_UC,\n\tHCLGE_MAC_ADDR_MC\n};\n\nstruct hclge_vport_vlan_cfg {\n\tstruct list_head node;\n\tint hd_tbl_status;\n\tu16 vlan_id;\n};\n\nstruct hclge_rst_stats {\n\tu32 reset_done_cnt;\t \n\tu32 hw_reset_done_cnt;\t \n\tu32 pf_rst_cnt;\t\t \n\tu32 flr_rst_cnt;\t \n\tu32 global_rst_cnt;\t \n\tu32 imp_rst_cnt;\t \n\tu32 reset_cnt;\t\t \n\tu32 reset_fail_cnt;\t \n};\n\n \nstruct hclge_mac_tnl_stats {\n\tu64 time;\n\tu32 status;\n};\n\n#define HCLGE_RESET_INTERVAL\t(10 * HZ)\n#define HCLGE_WAIT_RESET_DONE\t100\n\n#pragma pack(1)\nstruct hclge_vf_vlan_cfg {\n\tu8 mbx_cmd;\n\tu8 subcode;\n\tunion {\n\t\tstruct {\n\t\t\tu8 is_kill;\n\t\t\t__le16 vlan;\n\t\t\t__le16 proto;\n\t\t};\n\t\tu8 enable;\n\t};\n};\n\n#pragma pack()\n\n \n#define calc_x(x, k, v) ((x) = ~(k) & (v))\n#define calc_y(y, k, v) ((y) = (k) & (v))\n\n#define HCLGE_MAC_STATS_FIELD_OFF(f) (offsetof(struct hclge_mac_stats, f))\n#define HCLGE_STATS_READ(p, offset) (*(u64 *)((u8 *)(p) + (offset)))\n\n#define HCLGE_MAC_TNL_LOG_SIZE\t8\n#define HCLGE_VPORT_NUM 256\nstruct hclge_dev {\n\tstruct pci_dev *pdev;\n\tstruct hnae3_ae_dev *ae_dev;\n\tstruct hclge_hw hw;\n\tstruct hclge_misc_vector misc_vector;\n\tstruct hclge_mac_stats mac_stats;\n\tstruct hclge_fec_stats fec_stats;\n\tunsigned long state;\n\tunsigned long flr_state;\n\tunsigned long last_reset_time;\n\n\tenum hnae3_reset_type reset_type;\n\tenum hnae3_reset_type reset_level;\n\tunsigned long default_reset_request;\n\tunsigned long reset_request;\t \n\tunsigned long reset_pending;\t \n\tstruct hclge_rst_stats rst_stats;\n\tstruct semaphore reset_sem;\t \n\tu32 fw_version;\n\tu16 num_tqps;\t\t\t \n\tu16 num_req_vfs;\t\t \n\n\tu16 base_tqp_pid;\t \n\tu16 alloc_rss_size;\t\t \n\tu16 vf_rss_size_max;\t\t \n\tu16 pf_rss_size_max;\t\t \n\tu32 tx_spare_buf_size;\t\t \n\n\tu16 fdir_pf_filter_count;  \n\tu16 num_alloc_vport;\t\t \n\tu32 numa_node_mask;\n\tu16 rx_buf_len;\n\tu16 num_tx_desc;\t\t \n\tu16 num_rx_desc;\t\t \n\tu8 hw_tc_map;\n\tenum hclge_fc_mode fc_mode_last_time;\n\tu8 support_sfp_query;\n\n#define HCLGE_FLAG_TC_BASE_SCH_MODE\t\t1\n#define HCLGE_FLAG_VNET_BASE_SCH_MODE\t\t2\n\tu8 tx_sch_mode;\n\tu8 tc_max;\n\tu8 pfc_max;\n\n\tu8 default_up;\n\tu8 dcbx_cap;\n\tstruct hclge_tm_info tm_info;\n\n\tu16 num_msi;\n\tu16 num_msi_left;\n\tu16 num_msi_used;\n\tu16 *vector_status;\n\tint *vector_irq;\n\tu16 num_nic_msi;\t \n\tu16 num_roce_msi;\t \n\n\tunsigned long service_timer_period;\n\tunsigned long service_timer_previous;\n\tstruct timer_list reset_timer;\n\tstruct delayed_work service_task;\n\n\tbool cur_promisc;\n\tint num_alloc_vfs;\t \n\n\tstruct hclge_comm_tqp *htqp;\n\tstruct hclge_vport *vport;\n\n\tstruct dentry *hclge_dbgfs;\n\n\tstruct hnae3_client *nic_client;\n\tstruct hnae3_client *roce_client;\n\n#define HCLGE_FLAG_MAIN\t\t\tBIT(0)\n#define HCLGE_FLAG_DCB_CAPABLE\t\tBIT(1)\n\tu32 flag;\n\n\tu32 pkt_buf_size;  \n\tu32 tx_buf_size;  \n\tu32 dv_buf_size;  \n\n\tu32 mps;  \n\t \n\tstruct mutex vport_lock;\n\n\tstruct hclge_vlan_type_cfg vlan_type_cfg;\n\n\tunsigned long vlan_table[VLAN_N_VID][BITS_TO_LONGS(HCLGE_VPORT_NUM)];\n\tunsigned long vf_vlan_full[BITS_TO_LONGS(HCLGE_VPORT_NUM)];\n\n\tunsigned long vport_config_block[BITS_TO_LONGS(HCLGE_VPORT_NUM)];\n\n\tstruct hclge_fd_cfg fd_cfg;\n\tstruct hlist_head fd_rule_list;\n\tspinlock_t fd_rule_lock;  \n\tu16 hclge_fd_rule_num;\n\tunsigned long serv_processed_cnt;\n\tunsigned long last_serv_processed;\n\tunsigned long last_rst_scheduled;\n\tunsigned long last_mbx_scheduled;\n\tunsigned long fd_bmap[BITS_TO_LONGS(MAX_FD_FILTER_NUM)];\n\tenum HCLGE_FD_ACTIVE_RULE_TYPE fd_active_type;\n\tu8 fd_en;\n\tbool gro_en;\n\n\tu16 wanted_umv_size;\n\t \n\tu16 max_umv_size;\n\t \n\tu16 priv_umv_size;\n\t \n\tu16 share_umv_size;\n\t \n\tu16 used_mc_mac_num;\n\n\tDECLARE_KFIFO(mac_tnl_log, struct hclge_mac_tnl_stats,\n\t\t      HCLGE_MAC_TNL_LOG_SIZE);\n\n\tstruct hclge_ptp *ptp;\n\tstruct devlink *devlink;\n\tstruct hclge_comm_rss_cfg rss_cfg;\n};\n\n \nstruct hclge_tx_vtag_cfg {\n\tbool accept_tag1;\t \n\tbool accept_untag1;\t \n\tbool accept_tag2;\n\tbool accept_untag2;\n\tbool insert_tag1_en;\t \n\tbool insert_tag2_en;\t \n\tu16  default_tag1;\t \n\tu16  default_tag2;\t \n\tbool tag_shift_mode_en;\n};\n\n \nstruct hclge_rx_vtag_cfg {\n\tbool rx_vlan_offload_en;  \n\tbool strip_tag1_en;\t  \n\tbool strip_tag2_en;\t  \n\tbool vlan1_vlan_prionly;  \n\tbool vlan2_vlan_prionly;  \n\tbool strip_tag1_discard_en;  \n\tbool strip_tag2_discard_en;  \n};\n\nenum HCLGE_VPORT_STATE {\n\tHCLGE_VPORT_STATE_ALIVE,\n\tHCLGE_VPORT_STATE_MAC_TBL_CHANGE,\n\tHCLGE_VPORT_STATE_PROMISC_CHANGE,\n\tHCLGE_VPORT_STATE_VLAN_FLTR_CHANGE,\n\tHCLGE_VPORT_STATE_INITED,\n\tHCLGE_VPORT_STATE_MAX\n};\n\nenum HCLGE_VPORT_NEED_NOTIFY {\n\tHCLGE_VPORT_NEED_NOTIFY_RESET,\n\tHCLGE_VPORT_NEED_NOTIFY_VF_VLAN,\n};\n\nstruct hclge_vlan_info {\n\tu16 vlan_proto;  \n\tu16 qos;\n\tu16 vlan_tag;\n};\n\nstruct hclge_port_base_vlan_config {\n\tu16 state;\n\tbool tbl_sta;\n\tstruct hclge_vlan_info vlan_info;\n\tstruct hclge_vlan_info old_vlan_info;\n};\n\nstruct hclge_vf_info {\n\tint link_state;\n\tu8 mac[ETH_ALEN];\n\tu32 spoofchk;\n\tu32 max_tx_rate;\n\tu32 trusted;\n\tu8 request_uc_en;\n\tu8 request_mc_en;\n\tu8 request_bc_en;\n};\n\nstruct hclge_vport {\n\tu16 alloc_tqps;\t \n\n\tu16 qs_offset;\n\tu32 bw_limit;\t\t \n\tu8  dwrr;\n\n\tbool req_vlan_fltr_en;\n\tbool cur_vlan_fltr_en;\n\tunsigned long vlan_del_fail_bmap[BITS_TO_LONGS(VLAN_N_VID)];\n\tstruct hclge_port_base_vlan_config port_base_vlan_cfg;\n\tstruct hclge_tx_vtag_cfg  txvlan_cfg;\n\tstruct hclge_rx_vtag_cfg  rxvlan_cfg;\n\n\tu16 used_umv_num;\n\n\tu16 vport_id;\n\tstruct hclge_dev *back;   \n\tstruct hnae3_handle nic;\n\tstruct hnae3_handle roce;\n\n\tunsigned long state;\n\tunsigned long need_notify;\n\tunsigned long last_active_jiffies;\n\tu32 mps;  \n\tstruct hclge_vf_info vf_info;\n\n\tu8 overflow_promisc_flags;\n\tu8 last_promisc_flags;\n\n\tspinlock_t mac_list_lock;  \n\tstruct list_head uc_mac_list;    \n\tstruct list_head mc_mac_list;    \n\n\tstruct list_head vlan_list;      \n};\n\nstruct hclge_speed_bit_map {\n\tu32 speed;\n\tu32 speed_bit;\n};\n\nstruct hclge_mac_speed_map {\n\tu32 speed_drv;  \n\tu32 speed_fw;  \n};\n\nint hclge_set_vport_promisc_mode(struct hclge_vport *vport, bool en_uc_pmc,\n\t\t\t\t bool en_mc_pmc, bool en_bc_pmc);\nint hclge_add_uc_addr_common(struct hclge_vport *vport,\n\t\t\t     const unsigned char *addr);\nint hclge_rm_uc_addr_common(struct hclge_vport *vport,\n\t\t\t    const unsigned char *addr);\nint hclge_add_mc_addr_common(struct hclge_vport *vport,\n\t\t\t     const unsigned char *addr);\nint hclge_rm_mc_addr_common(struct hclge_vport *vport,\n\t\t\t    const unsigned char *addr);\n\nstruct hclge_vport *hclge_get_vport(struct hnae3_handle *handle);\nint hclge_bind_ring_with_vector(struct hclge_vport *vport,\n\t\t\t\tint vector_id, bool en,\n\t\t\t\tstruct hnae3_ring_chain_node *ring_chain);\n\nstatic inline int hclge_get_queue_id(struct hnae3_queue *queue)\n{\n\tstruct hclge_comm_tqp *tqp =\n\t\t\tcontainer_of(queue, struct hclge_comm_tqp, q);\n\n\treturn tqp->index;\n}\n\nint hclge_inform_reset_assert_to_vf(struct hclge_vport *vport);\nint hclge_cfg_mac_speed_dup(struct hclge_dev *hdev, int speed, u8 duplex, u8 lane_num);\nint hclge_set_vlan_filter(struct hnae3_handle *handle, __be16 proto,\n\t\t\t  u16 vlan_id, bool is_kill);\nint hclge_en_hw_strip_rxvtag(struct hnae3_handle *handle, bool enable);\n\nint hclge_buffer_alloc(struct hclge_dev *hdev);\nint hclge_rss_init_hw(struct hclge_dev *hdev);\n\nvoid hclge_mbx_handler(struct hclge_dev *hdev);\nint hclge_reset_tqp(struct hnae3_handle *handle);\nint hclge_cfg_flowctrl(struct hclge_dev *hdev);\nint hclge_func_reset_cmd(struct hclge_dev *hdev, int func_id);\nint hclge_vport_start(struct hclge_vport *vport);\nvoid hclge_vport_stop(struct hclge_vport *vport);\nint hclge_set_vport_mtu(struct hclge_vport *vport, int new_mtu);\nint hclge_dbg_read_cmd(struct hnae3_handle *handle, enum hnae3_dbg_cmd cmd,\n\t\t       char *buf, int len);\nu16 hclge_covert_handle_qid_global(struct hnae3_handle *handle, u16 queue_id);\nint hclge_notify_client(struct hclge_dev *hdev,\n\t\t\tenum hnae3_reset_notify_type type);\nint hclge_update_mac_list(struct hclge_vport *vport,\n\t\t\t  enum HCLGE_MAC_NODE_STATE state,\n\t\t\t  enum HCLGE_MAC_ADDR_TYPE mac_type,\n\t\t\t  const unsigned char *addr);\nint hclge_update_mac_node_for_dev_addr(struct hclge_vport *vport,\n\t\t\t\t       const u8 *old_addr, const u8 *new_addr);\nvoid hclge_rm_vport_all_mac_table(struct hclge_vport *vport, bool is_del_list,\n\t\t\t\t  enum HCLGE_MAC_ADDR_TYPE mac_type);\nvoid hclge_rm_vport_all_vlan_table(struct hclge_vport *vport, bool is_del_list);\nvoid hclge_uninit_vport_vlan_table(struct hclge_dev *hdev);\nvoid hclge_restore_mac_table_common(struct hclge_vport *vport);\nvoid hclge_restore_vport_port_base_vlan_config(struct hclge_dev *hdev);\nvoid hclge_restore_vport_vlan_table(struct hclge_vport *vport);\nint hclge_update_port_base_vlan_cfg(struct hclge_vport *vport, u16 state,\n\t\t\t\t    struct hclge_vlan_info *vlan_info);\nint hclge_push_vf_port_base_vlan_info(struct hclge_vport *vport, u8 vfid,\n\t\t\t\t      u16 state,\n\t\t\t\t      struct hclge_vlan_info *vlan_info);\nvoid hclge_task_schedule(struct hclge_dev *hdev, unsigned long delay_time);\nvoid hclge_report_hw_error(struct hclge_dev *hdev,\n\t\t\t   enum hnae3_hw_error_type type);\nint hclge_dbg_dump_rst_info(struct hclge_dev *hdev, char *buf, int len);\nint hclge_push_vf_link_status(struct hclge_vport *vport);\nint hclge_enable_vport_vlan_filter(struct hclge_vport *vport, bool request_en);\nint hclge_mac_update_stats(struct hclge_dev *hdev);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}