<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\31136\Desktop\camera\cam360\src\bt_servo_ctrl.v<br>
C:\Users\31136\Desktop\camera\cam360\src\cmos_8_16bit.v<br>
C:\Users\31136\Desktop\camera\cam360\src\ddr3_memory_interface\DDR3MI_400M.v<br>
C:\Users\31136\Desktop\camera\cam360\src\downscale_3x_bram.v<br>
C:\Users\31136\Desktop\camera\cam360\src\dual_cam_stream_mux.v<br>
C:\Users\31136\Desktop\camera\cam360\src\dvi_tx\DVI_TX_Top.v<br>
C:\Users\31136\Desktop\camera\cam360\src\fifo_top\video_fifo.v<br>
C:\Users\31136\Desktop\camera\cam360\src\gowin_pll\TMDS_PLL_60HZ.v<br>
C:\Users\31136\Desktop\camera\cam360\src\gowin_pll\gowin_pll_400M.v<br>
C:\Users\31136\Desktop\camera\cam360\src\i2c_master\i2c_config.v<br>
C:\Users\31136\Desktop\camera\cam360\src\i2c_master\i2c_master_bit_ctrl.v<br>
C:\Users\31136\Desktop\camera\cam360\src\i2c_master\i2c_master_byte_ctrl.v<br>
C:\Users\31136\Desktop\camera\cam360\src\i2c_master\i2c_master_defines.v<br>
C:\Users\31136\Desktop\camera\cam360\src\i2c_master\i2c_master_top.v<br>
C:\Users\31136\Desktop\camera\cam360\src\i2c_master\timescale.v<br>
C:\Users\31136\Desktop\camera\cam360\src\lut_ov5640_rgb565_1280_720.v<br>
C:\Users\31136\Desktop\camera\cam360\src\servo_pwm.v<br>
C:\Users\31136\Desktop\camera\cam360\src\syn_gen.v<br>
C:\Users\31136\Desktop\camera\cam360\src\testpattern.v<br>
C:\Users\31136\Desktop\camera\cam360\src\top.v<br>
C:\Users\31136\Desktop\camera\cam360\src\uart_rx.v<br>
C:\Users\31136\Desktop\camera\cam360\src\uart_tx.v<br>
C:\Users\31136\Desktop\camera\cam360\src\vga_timing.v<br>
C:\Users\31136\Desktop\camera\cam360\src\video_frame_buffer\Video_Frame_Buffer_Top.v<br>
C:\Users\31136\Desktop\camera\cam360\src\video_timing_check.v<br>
C:\Users\31136\Desktop\camera\cam360\src\yuv422_to_rgb565.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  6 21:02:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 267.492MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 0.811s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 267.492MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.89s, Elapsed time = 0h 0m 0.883s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.356s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 267.492MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.41s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.159s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 19s, Elapsed time = 0h 0m 19s, Peak memory usage = 267.492MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.875s, Elapsed time = 0h 0m 0.934s, Peak memory usage = 267.492MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 353.547MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 29s, Elapsed time = 0h 0m 29s, Peak memory usage = 353.547MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>152</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>142</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>6393</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>621</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>5618</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6018</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>992</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2195</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2831</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>418</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>418</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>133</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>224</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>208</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6504(6086 LUT, 418 ALU) / 138240</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>6393 / 139095</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>6393 / 139095</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>224 / 340</td>
<td>66%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>c1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>c1_pclk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>c2_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>c2_pclk_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>6</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.703</td>
<td>370.000</td>
<td>0.000</td>
<td>1.351</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>7</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>13.514</td>
<td>74.000</td>
<td>0.000</td>
<td>6.757</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>8</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>106.057(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>149.226(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>c1_pclk</td>
<td>100.000(MHz)</td>
<td>128.991(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>c2_pclk</td>
<td>100.000(MHz)</td>
<td>132.450(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>1115.449(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>74.000(MHz)</td>
<td>71.324(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>161.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>230.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam0_ds/rd_busy_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>229.730</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>230.030</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>435</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>230.442</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vga_timing_m0/active_y_2_s0/CLK</td>
</tr>
<tr>
<td>230.825</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>vga_timing_m0/active_y_2_s0/Q</td>
</tr>
<tr>
<td>231.237</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s3/I0</td>
</tr>
<tr>
<td>231.816</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>232.229</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>232.807</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>233.220</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>233.799</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>234.211</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1640_s1/I1</td>
</tr>
<tr>
<td>234.779</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>n1640_s1/F</td>
</tr>
<tr>
<td>235.191</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1640_s5/I0</td>
</tr>
<tr>
<td>235.770</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>n1640_s5/F</td>
</tr>
<tr>
<td>236.182</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_busy_sync_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>230.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_busy_sync_0_s0/CLK</td>
</tr>
<tr>
<td>230.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_cam0_ds/rd_busy_sync_0_s0</td>
</tr>
<tr>
<td>230.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cam0_ds/rd_busy_sync_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.883, 50.218%; route: 2.475, 43.118%; tC2Q: 0.382, 6.664%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>230.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/rd_busy_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>c1_pclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>229.730</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>230.030</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>435</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>230.442</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vga_timing_m0/active_y_2_s0/CLK</td>
</tr>
<tr>
<td>230.825</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>vga_timing_m0/active_y_2_s0/Q</td>
</tr>
<tr>
<td>231.237</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s3/I0</td>
</tr>
<tr>
<td>231.816</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>232.229</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>232.807</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>233.220</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1852_s5/I1</td>
</tr>
<tr>
<td>233.787</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>n1852_s5/F</td>
</tr>
<tr>
<td>234.200</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1744_s1/I1</td>
</tr>
<tr>
<td>234.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n1744_s1/F</td>
</tr>
<tr>
<td>235.180</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1744_s6/I0</td>
</tr>
<tr>
<td>235.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>n1744_s6/F</td>
</tr>
<tr>
<td>236.171</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam1_ds/rd_busy_sync_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>c1_pclk</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>c1_pclk_ibuf/I</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>c1_pclk_ibuf/O</td>
</tr>
<tr>
<td>230.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam1_ds/rd_busy_sync_0_s0/CLK</td>
</tr>
<tr>
<td>230.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_cam1_ds/rd_busy_sync_0_s0</td>
</tr>
<tr>
<td>230.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cam1_ds/rd_busy_sync_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.871, 50.120%; route: 2.475, 43.203%; tC2Q: 0.382, 6.677%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>230.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam2_ds/rd_busy_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>c2_pclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>229.730</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>230.030</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>435</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>230.442</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vga_timing_m0/active_y_2_s0/CLK</td>
</tr>
<tr>
<td>230.825</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>vga_timing_m0/active_y_2_s0/Q</td>
</tr>
<tr>
<td>231.237</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s3/I0</td>
</tr>
<tr>
<td>231.816</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>232.229</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>232.807</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>233.220</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1852_s5/I1</td>
</tr>
<tr>
<td>233.787</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>n1852_s5/F</td>
</tr>
<tr>
<td>234.200</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n1852_s6/I1</td>
</tr>
<tr>
<td>234.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>n1852_s6/F</td>
</tr>
<tr>
<td>235.180</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam2_ds/rd_busy_sync_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>c2_pclk</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>230.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_cam2_ds/rd_busy_sync_0_s0/CLK</td>
</tr>
<tr>
<td>230.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_cam2_ds/rd_busy_sync_0_s0</td>
</tr>
<tr>
<td>230.314</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_cam2_ds/rd_busy_sync_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.300</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.293, 48.390%; route: 2.062, 43.536%; tC2Q: 0.382, 8.074%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>273.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>270.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_sync_dma_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>270.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>5635</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>270.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vsync_sync_dma_2_s0/CLK</td>
</tr>
<tr>
<td>271.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>vsync_sync_dma_2_s0/Q</td>
</tr>
<tr>
<td>271.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2549_s2/I0</td>
</tr>
<tr>
<td>272.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n2549_s2/F</td>
</tr>
<tr>
<td>272.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/I1</td>
</tr>
<tr>
<td>273.147</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/F</td>
</tr>
<tr>
<td>273.559</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>270.571</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>435</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>270.983</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>270.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>270.884</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.146, 41.437%; route: 1.238, 44.736%; tC2Q: 0.382, 13.827%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>272.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>270.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_sync_dma_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>270.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>5635</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>270.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vsync_sync_dma_2_s0/CLK</td>
</tr>
<tr>
<td>271.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>vsync_sync_dma_2_s0/Q</td>
</tr>
<tr>
<td>271.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2549_s2/I0</td>
</tr>
<tr>
<td>272.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n2549_s2/F</td>
</tr>
<tr>
<td>272.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>270.270</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>270.571</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>435</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>270.983</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>270.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>270.884</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
