
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.79

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.38    0.38 v counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         counter[7] (net)
                  0.08    0.00    0.38 v _250_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.12    0.51 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _211_ (net)
                  0.18    0.00    0.51 ^ _341_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.06    0.09    0.59 v _341_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _007_ (net)
                  0.06    0.00    0.59 v counter[7]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    1.02 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.10    0.00    1.02 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.36    1.38 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.38 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.06    0.19    0.34    1.72 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.72 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.06    0.16    0.25    1.97 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.97 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.30    0.21    2.18 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.30    0.00    2.18 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.12    0.34    0.24    2.42 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.34    0.00    2.42 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.24    2.66 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.66 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.20    0.24    2.90 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.20    0.00    2.90 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.18    3.09 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.06    0.00    3.09 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    1.02 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.10    0.00    1.02 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.36    1.38 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.38 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.06    0.19    0.34    1.72 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.72 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.06    0.16    0.25    1.97 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.97 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.30    0.21    2.18 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.30    0.00    2.18 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.12    0.34    0.24    2.42 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.34    0.00    2.42 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.24    2.66 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.66 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.20    0.24    2.90 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.20    0.00    2.90 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.18    3.09 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.06    0.00    3.09 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                  6.79   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.1198813915252686

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7571

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.26277580857276917

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9747

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ div_counter[14]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 ^ div_counter[14]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.75 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.34    1.09 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    1.34 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.21    1.55 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.24    1.79 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.24    2.03 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.24    2.27 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.18    2.45 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.45 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.45   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.45   data arrival time
---------------------------------------------------------
           7.42   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    0.51 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.09    0.59 v _341_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    0.59 v counter[7]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.59   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.59   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.0862

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.7886

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
219.966302

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.08e-03   2.50e-05   1.48e-08   2.10e-03  62.9%
Combinational          7.89e-04   4.50e-04   4.69e-08   1.24e-03  37.1%
Clock                  0.00e+00   0.00e+00   7.74e-09   7.74e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.87e-03   4.75e-04   6.95e-08   3.34e-03 100.0%
                          85.8%      14.2%       0.0%
