# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../sv-vivado/axi/axi4_lite_master.sv" \
"../../../../../../../sv-vivado/axi/axi4_lite_slave.sv" \
"../../../../../../../sv-vivado/axi/axi4_lite_top.sv" \
"../../../../../../../sv-vivado/axi/axi4_lite_top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
