// Seed: 735713421
module module_0 (
    input supply1 id_0,
    input wor id_1
    , id_38,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10,
    output tri1 id_11,
    input tri1 id_12,
    output tri id_13,
    output tri id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri id_17,
    output supply1 id_18,
    input tri0 id_19,
    output wand id_20,
    output uwire id_21,
    output supply1 id_22,
    output wire id_23,
    input tri0 id_24,
    inout tri1 id_25,
    output wire id_26,
    output supply0 id_27,
    input tri id_28,
    output tri0 id_29,
    input wand id_30,
    output wire id_31,
    input wire id_32,
    input tri0 id_33,
    output wire id_34,
    output wire id_35,
    output tri1 id_36
);
endmodule
module module_1 (
    inout uwire id_0,
    input logic id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output supply1 id_11
);
  always force id_4 = id_1;
  module_0(
      id_5,
      id_0,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_5,
      id_0,
      id_0,
      id_10,
      id_5,
      id_0,
      id_10,
      id_0,
      id_6,
      id_8,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_10,
      id_7,
      id_0,
      id_11,
      id_6,
      id_3,
      id_0,
      id_8,
      id_6,
      id_8,
      id_8,
      id_10,
      id_4,
      id_2
  );
endmodule
