INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/Denmark/University/Semester 4/DDSP/frequency_divider/frequency_divider.srcs/sim_1/new/clock_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider_tb'
