$comment
	File created using the following command:
		vcd file Contador.msim.vcd -direction
$end
$date
	Fri Oct 14 18:28:42 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end
$var wire 1 n testeinA [7] $end
$var wire 1 o testeinA [6] $end
$var wire 1 p testeinA [5] $end
$var wire 1 q testeinA [4] $end
$var wire 1 r testeinA [3] $end
$var wire 1 s testeinA [2] $end
$var wire 1 t testeinA [1] $end
$var wire 1 u testeinA [0] $end
$var wire 1 v testeinB [7] $end
$var wire 1 w testeinB [6] $end
$var wire 1 x testeinB [5] $end
$var wire 1 y testeinB [4] $end
$var wire 1 z testeinB [3] $end
$var wire 1 { testeinB [2] $end
$var wire 1 | testeinB [1] $end
$var wire 1 } testeinB [0] $end

$scope module i1 $end
$var wire 1 ~ gnd $end
$var wire 1 !! vcc $end
$var wire 1 "! unknown $end
$var wire 1 #! devoe $end
$var wire 1 $! devclrn $end
$var wire 1 %! devpor $end
$var wire 1 &! ww_devoe $end
$var wire 1 '! ww_devclrn $end
$var wire 1 (! ww_devpor $end
$var wire 1 )! ww_CLOCK_50 $end
$var wire 1 *! ww_KEY [3] $end
$var wire 1 +! ww_KEY [2] $end
$var wire 1 ,! ww_KEY [1] $end
$var wire 1 -! ww_KEY [0] $end
$var wire 1 .! ww_FPGA_RESET_N $end
$var wire 1 /! ww_SW [9] $end
$var wire 1 0! ww_SW [8] $end
$var wire 1 1! ww_SW [7] $end
$var wire 1 2! ww_SW [6] $end
$var wire 1 3! ww_SW [5] $end
$var wire 1 4! ww_SW [4] $end
$var wire 1 5! ww_SW [3] $end
$var wire 1 6! ww_SW [2] $end
$var wire 1 7! ww_SW [1] $end
$var wire 1 8! ww_SW [0] $end
$var wire 1 9! ww_LEDR [9] $end
$var wire 1 :! ww_LEDR [8] $end
$var wire 1 ;! ww_LEDR [7] $end
$var wire 1 <! ww_LEDR [6] $end
$var wire 1 =! ww_LEDR [5] $end
$var wire 1 >! ww_LEDR [4] $end
$var wire 1 ?! ww_LEDR [3] $end
$var wire 1 @! ww_LEDR [2] $end
$var wire 1 A! ww_LEDR [1] $end
$var wire 1 B! ww_LEDR [0] $end
$var wire 1 C! ww_PC_OUT [8] $end
$var wire 1 D! ww_PC_OUT [7] $end
$var wire 1 E! ww_PC_OUT [6] $end
$var wire 1 F! ww_PC_OUT [5] $end
$var wire 1 G! ww_PC_OUT [4] $end
$var wire 1 H! ww_PC_OUT [3] $end
$var wire 1 I! ww_PC_OUT [2] $end
$var wire 1 J! ww_PC_OUT [1] $end
$var wire 1 K! ww_PC_OUT [0] $end
$var wire 1 L! ww_testeinA [7] $end
$var wire 1 M! ww_testeinA [6] $end
$var wire 1 N! ww_testeinA [5] $end
$var wire 1 O! ww_testeinA [4] $end
$var wire 1 P! ww_testeinA [3] $end
$var wire 1 Q! ww_testeinA [2] $end
$var wire 1 R! ww_testeinA [1] $end
$var wire 1 S! ww_testeinA [0] $end
$var wire 1 T! ww_testeinB [7] $end
$var wire 1 U! ww_testeinB [6] $end
$var wire 1 V! ww_testeinB [5] $end
$var wire 1 W! ww_testeinB [4] $end
$var wire 1 X! ww_testeinB [3] $end
$var wire 1 Y! ww_testeinB [2] $end
$var wire 1 Z! ww_testeinB [1] $end
$var wire 1 [! ww_testeinB [0] $end
$var wire 1 \! ww_HEX0 [6] $end
$var wire 1 ]! ww_HEX0 [5] $end
$var wire 1 ^! ww_HEX0 [4] $end
$var wire 1 _! ww_HEX0 [3] $end
$var wire 1 `! ww_HEX0 [2] $end
$var wire 1 a! ww_HEX0 [1] $end
$var wire 1 b! ww_HEX0 [0] $end
$var wire 1 c! ww_HEX1 [6] $end
$var wire 1 d! ww_HEX1 [5] $end
$var wire 1 e! ww_HEX1 [4] $end
$var wire 1 f! ww_HEX1 [3] $end
$var wire 1 g! ww_HEX1 [2] $end
$var wire 1 h! ww_HEX1 [1] $end
$var wire 1 i! ww_HEX1 [0] $end
$var wire 1 j! ww_HEX2 [6] $end
$var wire 1 k! ww_HEX2 [5] $end
$var wire 1 l! ww_HEX2 [4] $end
$var wire 1 m! ww_HEX2 [3] $end
$var wire 1 n! ww_HEX2 [2] $end
$var wire 1 o! ww_HEX2 [1] $end
$var wire 1 p! ww_HEX2 [0] $end
$var wire 1 q! ww_HEX3 [6] $end
$var wire 1 r! ww_HEX3 [5] $end
$var wire 1 s! ww_HEX3 [4] $end
$var wire 1 t! ww_HEX3 [3] $end
$var wire 1 u! ww_HEX3 [2] $end
$var wire 1 v! ww_HEX3 [1] $end
$var wire 1 w! ww_HEX3 [0] $end
$var wire 1 x! ww_HEX4 [6] $end
$var wire 1 y! ww_HEX4 [5] $end
$var wire 1 z! ww_HEX4 [4] $end
$var wire 1 {! ww_HEX4 [3] $end
$var wire 1 |! ww_HEX4 [2] $end
$var wire 1 }! ww_HEX4 [1] $end
$var wire 1 ~! ww_HEX4 [0] $end
$var wire 1 !" ww_HEX5 [6] $end
$var wire 1 "" ww_HEX5 [5] $end
$var wire 1 #" ww_HEX5 [4] $end
$var wire 1 $" ww_HEX5 [3] $end
$var wire 1 %" ww_HEX5 [2] $end
$var wire 1 &" ww_HEX5 [1] $end
$var wire 1 '" ww_HEX5 [0] $end
$var wire 1 (" \CLOCK_50~input_o\ $end
$var wire 1 )" \KEY[1]~input_o\ $end
$var wire 1 *" \KEY[2]~input_o\ $end
$var wire 1 +" \KEY[3]~input_o\ $end
$var wire 1 ," \FPGA_RESET_N~input_o\ $end
$var wire 1 -" \SW[0]~input_o\ $end
$var wire 1 ." \SW[1]~input_o\ $end
$var wire 1 /" \SW[2]~input_o\ $end
$var wire 1 0" \SW[3]~input_o\ $end
$var wire 1 1" \SW[4]~input_o\ $end
$var wire 1 2" \SW[5]~input_o\ $end
$var wire 1 3" \SW[6]~input_o\ $end
$var wire 1 4" \SW[7]~input_o\ $end
$var wire 1 5" \SW[8]~input_o\ $end
$var wire 1 6" \SW[9]~input_o\ $end
$var wire 1 7" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 8" \KEY[0]~input_o\ $end
$var wire 1 9" \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 :" \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ;" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 <" \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 =" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 >" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 ?" \ROM|memROM~6_combout\ $end
$var wire 1 @" \ROM|memROM~4_combout\ $end
$var wire 1 A" \ROM|memROM~3_combout\ $end
$var wire 1 B" \CPU|decoder|saida[8]~5_combout\ $end
$var wire 1 C" \CPU|MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 D" \ROM|memROM~14_combout\ $end
$var wire 1 E" \ROM|memROM~7_combout\ $end
$var wire 1 F" \CPU|MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 G" \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 H" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 I" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 J" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 K" \ROM|memROM~9_combout\ $end
$var wire 1 L" \CPU|MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 M" \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 N" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 O" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 P" \CPU|MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 Q" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 R" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 S" \CPU|MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 T" \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 U" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 V" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 W" \CPU|MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 X" \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 Y" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 Z" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 [" \CPU|MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 \" \ROM|memROM~0_combout\ $end
$var wire 1 ]" \ROM|memROM~10_combout\ $end
$var wire 1 ^" \ROM|memROM~13_combout\ $end
$var wire 1 _" \ROM|memROM~11_combout\ $end
$var wire 1 `" \CPU|decoder|saida[5]~0_combout\ $end
$var wire 1 a" \CPU|decoder|saida[1]~1_combout\ $end
$var wire 1 b" \CPU|decoder|saida~3_combout\ $end
$var wire 1 c" \CPU|decoder|saida~2_combout\ $end
$var wire 1 d" \ROM|memROM~1_combout\ $end
$var wire 1 e" \ROM|memROM~2_combout\ $end
$var wire 1 f" \RAM|ram~183_combout\ $end
$var wire 1 g" \ROM|memROM~8_combout\ $end
$var wire 1 h" \RAM|ram~178_combout\ $end
$var wire 1 i" \RAM|ram~70_q\ $end
$var wire 1 j" \RAM|ram~182_combout\ $end
$var wire 1 k" \RAM|ram~134_q\ $end
$var wire 1 l" \RAM|ram~176_combout\ $end
$var wire 1 m" \RAM|ram~38_q\ $end
$var wire 1 n" \RAM|ram~180_combout\ $end
$var wire 1 o" \RAM|ram~102_q\ $end
$var wire 1 p" \RAM|ram~173_combout\ $end
$var wire 1 q" \RAM|ram~175_combout\ $end
$var wire 1 r" \RAM|ram~22_q\ $end
$var wire 1 s" \RAM|ram~177_combout\ $end
$var wire 1 t" \RAM|ram~54_q\ $end
$var wire 1 u" \RAM|ram~179_combout\ $end
$var wire 1 v" \RAM|ram~86_q\ $end
$var wire 1 w" \RAM|ram~181_combout\ $end
$var wire 1 x" \RAM|ram~118_q\ $end
$var wire 1 y" \RAM|ram~172_combout\ $end
$var wire 1 z" \RAM|ram~174_combout\ $end
$var wire 1 {" \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 |" \CPU|decoder|saida[5]~4_combout\ $end
$var wire 1 }" \RAM|ram~69_q\ $end
$var wire 1 ~" \RAM|ram~53_q\ $end
$var wire 1 !# \RAM|ram~168_combout\ $end
$var wire 1 "# \RAM|ram~85_q\ $end
$var wire 1 ## \RAM|ram~101_q\ $end
$var wire 1 $# \RAM|ram~169_combout\ $end
$var wire 1 %# \RAM|ram~133_q\ $end
$var wire 1 &# \RAM|ram~117_q\ $end
$var wire 1 '# \RAM|ram~170_combout\ $end
$var wire 1 (# \RAM|ram~37_q\ $end
$var wire 1 )# \RAM|ram~21_q\ $end
$var wire 1 *# \RAM|ram~167_combout\ $end
$var wire 1 +# \RAM|ram~171_combout\ $end
$var wire 1 ,# \RAM|ram~36_q\ $end
$var wire 1 -# \RAM|ram~132_q\ $end
$var wire 1 .# \RAM|ram~100_q\ $end
$var wire 1 /# \RAM|ram~68_q\ $end
$var wire 1 0# \RAM|ram~165_combout\ $end
$var wire 1 1# \RAM|ram~20_q\ $end
$var wire 1 2# \RAM|ram~116_q\ $end
$var wire 1 3# \RAM|ram~52_q\ $end
$var wire 1 4# \RAM|ram~84_q\ $end
$var wire 1 5# \RAM|ram~164_combout\ $end
$var wire 1 6# \RAM|ram~166_combout\ $end
$var wire 1 7# \CPU|decoder|Equal11~0_combout\ $end
$var wire 1 8# \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 9# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 :# \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 ;# \RAM|ram~95_q\ $end
$var wire 1 <# \RAM|ram~79_q\ $end
$var wire 1 =# \RAM|ram~145_combout\ $end
$var wire 1 ># \RAM|ram~47_q\ $end
$var wire 1 ?# \RAM|ram~63_q\ $end
$var wire 1 @# \RAM|ram~144_combout\ $end
$var wire 1 A# \RAM|ram~111_q\ $end
$var wire 1 B# \RAM|ram~127_q\ $end
$var wire 1 C# \RAM|ram~146_combout\ $end
$var wire 1 D# \RAM|ram~31_q\ $end
$var wire 1 E# \RAM|ram~15_q\ $end
$var wire 1 F# \RAM|ram~143_combout\ $end
$var wire 1 G# \RAM|ram~147_combout\ $end
$var wire 1 H# \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 I# \CPU|ULA1|Add0~2\ $end
$var wire 1 J# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 K# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 L# \RAM|ram~16_q\ $end
$var wire 1 M# \RAM|ram~112_q\ $end
$var wire 1 N# \RAM|ram~48_q\ $end
$var wire 1 O# \RAM|ram~80feeder_combout\ $end
$var wire 1 P# \RAM|ram~80_q\ $end
$var wire 1 Q# \RAM|ram~148_combout\ $end
$var wire 1 R# \RAM|ram~64_q\ $end
$var wire 1 S# \RAM|ram~128_q\ $end
$var wire 1 T# \RAM|ram~32_q\ $end
$var wire 1 U# \RAM|ram~96feeder_combout\ $end
$var wire 1 V# \RAM|ram~96_q\ $end
$var wire 1 W# \RAM|ram~149_combout\ $end
$var wire 1 X# \RAM|ram~150_combout\ $end
$var wire 1 Y# \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 Z# \CPU|ULA1|Add0~6\ $end
$var wire 1 [# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 \# \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 ]# \RAM|ram~81_q\ $end
$var wire 1 ^# \RAM|ram~97_q\ $end
$var wire 1 _# \RAM|ram~153_combout\ $end
$var wire 1 `# \RAM|ram~113_q\ $end
$var wire 1 a# \RAM|ram~129_q\ $end
$var wire 1 b# \RAM|ram~154_combout\ $end
$var wire 1 c# \RAM|ram~17_q\ $end
$var wire 1 d# \RAM|ram~33_q\ $end
$var wire 1 e# \RAM|ram~151_combout\ $end
$var wire 1 f# \RAM|ram~49feeder_combout\ $end
$var wire 1 g# \RAM|ram~49_q\ $end
$var wire 1 h# \RAM|ram~65_q\ $end
$var wire 1 i# \RAM|ram~152_combout\ $end
$var wire 1 j# \RAM|ram~155_combout\ $end
$var wire 1 k# \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 l# \CPU|ULA1|Add0~10\ $end
$var wire 1 m# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 n# \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 o# \RAM|ram~114_q\ $end
$var wire 1 p# \RAM|ram~50_q\ $end
$var wire 1 q# \RAM|ram~18feeder_combout\ $end
$var wire 1 r# \RAM|ram~18_q\ $end
$var wire 1 s# \RAM|ram~82feeder_combout\ $end
$var wire 1 t# \RAM|ram~82_q\ $end
$var wire 1 u# \RAM|ram~156_combout\ $end
$var wire 1 v# \RAM|ram~66_q\ $end
$var wire 1 w# \RAM|ram~34_q\ $end
$var wire 1 x# \RAM|ram~130_q\ $end
$var wire 1 y# \RAM|ram~98feeder_combout\ $end
$var wire 1 z# \RAM|ram~98_q\ $end
$var wire 1 {# \RAM|ram~157_combout\ $end
$var wire 1 |# \RAM|ram~158_combout\ $end
$var wire 1 }# \CPU|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 ~# \CPU|ULA1|Add0~14\ $end
$var wire 1 !$ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 "$ \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 #$ \RAM|ram~83_q\ $end
$var wire 1 $$ \RAM|ram~99_q\ $end
$var wire 1 %$ \RAM|ram~161_combout\ $end
$var wire 1 &$ \RAM|ram~67_q\ $end
$var wire 1 '$ \RAM|ram~51_q\ $end
$var wire 1 ($ \RAM|ram~160_combout\ $end
$var wire 1 )$ \RAM|ram~35_q\ $end
$var wire 1 *$ \RAM|ram~19feeder_combout\ $end
$var wire 1 +$ \RAM|ram~19_q\ $end
$var wire 1 ,$ \RAM|ram~159_combout\ $end
$var wire 1 -$ \RAM|ram~115_q\ $end
$var wire 1 .$ \RAM|ram~131_q\ $end
$var wire 1 /$ \RAM|ram~162_combout\ $end
$var wire 1 0$ \RAM|ram~163_combout\ $end
$var wire 1 1$ \DATA_RD[4]~0_combout\ $end
$var wire 1 2$ \CPU|ULA1|Add0~18\ $end
$var wire 1 3$ \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 4$ \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 5$ \CPU|ULA1|Add0~22\ $end
$var wire 1 6$ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 7$ \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 8$ \CPU|ULA1|Add0~26\ $end
$var wire 1 9$ \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 :$ \CPU|ULA1|Equal3~2_combout\ $end
$var wire 1 ;$ \DATA_RD[5]~1_combout\ $end
$var wire 1 <$ \CPU|ULA1|Equal3~1_combout\ $end
$var wire 1 =$ \CPU|ULA1|Equal3~3_combout\ $end
$var wire 1 >$ \CPU|decoder|Equal11~1_combout\ $end
$var wire 1 ?$ \CPU|ULA1|Equal3~5_combout\ $end
$var wire 1 @$ \CPU|FF_Zero|DOUT~q\ $end
$var wire 1 A$ \CPU|FF_Zero|DOUT~0_combout\ $end
$var wire 1 B$ \CPU|FF_Zero|DOUT~DUPLICATE_q\ $end
$var wire 1 C$ \CPU|LogicaDesvio|DOUT[0]~0_combout\ $end
$var wire 1 D$ \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 E$ \CPU|MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 F$ \ROM|memROM~5_combout\ $end
$var wire 1 G$ \ROM|memROM~12_combout\ $end
$var wire 1 H$ \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 I$ \CPU|MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 J$ \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 K$ \DATA_RD[6]~2_combout\ $end
$var wire 1 L$ \DATA_RD[7]~3_combout\ $end
$var wire 1 M$ \CPU|ULA1|Equal3~0_combout\ $end
$var wire 1 N$ \CPU|ULA1|Equal3~4_combout\ $end
$var wire 1 O$ \Display4|REG|DOUT[1]~feeder_combout\ $end
$var wire 1 P$ \Display4|REG|DOUT[3]~feeder_combout\ $end
$var wire 1 Q$ \Display4|Conv|rascSaida7seg[0]~0_combout\ $end
$var wire 1 R$ \Display4|Conv|rascSaida7seg[1]~1_combout\ $end
$var wire 1 S$ \Display4|Conv|rascSaida7seg[2]~2_combout\ $end
$var wire 1 T$ \Display4|Conv|rascSaida7seg[3]~3_combout\ $end
$var wire 1 U$ \Display4|Conv|rascSaida7seg[4]~4_combout\ $end
$var wire 1 V$ \Display4|Conv|rascSaida7seg[5]~5_combout\ $end
$var wire 1 W$ \Display4|Conv|rascSaida7seg[6]~6_combout\ $end
$var wire 1 X$ \Display5|REG|DOUT[1]~feeder_combout\ $end
$var wire 1 Y$ \Display5|Conv|rascSaida7seg[0]~0_combout\ $end
$var wire 1 Z$ \Display5|Conv|rascSaida7seg[1]~1_combout\ $end
$var wire 1 [$ \Display5|Conv|rascSaida7seg[2]~2_combout\ $end
$var wire 1 \$ \Display5|REG|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ]$ \Display5|Conv|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ^$ \Display5|Conv|rascSaida7seg[4]~4_combout\ $end
$var wire 1 _$ \Display5|Conv|rascSaida7seg[5]~5_combout\ $end
$var wire 1 `$ \Display5|Conv|rascSaida7seg[6]~6_combout\ $end
$var wire 1 a$ \CPU|REGA|DOUT\ [7] $end
$var wire 1 b$ \CPU|REGA|DOUT\ [6] $end
$var wire 1 c$ \CPU|REGA|DOUT\ [5] $end
$var wire 1 d$ \CPU|REGA|DOUT\ [4] $end
$var wire 1 e$ \CPU|REGA|DOUT\ [3] $end
$var wire 1 f$ \CPU|REGA|DOUT\ [2] $end
$var wire 1 g$ \CPU|REGA|DOUT\ [1] $end
$var wire 1 h$ \CPU|REGA|DOUT\ [0] $end
$var wire 1 i$ \CPU|PC|DOUT\ [8] $end
$var wire 1 j$ \CPU|PC|DOUT\ [7] $end
$var wire 1 k$ \CPU|PC|DOUT\ [6] $end
$var wire 1 l$ \CPU|PC|DOUT\ [5] $end
$var wire 1 m$ \CPU|PC|DOUT\ [4] $end
$var wire 1 n$ \CPU|PC|DOUT\ [3] $end
$var wire 1 o$ \CPU|PC|DOUT\ [2] $end
$var wire 1 p$ \CPU|PC|DOUT\ [1] $end
$var wire 1 q$ \CPU|PC|DOUT\ [0] $end
$var wire 1 r$ \Display2|REG|DOUT\ [3] $end
$var wire 1 s$ \Display2|REG|DOUT\ [2] $end
$var wire 1 t$ \Display2|REG|DOUT\ [1] $end
$var wire 1 u$ \Display2|REG|DOUT\ [0] $end
$var wire 1 v$ \Display4|REG|DOUT\ [3] $end
$var wire 1 w$ \Display4|REG|DOUT\ [2] $end
$var wire 1 x$ \Display4|REG|DOUT\ [1] $end
$var wire 1 y$ \Display4|REG|DOUT\ [0] $end
$var wire 1 z$ \CPU|LogicaDesvio|DOUT\ [1] $end
$var wire 1 {$ \CPU|LogicaDesvio|DOUT\ [0] $end
$var wire 1 |$ \Display5|REG|DOUT\ [3] $end
$var wire 1 }$ \Display5|REG|DOUT\ [2] $end
$var wire 1 ~$ \Display5|REG|DOUT\ [1] $end
$var wire 1 !% \Display5|REG|DOUT\ [0] $end
$var wire 1 "% \CPU|REGC|DOUT\ [8] $end
$var wire 1 #% \CPU|REGC|DOUT\ [7] $end
$var wire 1 $% \CPU|REGC|DOUT\ [6] $end
$var wire 1 %% \CPU|REGC|DOUT\ [5] $end
$var wire 1 &% \CPU|REGC|DOUT\ [4] $end
$var wire 1 '% \CPU|REGC|DOUT\ [3] $end
$var wire 1 (% \CPU|REGC|DOUT\ [2] $end
$var wire 1 )% \CPU|REGC|DOUT\ [1] $end
$var wire 1 *% \CPU|REGC|DOUT\ [0] $end
$var wire 1 +% \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ,% \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 -% \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 .% \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 /% \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 0% \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 1% \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 2% \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 3% \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 4% \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 5% \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 6% \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 7% \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 8% \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 9% \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 :% \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ;% \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 <% \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 =% \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 >% \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ?% \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 @% \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 A% \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 B% \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 C% \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 D% \RAM|ALT_INV_ram~70_q\ $end
$var wire 1 E% \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 F% \RAM|ALT_INV_ram~172_combout\ $end
$var wire 1 G% \RAM|ALT_INV_ram~118_q\ $end
$var wire 1 H% \RAM|ALT_INV_ram~86_q\ $end
$var wire 1 I% \RAM|ALT_INV_ram~54_q\ $end
$var wire 1 J% \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 K% \RAM|ALT_INV_ram~171_combout\ $end
$var wire 1 L% \RAM|ALT_INV_ram~170_combout\ $end
$var wire 1 M% \RAM|ALT_INV_ram~133_q\ $end
$var wire 1 N% \RAM|ALT_INV_ram~117_q\ $end
$var wire 1 O% \RAM|ALT_INV_ram~169_combout\ $end
$var wire 1 P% \RAM|ALT_INV_ram~101_q\ $end
$var wire 1 Q% \RAM|ALT_INV_ram~85_q\ $end
$var wire 1 R% \RAM|ALT_INV_ram~168_combout\ $end
$var wire 1 S% \RAM|ALT_INV_ram~69_q\ $end
$var wire 1 T% \RAM|ALT_INV_ram~53_q\ $end
$var wire 1 U% \RAM|ALT_INV_ram~167_combout\ $end
$var wire 1 V% \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 W% \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 X% \ALT_INV_DATA_RD[5]~1_combout\ $end
$var wire 1 Y% \RAM|ALT_INV_ram~166_combout\ $end
$var wire 1 Z% \RAM|ALT_INV_ram~165_combout\ $end
$var wire 1 [% \RAM|ALT_INV_ram~132_q\ $end
$var wire 1 \% \RAM|ALT_INV_ram~100_q\ $end
$var wire 1 ]% \RAM|ALT_INV_ram~68_q\ $end
$var wire 1 ^% \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 _% \RAM|ALT_INV_ram~164_combout\ $end
$var wire 1 `% \RAM|ALT_INV_ram~116_q\ $end
$var wire 1 a% \RAM|ALT_INV_ram~84_q\ $end
$var wire 1 b% \RAM|ALT_INV_ram~52_q\ $end
$var wire 1 c% \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 d% \ALT_INV_DATA_RD[4]~0_combout\ $end
$var wire 1 e% \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 f% \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 g% \RAM|ALT_INV_ram~131_q\ $end
$var wire 1 h% \RAM|ALT_INV_ram~115_q\ $end
$var wire 1 i% \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 j% \RAM|ALT_INV_ram~99_q\ $end
$var wire 1 k% \RAM|ALT_INV_ram~83_q\ $end
$var wire 1 l% \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 m% \RAM|ALT_INV_ram~67_q\ $end
$var wire 1 n% \RAM|ALT_INV_ram~51_q\ $end
$var wire 1 o% \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 p% \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 q% \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 r% \CPU|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 s% \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 t% \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 u% \RAM|ALT_INV_ram~130_q\ $end
$var wire 1 v% \RAM|ALT_INV_ram~98_q\ $end
$var wire 1 w% \RAM|ALT_INV_ram~66_q\ $end
$var wire 1 x% \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 y% \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 z% \RAM|ALT_INV_ram~114_q\ $end
$var wire 1 {% \RAM|ALT_INV_ram~82_q\ $end
$var wire 1 |% \RAM|ALT_INV_ram~50_q\ $end
$var wire 1 }% \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 ~% \CPU|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 !& \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 "& \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 #& \RAM|ALT_INV_ram~129_q\ $end
$var wire 1 $& \RAM|ALT_INV_ram~113_q\ $end
$var wire 1 %& \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 && \RAM|ALT_INV_ram~97_q\ $end
$var wire 1 '& \RAM|ALT_INV_ram~81_q\ $end
$var wire 1 (& \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 )& \RAM|ALT_INV_ram~65_q\ $end
$var wire 1 *& \RAM|ALT_INV_ram~49_q\ $end
$var wire 1 +& \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 ,& \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 -& \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 .& \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 /& \CPU|decoder|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 0& \CPU|decoder|ALT_INV_saida[5]~0_combout\ $end
$var wire 1 1& \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 2& \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 3& \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 4& \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 5& \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 6& \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 7& \RAM|ALT_INV_ram~128_q\ $end
$var wire 1 8& \RAM|ALT_INV_ram~96_q\ $end
$var wire 1 9& \RAM|ALT_INV_ram~64_q\ $end
$var wire 1 :& \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 ;& \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 <& \RAM|ALT_INV_ram~112_q\ $end
$var wire 1 =& \RAM|ALT_INV_ram~80_q\ $end
$var wire 1 >& \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 ?& \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 @& \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 A& \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 B& \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 C& \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 D& \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 E& \RAM|ALT_INV_ram~127_q\ $end
$var wire 1 F& \RAM|ALT_INV_ram~111_q\ $end
$var wire 1 G& \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 H& \RAM|ALT_INV_ram~95_q\ $end
$var wire 1 I& \RAM|ALT_INV_ram~79_q\ $end
$var wire 1 J& \RAM|ALT_INV_ram~144_combout\ $end
$var wire 1 K& \RAM|ALT_INV_ram~63_q\ $end
$var wire 1 L& \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 M& \RAM|ALT_INV_ram~143_combout\ $end
$var wire 1 N& \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 O& \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 P& \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 Q& \CPU|decoder|ALT_INV_Equal11~0_combout\ $end
$var wire 1 R& \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 S& \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 T& \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 U& \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 V& \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 W& \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 X& \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 Y& \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 Z& \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 [& \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 \& \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ]& \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ^& \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 _& \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 `& \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 a& \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 b& \CPU|FF_Zero|ALT_INV_DOUT~DUPLICATE_q\ $end
$var wire 1 c& \Display5|REG|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 d& \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 e& \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 f& \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 g& \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 h& \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 i& \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 j& \RAM|ALT_INV_ram~183_combout\ $end
$var wire 1 k& \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 l& \CPU|ULA1|ALT_INV_Equal3~5_combout\ $end
$var wire 1 m& \CPU|decoder|ALT_INV_Equal11~1_combout\ $end
$var wire 1 n& \CPU|ULA1|ALT_INV_Equal3~3_combout\ $end
$var wire 1 o& \CPU|ULA1|ALT_INV_Equal3~2_combout\ $end
$var wire 1 p& \CPU|ULA1|ALT_INV_Equal3~1_combout\ $end
$var wire 1 q& \CPU|ULA1|ALT_INV_Equal3~0_combout\ $end
$var wire 1 r& \CPU|ULA1|ALT_INV_saida[3]~3_combout\ $end
$var wire 1 s& \CPU|ULA1|ALT_INV_saida[2]~2_combout\ $end
$var wire 1 t& \CPU|ULA1|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 u& \CPU|decoder|ALT_INV_saida~3_combout\ $end
$var wire 1 v& \CPU|ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 w& \CPU|decoder|ALT_INV_saida~2_combout\ $end
$var wire 1 x& \CPU|REGC|ALT_INV_DOUT\ [8] $end
$var wire 1 y& \CPU|REGC|ALT_INV_DOUT\ [7] $end
$var wire 1 z& \CPU|REGC|ALT_INV_DOUT\ [6] $end
$var wire 1 {& \CPU|REGC|ALT_INV_DOUT\ [5] $end
$var wire 1 |& \CPU|REGC|ALT_INV_DOUT\ [4] $end
$var wire 1 }& \CPU|REGC|ALT_INV_DOUT\ [3] $end
$var wire 1 ~& \CPU|REGC|ALT_INV_DOUT\ [2] $end
$var wire 1 !' \CPU|REGC|ALT_INV_DOUT\ [1] $end
$var wire 1 "' \CPU|REGC|ALT_INV_DOUT\ [0] $end
$var wire 1 #' \CPU|LogicaDesvio|ALT_INV_DOUT\ [1] $end
$var wire 1 $' \CPU|LogicaDesvio|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 %' \CPU|FF_Zero|ALT_INV_DOUT~q\ $end
$var wire 1 &' \Display5|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 '' \Display5|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 (' \Display5|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 )' \Display5|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 *' \Display4|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 +' \Display4|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 ,' \Display4|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 -' \Display4|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 .' \RAM|ALT_INV_ram~174_combout\ $end
$var wire 1 /' \RAM|ALT_INV_ram~173_combout\ $end
$var wire 1 0' \RAM|ALT_INV_ram~134_q\ $end
$var wire 1 1' \RAM|ALT_INV_ram~102_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0~
1!!
x"!
1#!
1$!
1%!
1&!
1'!
1(!
x)!
0.!
x("
x)"
x*"
x+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
x7"
18"
19"
0:"
0;"
0<"
0="
0>"
1?"
1@"
0A"
1B"
0C"
1D"
1E"
1F"
0G"
0H"
0I"
0J"
1K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
0]"
1^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
1I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
03$
04$
15$
06$
07$
18$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0B$
1C$
0D$
1E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
1M$
1N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
1W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
0;%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
01&
12&
03&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
0B&
0C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
0N&
1O&
1P&
1Q&
0R&
1S&
0T&
1U&
1V&
1W&
0X&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
0k&
0l&
1m&
1n&
1o&
1p&
0q&
1r&
1s&
1t&
1u&
1v&
1w&
0$'
1%'
1.'
1/'
10'
11'
xM
xN
xO
1P
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
x*!
x+!
x,!
1-!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
xr$
xs$
xt$
0u$
0v$
0w$
0x$
0y$
0z$
x{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
$end
#10000
0P
0-!
08"
09"
#20000
1P
1-!
18"
19"
1n$
1G"
1p$
1M"
1o$
1*%
1u$
0"'
0_&
0g&
0`&
0h&
0^&
1<"
1O$
1J"
1P$
0?"
0@"
0D"
1D$
0K"
0g"
1C&
1B&
09%
1k&
1T&
1R&
08%
0:%
1p!
1m!
1l!
1k!
1I!
1H!
1J!
0^"
0B"
0_"
0E"
0L"
0E$
17
14
13
12
1b
1a
1`
1N&
13&
11&
0C$
0F"
1$'
1F"
1L"
1E$
1I$
#30000
0P
0-!
08"
09"
#40000
1P
1-!
18"
19"
1q$
1J$
1x$
1w$
1v$
0*'
0+'
0,'
0i&
0a&
1@"
0H$
1;"
1?"
1A"
1R$
1S$
0W$
0U&
0R&
1;%
0T&
1K!
0<"
1H"
1_"
0I$
1^"
1]"
1:%
1c
0D$
1I"
04&
01&
03&
0x!
1|!
1}!
0F"
19%
1z$
0J"
1N"
1D
1C
0?
0E$
18%
0#'
1O"
1I$
0L"
07%
#50000
0P
0-!
08"
09"
#60000
1P
1-!
18"
19"
0n$
0G"
0p$
0M"
0o$
1y$
0-'
1_&
1g&
1`&
1h&
1^&
1<"
0H"
0O$
1J"
0N"
0P$
0?"
1D$
0I"
1d"
1g"
1F$
1T$
0S&
0C&
0W&
09%
1R&
08%
0:%
0I!
0H!
0J!
0J"
0O"
0D$
0^"
1e"
1G$
19%
17%
18%
0b
0a
0`
02&
0V&
11&
1{!
1C$
0z$
1B
1#'
0$'
1E$
#70000
0P
0-!
08"
09"
#80000
1P
1-!
18"
19"
1o$
0x$
0w$
0v$
1*'
1+'
1,'
0_&
0@"
1D$
1Q$
0R$
0S$
1U$
1V$
1W$
09%
1T&
1I!
0_"
17#
1a
0Q&
13&
1x!
1y!
1z!
0|!
0}!
1~!
1b"
1|"
0C$
1:#
1H#
1\#
1k#
1E
0D
0C
1A
1@
1?
0~%
0s&
0@&
0v&
1$'
0u&
08#
1J#
0Z#
1m#
0~#
1!$
02$
13$
05$
16$
08$
19$
1<$
0?$
0M$
1F"
0I$
1q&
1l&
0p&
0+%
0,%
0-%
0.%
0/%
01%
1Y!
1[!
09$
06$
03$
0!$
1[#
0l#
19#
0I#
0N$
02%
00%
1.%
1-%
1,%
1+%
1}
1{
0J#
0m#
1/%
11%
#90000
0P
0-!
08"
09"
#100000
1P
1-!
18"
19"
0q$
1G"
1p$
1h$
1f$
0J$
0u$
1w$
0+'
1i&
0A%
0C%
0`&
0h&
1a&
0<"
1H"
1@"
0g"
1O$
09#
1I#
0[#
1l#
1f#
1H$
0;"
0A"
0d"
1f"
0Q$
1R$
0T$
0V$
0W$
0j&
1W&
1U&
0;%
10%
12%
1C&
0T&
1:%
0p!
0m!
0l!
0k!
0K!
1Q!
1S!
1J!
1<"
0H"
1m#
1J#
0D$
1I"
0F"
1_"
0\#
0k#
1I$
0]"
07#
0e"
1q"
19%
01%
0/%
0:%
07
04
03
02
0c
1b
1u
1s
1J"
1D$
0I"
1V&
1Q&
14&
1~%
1s&
03&
0x!
0y!
0{!
1}!
0~!
1F"
0E$
09%
08%
1[#
0l#
0|"
0:#
0H#
0J"
0E
1D
0B
0@
0?
1L"
1E$
18%
1@&
1v&
00%
0Y!
0m#
1=$
19#
0I#
0L"
1/%
0{
02%
0n&
0[!
0J#
1N$
11%
0}
#110000
0P
0-!
08"
09"
#120000
1P
1-!
18"
19"
1q$
1E#
1c#
1J$
1u$
0y$
1x$
0,'
1-'
0i&
0-&
0P&
0a&
0@"
1F#
1e#
0H$
1;"
1?"
1A"
0f"
0F$
0U$
1S&
1j&
0U&
0R&
1;%
0+&
0M&
1T&
1p!
1m!
1l!
1k!
1K!
0<"
1H"
0_"
1G#
1j#
0I$
1^"
1]"
0q"
1>$
0G$
1:%
17
14
13
12
1c
0D$
1I"
12&
0m&
04&
01&
0!&
0A&
13&
0z!
0F"
19%
1:#
1H#
1A$
1a"
0b"
1J"
0A
0E$
08%
1u&
0/&
0@&
0v&
0=$
1\#
1k#
18#
1J#
0[#
1l#
1m#
1!$
13$
16$
19$
0<$
1L"
1p&
0+%
0,%
0-%
0.%
0/%
10%
01%
0~%
0s&
1n&
1[!
0m#
1~#
09#
1I#
1[#
0l#
0A$
0N$
12%
1/%
1}
0J#
1Z#
0!$
12$
00%
1Y!
1m#
0~#
1.%
11%
03$
15$
0[#
1l#
0/%
1{
1!$
02$
10%
1-%
0m#
1~#
06$
18$
0.%
13$
05$
1,%
1/%
09$
0!$
12$
0-%
1M$
16$
08$
1.%
1+%
03$
15$
0,%
0q&
1?$
19$
1-%
06$
18$
0+%
0l&
1,%
09$
1+%
1A$
1N$
#130000
0P
0-!
08"
09"
#140000
1P
1-!
18"
19"
1n$
0q$
0G"
0p$
1M"
1@$
1B$
0o$
0J$
1y$
0-'
1i&
1_&
0b&
0%'
0g&
1`&
1h&
1a&
0^&
1<"
0H"
0O$
0J"
1N"
1P$
1@"
1D$
0I"
1H$
0;"
0?"
1D"
1F$
0R$
1T$
1U$
1V$
1W$
0S&
0k&
1R&
0;%
09%
0T&
18%
0:%
0K!
0I!
1H!
0J!
0<"
1J"
0N"
1O"
0D$
1F"
0L"
1_"
1E$
1I$
0^"
1E"
0>$
1G$
19%
07%
08%
1:%
0c
0b
0a
1`
0O"
02&
1m&
0N&
11&
03&
1x!
1y!
1z!
1{!
0}!
0F"
1L"
1P"
0E$
17%
0F#
0e#
0a"
1C$
0D
1B
1A
1@
1?
0P"
0$'
1/&
1+&
1M&
0G#
0j#
0\#
0k#
1F"
0L"
0I$
1~%
1s&
1!&
1A&
0:#
0H#
1[#
00%
1@&
1v&
0Y!
19#
0?$
0M$
0{
1q&
1l&
02%
0[!
0N$
0}
#150000
0P
0-!
08"
09"
#160000
1P
1-!
18"
19"
0n$
1G"
1p$
0M"
0u$
0y$
0x$
0w$
1v$
0*'
1+'
1,'
1-'
1g&
0`&
0h&
1^&
1<"
1?"
0F$
1O$
0@"
0A"
0D"
0J"
1K"
1d"
0P$
0T$
0U$
0V$
0W$
0W&
0B&
18%
1k&
1U&
1T&
1S&
0R&
0:%
0p!
0m!
0l!
0k!
0H!
1J!
1^"
0G$
0_"
0]"
0E"
1L"
1e"
07
04
03
02
1b
0`
0V&
1N&
14&
13&
12&
01&
0x!
0y!
0z!
0{!
0F"
1I$
0B
0A
0@
0?
#170000
0P
0-!
08"
09"
#180000
1P
1-!
18"
19"
1n$
1q$
0G"
0p$
1M"
1J$
1x$
0v$
1*'
0,'
0i&
0g&
1`&
1h&
0a&
0^&
0<"
0O$
1J"
1P$
0H$
1;"
0?"
0K"
0d"
1S$
1V$
1W&
1B&
1R&
1;%
08%
1:%
1K!
1H!
0J!
1<"
0^"
0L"
0e"
0:%
1c
0b
1`
1V&
11&
1y!
1|!
0C$
1F#
1e#
0I$
1C
1@
0+&
0M&
1$'
1F"
1L"
1G#
1j#
0!&
0A&
1:#
1H#
0@&
0v&
09#
12%
1[!
1}
#190000
0P
0-!
08"
09"
#200000
1P
1-!
18"
19"
0q$
1G"
1p$
0J$
1y$
0x$
1v$
0*'
1,'
0-'
1i&
0`&
0h&
1a&
0<"
1H"
1g"
1O$
1H$
0;"
1A"
1F$
0S$
1U$
0V$
0S&
0U&
0;%
0C&
1:%
0K!
1J!
1<"
0H"
1D$
0F"
0G#
0j#
1I$
1]"
17#
1G$
09%
0:%
0c
1b
0D$
02&
0Q&
04&
1!&
1A&
0y!
1z!
0|!
1F"
1E$
19%
0:#
0H#
1\#
1k#
1b"
1|"
0C
1A
0@
0E$
0u&
0~%
0s&
1@&
1v&
08#
1J#
0Z#
1m#
0~#
1!$
02$
13$
05$
16$
08$
19$
1<$
0p&
0+%
0,%
0-%
0.%
0/%
01%
1Y!
0[!
09$
06$
03$
0!$
0[#
19#
0I#
02%
10%
1.%
1-%
1,%
1+%
0}
1{
0J#
11%
#210000
0P
0-!
08"
09"
#220000
1P
1-!
18"
19"
1q$
0h$
1J$
0y$
1x$
0,'
1-'
0i&
1C%
0a&
0g"
09#
0H$
1;"
1?"
0F$
1T$
0U$
1S&
0R&
1;%
12%
1C&
1K!
0S!
0<"
1H"
1G#
0\#
1j#
0k#
0I$
1^"
07#
1>$
0G$
1:%
1c
0u
1D$
12&
0m&
1Q&
01&
1~%
0!&
1s&
0A&
0z!
1{!
0F"
09%
1=$
1[#
0l#
1:#
1H#
0A$
1a"
0b"
0|"
1B
0A
1E$
1u&
0/&
0@&
0v&
00%
0n&
0Y!
0m#
1A$
1N$
0=$
1\#
1k#
18#
1J#
0[#
1l#
1m#
1!$
13$
16$
19$
0<$
1/%
0{
1p&
0+%
0,%
0-%
0.%
0/%
10%
01%
0~%
0s&
1n&
1[!
0m#
1~#
19#
1[#
0l#
0A$
0N$
02%
1/%
1}
0!$
12$
00%
1Y!
1m#
0~#
1.%
03$
15$
0/%
1{
1!$
02$
1-%
06$
18$
0.%
13$
05$
1,%
09$
0-%
16$
08$
1+%
0,%
19$
0+%
#230000
0P
0-!
08"
09"
#240000
1P
1-!
18"
19"
0q$
0G"
0p$
0@$
0B$
1o$
0J$
1y$
0-'
1i&
0_&
1b&
1%'
1`&
1h&
1a&
1<"
0H"
0O$
0D$
1I"
1H$
0;"
0A"
1D"
1d"
1Q$
1R$
0T$
0W&
0k&
1U&
0;%
19%
0:%
0K!
1I!
0J!
0<"
0J"
1N"
1D$
0I"
1F"
0E$
1I$
0]"
0>$
1E"
1e"
09%
18%
1:%
0c
0b
1a
1J"
0N"
1O"
0V&
0N&
1m&
14&
0{!
1}!
1~!
0F"
0L"
1E$
07%
08%
0a"
0F#
0e#
0O"
1E
1D
0B
1L"
1P"
17%
1+&
1M&
1/&
0\#
0k#
0G#
0j#
0P"
1!&
1A&
1~%
1s&
0[#
1l#
0:#
0H#
1@&
1v&
10%
0Y!
0m#
1~#
09#
1I#
1/%
0{
0!$
12$
12%
0[!
0J#
1Z#
1.%
03$
15$
11%
0}
1[#
1-%
1?$
1M$
06$
18$
00%
1,%
0q&
0l&
0?$
0M$
09$
1+%
1q&
1l&
#250000
0P
0-!
08"
09"
#260000
1P
1-!
18"
19"
1q$
1J$
0y$
0x$
1w$
0+'
1,'
1-'
0i&
0a&
1@"
1g"
0H$
1;"
0?"
1A"
0D"
1K"
1F$
0Q$
1S$
1W$
0S&
0B&
1k&
0U&
1R&
1;%
0C&
0T&
1K!
1<"
1_"
0I$
0^"
1]"
0E"
1G$
0:%
1c
02&
1N&
04&
11&
03&
1x!
1|!
0~!
1F"
1C$
0E
1C
1?
0$'
0F"
1I$
#270000
0P
0-!
08"
09"
#280000
1P
1-!
18"
19"
1y$
0-'
1Q$
0R$
0S$
1V$
0W$
0x!
1y!
0|!
0}!
1~!
1E
0D
0C
1@
0?
#290000
0P
0-!
08"
09"
#300000
1P
1-!
18"
19"
#310000
0P
0-!
08"
09"
#320000
1P
1-!
18"
19"
#330000
0P
0-!
08"
09"
#340000
1P
1-!
18"
19"
#350000
0P
0-!
08"
09"
#360000
1P
1-!
18"
19"
#370000
0P
0-!
08"
09"
#380000
1P
1-!
18"
19"
#390000
0P
0-!
08"
09"
#400000
1P
1-!
18"
19"
#410000
0P
0-!
08"
09"
#420000
1P
1-!
18"
19"
#430000
0P
0-!
08"
09"
#440000
1P
1-!
18"
19"
#450000
0P
0-!
08"
09"
#460000
1P
1-!
18"
19"
#470000
0P
0-!
08"
09"
#480000
1P
1-!
18"
19"
#490000
0P
0-!
08"
09"
#500000
1P
1-!
18"
19"
#510000
0P
0-!
08"
09"
#520000
1P
1-!
18"
19"
#530000
0P
0-!
08"
09"
#540000
1P
1-!
18"
19"
#550000
0P
0-!
08"
09"
#560000
1P
1-!
18"
19"
#570000
0P
0-!
08"
09"
#580000
1P
1-!
18"
19"
#590000
0P
0-!
08"
09"
#600000
1P
1-!
18"
19"
#610000
0P
0-!
08"
09"
#620000
1P
1-!
18"
19"
#630000
0P
0-!
08"
09"
#640000
1P
1-!
18"
19"
#650000
0P
0-!
08"
09"
#660000
1P
1-!
18"
19"
#670000
0P
0-!
08"
09"
#680000
1P
1-!
18"
19"
#690000
0P
0-!
08"
09"
#700000
1P
1-!
18"
19"
#710000
0P
0-!
08"
09"
#720000
1P
1-!
18"
19"
#730000
0P
0-!
08"
09"
#740000
1P
1-!
18"
19"
#750000
0P
0-!
08"
09"
#760000
1P
1-!
18"
19"
#770000
0P
0-!
08"
09"
#780000
1P
1-!
18"
19"
#790000
0P
0-!
08"
09"
#800000
1P
1-!
18"
19"
#810000
0P
0-!
08"
09"
#820000
1P
1-!
18"
19"
#830000
0P
0-!
08"
09"
#840000
1P
1-!
18"
19"
#850000
0P
0-!
08"
09"
#860000
1P
1-!
18"
19"
#870000
0P
0-!
08"
09"
#880000
1P
1-!
18"
19"
#890000
0P
0-!
08"
09"
#900000
1P
1-!
18"
19"
#910000
0P
0-!
08"
09"
#920000
1P
1-!
18"
19"
#930000
0P
0-!
08"
09"
#940000
1P
1-!
18"
19"
#950000
0P
0-!
08"
09"
#960000
1P
1-!
18"
19"
#970000
0P
0-!
08"
09"
#980000
1P
1-!
18"
19"
#990000
0P
0-!
08"
09"
#1000000
