
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002657    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000061    0.000032   18.070032 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008242    0.037897    0.065109   18.135139 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.037901    0.000416   18.135555 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004694    0.023230    0.036797   18.172354 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023230    0.000069   18.172422 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.172422   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.008750   29.830074 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.088729   29.918802 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000888   29.919691 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.819693   clock uncertainty
                                  0.000000   29.819693   clock reconvergence pessimism
                                  0.144646   29.964338   library recovery time
                                             29.964338   data required time
---------------------------------------------------------------------------------------------
                                             29.964338   data required time
                                            -18.172422   data arrival time
---------------------------------------------------------------------------------------------
                                             11.791915   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003402    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840096    0.000051   10.180051 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002514    0.035626    0.408509   10.588560 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.035626    0.000055   10.588614 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005092    0.052762    0.404330   10.992945 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.052762    0.000198   10.993143 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015861    0.040725    0.089866   11.083009 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.040767    0.001228   11.084237 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075067    0.559328    0.769760   11.853997 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.560067    0.017619   11.871616 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             11.871616   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.745722   29.135796   library setup time
                                             29.135796   data required time
---------------------------------------------------------------------------------------------
                                             29.135796   data required time
                                            -11.871616   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264177   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003581    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840106    0.000056   10.180057 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.036185    0.409163   10.589220 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036185    0.000078   10.589297 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002637    0.036320    0.389389   10.978686 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036320    0.000052   10.978739 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020626    0.049612    0.092189   11.070929 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.049729    0.001993   11.072922 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070292    0.524448    0.745729   11.818650 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.525304    0.018349   11.836999 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             11.836999   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.737531   29.143986   library setup time
                                             29.143986   data required time
---------------------------------------------------------------------------------------------
                                             29.143986   data required time
                                            -11.836999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306986   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077848    0.060057    2.467173    8.403585 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.071404    0.026315    8.429900 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191278    0.166910    0.181124    8.611025 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.167068    0.004439    8.615464 ^ wbs_dat_o[30] (out)
                                              8.615464   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.615464   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314535   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073832    0.059218    2.466923    8.403336 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.066949    0.024309    8.427644 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.166591    0.180022    8.607666 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.166737    0.004281    8.611947 ^ wbs_dat_o[31] (out)
                                              8.611947   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.611947   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318052   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004090    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840137    0.000072   10.180072 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002576    0.035972    0.408915   10.588987 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035972    0.000077   10.589065 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002893    0.037917    0.391052   10.980116 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.037917    0.000088   10.980204 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.016318    0.041603    0.086315   11.066519 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.041676    0.001208   11.067726 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069431    0.515452    0.742128   11.809855 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.516141    0.014033   11.823888 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             11.823888   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.735372   29.146145   library setup time
                                             29.146145   data required time
---------------------------------------------------------------------------------------------
                                             29.146145   data required time
                                            -11.823888   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322256   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069305    0.058671    2.466688    8.403101 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.063085    0.019813    8.422914 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191221    0.166816    0.179062    8.601975 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.166985    0.004600    8.606575 ^ wbs_dat_o[28] (out)
                                              8.606575   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.606575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323423   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069809    0.058765    2.466750    8.403163 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.063896    0.019851    8.423014 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.166104    0.179623    8.602637 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.166201    0.003489    8.606126 ^ wbs_dat_o[23] (out)
                                              8.606126   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.606126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323874   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064248    0.056625    2.465757    8.402170 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.059131    0.018378    8.420548 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191153    0.166683    0.178331    8.598879 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.166830    0.004289    8.603168 ^ wbs_dat_o[29] (out)
                                              8.603168   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.603168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326830   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064516    0.057005    2.465740    8.402152 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.060198    0.017382    8.419534 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191936    0.167421    0.178584    8.598118 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.167616    0.004944    8.603062 ^ wbs_dat_o[24] (out)
                                              8.603062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.603062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326937   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.084337    0.063749    2.476478    8.412890 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.063749    0.005341    8.418231 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.167852    0.181116    8.599347 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.167944    0.003407    8.602755 ^ wbs_dat_o[1] (out)
                                              8.602755   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.602755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327244   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064560    0.057127    2.466058    8.402470 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.060020    0.016716    8.419187 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.166327    0.178651    8.597837 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.166443    0.003819    8.601657 ^ wbs_dat_o[19] (out)
                                              8.601657   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.601657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328342   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066143    0.057617    2.466837    8.403249 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.060906    0.014054    8.417303 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.166537    0.178827    8.596129 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.166668    0.004039    8.600168 ^ wbs_dat_o[16] (out)
                                              8.600168   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.600168   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329830   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066542    0.057851    2.466763    8.403175 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.061543    0.013988    8.417163 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.166503    0.178945    8.596108 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.166633    0.004038    8.600145 ^ wbs_dat_o[18] (out)
                                              8.600145   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.600145   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329853   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078754    0.060684    2.474206    8.410618 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.060684    0.006837    8.417456 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190773    0.166350    0.178643    8.596098 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.166480    0.004033    8.600132 ^ wbs_dat_o[2] (out)
                                              8.600132   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.600132   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329868   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064331    0.057228    2.466942    8.403355 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.059634    0.014416    8.417770 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.166086    0.178654    8.596425 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.166183    0.003490    8.599915 ^ wbs_dat_o[5] (out)
                                              8.599915   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.599915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330084   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077868    0.060646    2.474066    8.410478 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.060646    0.006439    8.416917 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191077    0.166599    0.178816    8.595734 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.166729    0.004039    8.599771 ^ wbs_dat_o[3] (out)
                                              8.599771   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.599771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330227   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063743    0.057067    2.466965    8.403378 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.059315    0.013802    8.417180 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191037    0.166554    0.178482    8.595662 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.166684    0.004039    8.599702 ^ wbs_dat_o[4] (out)
                                              8.599702   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.599702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330297   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062298    0.056157    2.465248    8.401660 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.059344    0.015210    8.416870 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.166486    0.178440    8.595310 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.166616    0.004038    8.599348 ^ wbs_dat_o[22] (out)
                                              8.599348   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.599348   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330650   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061482    0.055912    2.465543    8.401955 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.058446    0.014009    8.415964 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191131    0.166664    0.178137    8.594101 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.166814    0.004326    8.598427 ^ wbs_dat_o[17] (out)
                                              8.598427   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.598427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331572   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076757    0.060000    2.473556    8.409968 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.060000    0.005604    8.415572 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190962    0.166515    0.178518    8.594090 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.166652    0.004148    8.598238 ^ wbs_dat_o[27] (out)
                                              8.598238   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.598238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331762   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076504    0.060684    2.473873    8.410285 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.060684    0.004798    8.415083 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.166837    0.178600    8.593683 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.167000    0.004527    8.598210 ^ wbs_dat_o[0] (out)
                                              8.598210   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.598210   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331787   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059192    0.055169    2.465111    8.401524 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.056700    0.013770    8.415294 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191314    0.166794    0.177868    8.593161 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.166941    0.004292    8.597453 ^ wbs_dat_o[25] (out)
                                              8.597453   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.597453   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332546   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059260    0.055381    2.465802    8.402214 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.056509    0.011379    8.413593 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.167856    0.179499    8.593093 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.167948    0.003408    8.596500 ^ wbs_dat_o[7] (out)
                                              8.596500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.596500   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333498   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057391    0.054281    2.464130    8.400542 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.056356    0.013731    8.414274 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190949    0.166458    0.177750    8.592024 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.166588    0.004038    8.596062 ^ wbs_dat_o[20] (out)
                                              8.596062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.596062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333935   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058025    0.054937    2.465562    8.401975 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.055785    0.010769    8.412744 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.168186    0.179395    8.592139 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.168292    0.003658    8.595797 ^ wbs_dat_o[8] (out)
                                              8.595797   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.595797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334202   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068633    0.057266    2.471031    8.407444 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.057266    0.004448    8.411892 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191639    0.167123    0.177889    8.589781 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.167300    0.004720    8.594501 ^ wbs_dat_o[26] (out)
                                              8.594501   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.594501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335499   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070665    0.058140    2.471591    8.408004 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.058140    0.004558    8.412561 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.166170    0.178250    8.590812 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.166277    0.003653    8.594465 ^ wbs_dat_o[21] (out)
                                              8.594465   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.594465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335535   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057280    0.054600    2.465199    8.401611 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.055640    0.010943    8.412555 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191183    0.166677    0.177547    8.590101 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.166823    0.004288    8.594390 ^ wbs_dat_o[6] (out)
                                              8.594390   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.594390   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335609   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052067    0.046051    2.464014    8.400426 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.052985    0.008845    8.409272 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191321    0.166756    0.177073    8.586346 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.166898    0.004211    8.590556 ^ wbs_dat_o[11] (out)
                                              8.590556   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590556   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339443   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051176    0.046702    2.463857    8.400270 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.047259    0.008031    8.408300 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.166516    0.175750    8.584050 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.166647    0.004044    8.588094 ^ wbs_dat_o[10] (out)
                                              8.588094   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.588094   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341904   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047981    0.045215    2.462742    8.399155 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.045917    0.008100    8.407254 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191753    0.167157    0.175153    8.582408 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.167356    0.004992    8.587400 ^ wbs_dat_o[9] (out)
                                              8.587400   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.587400   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342598   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.045750    0.045508    2.462194    8.398606 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.045804    0.006832    8.405438 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.165919    0.175437    8.580875 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.166016    0.003488    8.584364 ^ wbs_dat_o[12] (out)
                                              8.584364   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345634   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040318    0.045294    2.460549    8.396961 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.045294    0.005371    8.402332 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.166751    0.175260    8.577592 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.166900    0.004320    8.581912 ^ wbs_dat_o[13] (out)
                                              8.581912   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.581912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348085   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.038591    0.047092    2.460047    8.396459 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.047092    0.004721    8.401179 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190937    0.166368    0.175610    8.576789 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.166498    0.004038    8.580827 ^ wbs_dat_o[14] (out)
                                              8.580827   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.580827   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349171   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.030147    0.043538    2.457207    8.393620 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.043538    0.003378    8.396997 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.166448    0.174783    8.571780 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.166586    0.004150    8.575930 ^ wbs_dat_o[15] (out)
                                              8.575930   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.575930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.354069   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003796    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840101    0.000053   10.180054 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003390    0.041130    0.414372   10.594425 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.041130    0.000108   10.594534 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002915    0.038056    0.392363   10.986897 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.038056    0.000085   10.986982 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020254    0.054292    0.110908   11.097890 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.054410    0.001771   11.099661 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059633    0.444167    0.693477   11.793139 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.444779    0.012282   11.805420 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             11.805420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.711525   29.169992   library setup time
                                             29.169992   data required time
---------------------------------------------------------------------------------------------
                                             29.169992   data required time
                                            -11.805420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.364571   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003376    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840096    0.000051   10.180051 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002033    0.032965    0.405278   10.585328 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.032965    0.000060   10.585388 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.036709    0.389106   10.974494 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036709    0.000082   10.974575 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018189    0.050090    0.107105   11.081680 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.050187    0.001537   11.083218 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059068    0.440168    0.690612   11.773829 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.440672    0.010840   11.784670 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             11.784670   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.710034   29.171482   library setup time
                                             29.171482   data required time
---------------------------------------------------------------------------------------------
                                             29.171482   data required time
                                            -11.784670   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386812   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003478    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840102    0.000053   10.180054 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002043    0.033022    0.405349   10.585402 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.033022    0.000060   10.585463 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002732    0.036889    0.389311   10.974773 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036889    0.000079   10.974853 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017505    0.048957    0.105985   11.080837 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.049051    0.001527   11.082364 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058775    0.438083    0.689460   11.771824 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.438577    0.010523   11.782347 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             11.782347   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.709273   29.172245   library setup time
                                             29.172245   data required time
---------------------------------------------------------------------------------------------
                                             29.172245   data required time
                                            -11.782347   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389898   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003019    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840081    0.000043   10.180043 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003476    0.041365    0.624619   10.804663 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.041365    0.000111   10.804773 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003711    0.042289    0.387762   11.192535 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.042289    0.000120   11.192656 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035009    0.058230    0.132153   11.324808 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.059023    0.005697   11.330504 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048737    0.177152    0.531294   11.861799 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.177556    0.007770   11.869569 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             11.869569   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618259   29.263258   library setup time
                                             29.263258   data required time
---------------------------------------------------------------------------------------------
                                             29.263258   data required time
                                            -11.869569   data arrival time
---------------------------------------------------------------------------------------------
                                             17.393688   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003681    0.840000    0.000000   10.180000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840108    0.000057   10.180058 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003003    0.038628    0.411779   10.591836 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038628    0.000099   10.591935 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004242    0.047166    0.400168   10.992103 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.047166    0.000134   10.992237 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029201    0.066481    0.106536   11.098773 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.066960    0.004719   11.103492 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055301    0.412747    0.673344   11.776835 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.413237    0.010400   11.787235 ^ SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             11.787235   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.700075   29.181442   library setup time
                                             29.181442   data required time
---------------------------------------------------------------------------------------------
                                             29.181442   data required time
                                            -11.787235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.394207   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003019    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840081    0.000043   10.180043 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003514    0.041568    0.624861   10.804904 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.041568    0.000113   10.805017 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003774    0.042432    0.388130   11.193147 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.042432    0.000123   11.193269 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037249    0.060965    0.134900   11.328169 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.061680    0.005558   11.333727 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045752    0.167906    0.525224   11.858952 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.168242    0.006930   11.865881 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             11.865881   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.614774   29.266743   library setup time
                                             29.266743   data required time
---------------------------------------------------------------------------------------------
                                             29.266743   data required time
                                            -11.865881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.400862   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002796    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840069    0.000036   10.180037 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003850    0.042903    0.626709   10.806746 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.042903    0.000124   10.806870 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003472    0.041092    0.386882   11.193752 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.041092    0.000120   11.193871 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042701    0.068161    0.139797   11.333669 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.069044    0.006549   11.340217 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042534    0.156958    0.521098   11.861315 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.157175    0.005446   11.866761 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             11.866761   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.610634   29.270884   library setup time
                                             29.270884   data required time
---------------------------------------------------------------------------------------------
                                             29.270884   data required time
                                            -11.866761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.404123   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003789    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840112    0.000059   10.180058 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002947    0.038762    0.621301   10.801360 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.038762    0.000090   10.801450 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005491    0.047572    0.394865   11.196315 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.047572    0.000194   11.196508 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028761    0.050395    0.128328   11.324837 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.050944    0.004371   11.329207 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046249    0.169420    0.521879   11.851087 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.169814    0.007535   11.858622 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             11.858622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.615362   29.266155   library setup time
                                             29.266155   data required time
---------------------------------------------------------------------------------------------
                                             29.266155   data required time
                                            -11.858622   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407534   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003825    0.840000    0.000000   10.180000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840124    0.000066   10.180066 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001964    0.032595    0.404821   10.584888 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.032595    0.000039   10.584926 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002445    0.035215    0.387293   10.972219 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.035215    0.000050   10.972269 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018548    0.050566    0.107469   11.079738 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.050654    0.001418   11.081155 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056314    0.420259    0.677536   11.758691 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.420664    0.009084   11.767776 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             11.767776   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.702771   29.178745   library setup time
                                             29.178745   data required time
---------------------------------------------------------------------------------------------
                                             29.178745   data required time
                                            -11.767776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.410969   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002607    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840063    0.000033   10.180033 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002417    0.036782    0.617947   10.797979 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036782    0.000073   10.798053 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002412    0.036792    0.377756   11.175808 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.036792    0.000071   11.175879 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034489    0.057545    0.129393   11.305272 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.058245    0.005322   11.310594 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048739    0.177188    0.530867   11.841460 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.177617    0.008009   11.849469 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             11.849469   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618282   29.263235   library setup time
                                             29.263235   data required time
---------------------------------------------------------------------------------------------
                                             29.263235   data required time
                                            -11.849469   data arrival time
---------------------------------------------------------------------------------------------
                                             17.413765   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003294    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840090    0.000047   10.180047 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003000    0.039007    0.621625   10.801672 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.039007    0.000097   10.801768 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002227    0.036178    0.377484   11.179253 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036178    0.000045   11.179297 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035716    0.059021    0.130787   11.310084 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.059619    0.005004   11.315088 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046958    0.171433    0.527735   11.842824 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.171760    0.006931   11.849755 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             11.849755   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.616090   29.265427   library setup time
                                             29.265427   data required time
---------------------------------------------------------------------------------------------
                                             29.265427   data required time
                                            -11.849755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.415670   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003105    0.840000    0.000000   10.180000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840084    0.000044   10.180044 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002272    0.034260    0.406883   10.586927 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.034260    0.000068   10.586995 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003430    0.041401    0.394276   10.981271 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.041876    0.000110   10.981380 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014214    0.042266    0.101767   11.083148 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.042302    0.001175   11.084323 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055229    0.412428    0.669520   11.753843 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.412832    0.009100   11.762944 ^ SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             11.762944   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.699928   29.181589   library setup time
                                             29.181589   data required time
---------------------------------------------------------------------------------------------
                                             29.181589   data required time
                                            -11.762944   data arrival time
---------------------------------------------------------------------------------------------
                                             17.418646   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002914    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840076    0.000040   10.180040 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001751    0.034294    0.613756   10.793797 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.034294    0.000035   10.793831 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002760    0.037893    0.378954   11.172785 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037893    0.000083   11.172869 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035491    0.058732    0.131177   11.304045 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.059390    0.005221   11.309266 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046757    0.171035    0.526614   11.835880 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.171401    0.007286   11.843166 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             11.843166   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.615956   29.265562   library setup time
                                             29.265562   data required time
---------------------------------------------------------------------------------------------
                                             29.265562   data required time
                                            -11.843166   data arrival time
---------------------------------------------------------------------------------------------
                                             17.422394   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003093    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840083    0.000044   10.180044 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002582    0.037271    0.618992   10.799036 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.037271    0.000078   10.799114 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002150    0.035888    0.376300   11.175414 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.035888    0.000044   11.175457 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037903    0.061781    0.132762   11.308220 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.062494    0.005591   11.313810 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044870    0.165151    0.523508   11.837319 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.165459    0.006597   11.843916 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             11.843916   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.613733   29.267784   library setup time
                                             29.267784   data required time
---------------------------------------------------------------------------------------------
                                             29.267784   data required time
                                            -11.843916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.423868   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003971    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840126    0.000066   10.180066 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002430    0.035143    0.407940   10.588006 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.035143    0.000074   10.588080 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002637    0.036316    0.389150   10.977230 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.036316    0.000080   10.977310 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015560    0.045020    0.102426   11.079736 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.045057    0.001227   11.080963 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054678    0.408381    0.667086   11.748049 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.408841    0.009856   11.757905 ^ SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             11.757905   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.698479   29.183037   library setup time
                                             29.183037   data required time
---------------------------------------------------------------------------------------------
                                             29.183037   data required time
                                            -11.757905   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425133   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004275    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840143    0.000075   10.180075 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002873    0.038423    0.620837   10.800912 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.038423    0.000091   10.801003 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002247    0.036250    0.377378   11.178381 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036250    0.000046   11.178428 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032309    0.054717    0.127453   11.305881 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.055248    0.004517   11.310397 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044848    0.164817    0.520872   11.831269 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.165105    0.006403   11.837672 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             11.837672   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.613601   29.267918   library setup time
                                             29.267918   data required time
---------------------------------------------------------------------------------------------
                                             29.267918   data required time
                                            -11.837672   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430244   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003561    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840107    0.000056   10.180057 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002198    0.036010    0.616578   10.796634 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036010    0.000067   10.796700 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002526    0.037115    0.378170   11.174871 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.037115    0.000052   11.174923 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032849    0.042801    0.115632   11.290555 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.043975    0.005768   11.296323 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049102    0.178525    0.525501   11.821823 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.179071    0.009039   11.830862 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             11.830862   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618826   29.262691   library setup time
                                             29.262691   data required time
---------------------------------------------------------------------------------------------
                                             29.262691   data required time
                                            -11.830862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431829   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003273    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840087    0.000045   10.180045 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002204    0.036032    0.616610   10.796656 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.036032    0.000066   10.796721 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.036583    0.376994   11.173715 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.036583    0.000068   11.173783 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037005    0.060657    0.132136   11.305920 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.061375    0.005554   11.311473 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043141    0.159711    0.518958   11.830431 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.159984    0.006124   11.836555 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             11.836555   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.611685   29.269833   library setup time
                                             29.269833   data required time
---------------------------------------------------------------------------------------------
                                             29.269833   data required time
                                            -11.836555   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433277   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002499    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840060    0.000032   10.180032 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002219    0.036088    0.616699   10.796731 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036088    0.000066   10.796797 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002987    0.038879    0.381102   11.177899 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.038879    0.000090   11.177989 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.035642    0.045205    0.118206   11.296194 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.046404    0.006025   11.302220 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047024    0.170547    0.522901   11.825121 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.170896    0.007120   11.832240 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             11.832240   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.615767   29.265749   library setup time
                                             29.265749   data required time
---------------------------------------------------------------------------------------------
                                             29.265749   data required time
                                            -11.832240   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433510   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003572    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840105    0.000055   10.180056 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002262    0.036253    0.616978   10.797033 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.036253    0.000068   10.797101 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002893    0.038462    0.380575   11.177676 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038462    0.000088   11.177764 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034588    0.044111    0.117914   11.295677 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.044972    0.005081   11.300759 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047185    0.172341    0.521842   11.822601 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.172775    0.007971   11.830572 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             11.830572   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.616470   29.265047   library setup time
                                             29.265047   data required time
---------------------------------------------------------------------------------------------
                                             29.265047   data required time
                                            -11.830572   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434473   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003622    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840111    0.000059   10.180058 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002133    0.035760    0.616166   10.796225 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035760    0.000064   10.796288 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.036692    0.377109   11.173398 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.036692    0.000047   11.173445 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.033141    0.043020    0.115780   11.289225 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.044030    0.005377   11.294602 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048086    0.175327    0.523207   11.817809 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.175809    0.008429   11.826238 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             11.826238   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617605   29.263910   library setup time
                                             29.263910   data required time
---------------------------------------------------------------------------------------------
                                             29.263910   data required time
                                            -11.826238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437674   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002886    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840073    0.000038   10.180038 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002220    0.036091    0.616715   10.796753 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036091    0.000047   10.796801 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003181    0.039766    0.382329   11.179129 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.039766    0.000099   11.179229 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.039665    0.048778    0.120830   11.300059 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.050444    0.007393   11.307452 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043544    0.160925    0.515201   11.822654 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.161344    0.007621   11.830274 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             11.830274   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.612193   29.269323   library setup time
                                             29.269323   data required time
---------------------------------------------------------------------------------------------
                                             29.269323   data required time
                                            -11.830274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439051   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003261    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840091    0.000048   10.180048 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001882    0.034799    0.614581   10.794629 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034799    0.000055   10.794684 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002540    0.037152    0.377770   11.172455 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037152    0.000076   11.172531 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014732    0.033973    0.108426   11.280957 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.034005    0.000980   11.281937 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050115    0.181330    0.525091   11.807028 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.181725    0.007792   11.814819 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             11.814819   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.619819   29.261698   library setup time
                                             29.261698   data required time
---------------------------------------------------------------------------------------------
                                             29.261698   data required time
                                            -11.814819   data arrival time
---------------------------------------------------------------------------------------------
                                             17.446878   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004163    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840136    0.000072   10.180072 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034461    0.614042   10.794114 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034461    0.000036   10.794150 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002847    0.038268    0.379569   11.173719 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038268    0.000086   11.173805 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012822    0.031372    0.106197   11.280003 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.031387    0.000674   11.280676 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047774    0.172983    0.518971   11.799647 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.173256    0.006379   11.806026 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             11.806026   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.616650   29.264868   library setup time
                                             29.264868   data required time
---------------------------------------------------------------------------------------------
                                             29.264868   data required time
                                            -11.806026   data arrival time
---------------------------------------------------------------------------------------------
                                             17.458841   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002880    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840072    0.000038   10.180038 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003723    0.042569    0.626126   10.806165 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.042569    0.000133   10.806297 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004039    0.043008    0.389736   11.196033 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.043008    0.000148   11.196182 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011079    0.029763    0.096096   11.292278 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.029771    0.000507   11.292786 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042370    0.156586    0.505390   11.798175 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.156740    0.004640   11.802815 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             11.802815   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.610471   29.271046   library setup time
                                             29.271046   data required time
---------------------------------------------------------------------------------------------
                                             29.271046   data required time
                                            -11.802815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468229   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003149    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840088    0.000046   10.180046 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002092    0.035603    0.615905   10.795951 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035603    0.000061   10.796012 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.035829    0.375540   11.171553 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.035829    0.000045   11.171598 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011458    0.030472    0.093651   11.265249 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.030486    0.000632   11.265882 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046292    0.168502    0.514969   11.780850 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.168765    0.006184   11.787035 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             11.787035   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.614970   29.266548   library setup time
                                             29.266548   data required time
---------------------------------------------------------------------------------------------
                                             29.266548   data required time
                                            -11.787035   data arrival time
---------------------------------------------------------------------------------------------
                                             17.479511   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002822    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840070    0.000036   10.180037 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002544    0.037158    0.618751   10.798788 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.037158    0.000078   10.798866 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001833    0.034724    0.374257   11.173123 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.034724    0.000036   11.173160 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015078    0.034897    0.099404   11.272564 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.034931    0.001018   11.273582 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040422    0.150788    0.501859   11.775440 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.150998    0.005258   11.780699 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             11.780699   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.608323   29.273195   library setup time
                                             29.273195   data required time
---------------------------------------------------------------------------------------------
                                             29.273195   data required time
                                            -11.780699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.492496   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003173    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840083    0.000044   10.180044 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002352    0.036599    0.617546   10.797590 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036599    0.000068   10.797658 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002937    0.038653    0.380996   11.178654 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.038653    0.000095   11.178749 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009180    0.026738    0.090841   11.269590 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.026747    0.000497   11.270087 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040328    0.150573    0.498753   11.768841 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.150720    0.004445   11.773286 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             11.773286   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.608218   29.273298   library setup time
                                             29.273298   data required time
---------------------------------------------------------------------------------------------
                                             29.273298   data required time
                                            -11.773286   data arrival time
---------------------------------------------------------------------------------------------
                                             17.500011   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003639    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840111    0.000059   10.180058 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002107    0.035664    0.616008   10.796066 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035664    0.000062   10.796128 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001823    0.034677    0.373597   11.169726 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.034677    0.000036   11.169763 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010618    0.029049    0.091740   11.261502 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.029059    0.000526   11.262028 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.030822    0.122149    0.476186   11.738214 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.122188    0.002183   11.740397 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             11.740397   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.597543   29.283974   library setup time
                                             29.283974   data required time
---------------------------------------------------------------------------------------------
                                             29.283974   data required time
                                            -11.740397   data arrival time
---------------------------------------------------------------------------------------------
                                             17.543575   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004412    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920154    0.000081    9.460081 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005821    0.057660    0.425379    9.885460 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.057660    0.000233    9.885693 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004333    0.047746    0.404686   10.290379 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.047746    0.000154   10.290532 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018516    0.045898    0.092302   10.382834 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.045999    0.001811   10.384645 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080989    0.602846    0.799841   11.184486 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.603758    0.020326   11.204812 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             11.204812   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.537730   29.343786   library setup time
                                             29.343786   data required time
---------------------------------------------------------------------------------------------
                                             29.343786   data required time
                                            -11.204812   data arrival time
---------------------------------------------------------------------------------------------
                                             18.138973   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003028    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920081    0.000043    9.460043 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002029    0.032935    0.402076    9.862119 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.032935    0.000060    9.862179 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003700    0.043673    0.395788   10.257967 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.043673    0.000123   10.258090 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019513    0.047279    0.092910   10.351000 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.047378    0.001511   10.352510 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.074915    0.557935    0.770244   11.122755 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.558648    0.017293   11.140047 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             11.140047   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.536157   29.345360   library setup time
                                             29.345360   data required time
---------------------------------------------------------------------------------------------
                                             29.345360   data required time
                                            -11.140047   data arrival time
---------------------------------------------------------------------------------------------
                                             18.205311   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003510    0.920000    0.000000    9.460000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920104    0.000054    9.460054 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003080    0.039109    0.409124    9.869179 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.039109    0.000096    9.869274 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003238    0.040145    0.394074   10.263349 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.040145    0.000102   10.263451 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.065953    0.139828    0.154659   10.418110 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.141031    0.010981   10.429090 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046562    0.349424    0.640788   11.069879 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.349532    0.006130   11.076009 ^ SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             11.076009   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.521322   29.360195   library setup time
                                             29.360195   data required time
---------------------------------------------------------------------------------------------
                                             29.360195   data required time
                                            -11.076009   data arrival time
---------------------------------------------------------------------------------------------
                                             18.284187   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004313    0.920000    0.000000    9.460000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920151    0.000079    9.460079 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002702    0.036701    0.406583    9.866662 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.036701    0.000086    9.866749 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003605    0.043039    0.395994   10.262743 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.043039    0.000119   10.262862 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064719    0.137489    0.153991   10.416854 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.138618    0.010557   10.427410 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045407    0.341058    0.634630   11.062040 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.341147    0.005556   11.067596 ^ SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             11.067596   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.520609   29.360907   library setup time
                                             29.360907   data required time
---------------------------------------------------------------------------------------------
                                             29.360907   data required time
                                            -11.067596   data arrival time
---------------------------------------------------------------------------------------------
                                             18.293310   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004561    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920133    0.000070    9.460071 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003511    0.041537    0.641680   10.101750 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.041537    0.000124   10.101874 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002921    0.038554    0.382868   10.484742 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.038554    0.000087   10.484829 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.056276    0.062791    0.132260   10.617089 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.065008    0.009781   10.626870 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045557    0.165995    0.527423   11.154293 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.166211    0.005598   11.159891 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             11.159891   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.423249   29.458267   library setup time
                                             29.458267   data required time
---------------------------------------------------------------------------------------------
                                             29.458267   data required time
                                            -11.159891   data arrival time
---------------------------------------------------------------------------------------------
                                             18.298376   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003631    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920104    0.000054    9.460054 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001868    0.034766    0.631329   10.091383 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034766    0.000056   10.091439 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003314    0.040415    0.382636   10.474075 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040415    0.000107   10.474182 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.052327    0.059218    0.130790   10.604972 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.060714    0.007864   10.612836 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046155    0.167834    0.526882   11.139718 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168069    0.005852   11.145570 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             11.145570   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.424003   29.457512   library setup time
                                             29.457512   data required time
---------------------------------------------------------------------------------------------
                                             29.457512   data required time
                                            -11.145570   data arrival time
---------------------------------------------------------------------------------------------
                                             18.311943   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003001    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920073    0.000038    9.460038 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002804    0.038115    0.637222   10.097260 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038115    0.000091   10.097351 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002871    0.038354    0.381180   10.478530 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.038354    0.000088   10.478619 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042660    0.050991    0.123064   10.601683 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.052581    0.007446   10.609129 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044394    0.162442    0.519162   11.128291 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.162654    0.005484   11.133775 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             11.133775   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.421805   29.459711   library setup time
                                             29.459711   data required time
---------------------------------------------------------------------------------------------
                                             29.459711   data required time
                                            -11.133775   data arrival time
---------------------------------------------------------------------------------------------
                                             18.325937   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003446    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920102    0.000053    9.460053 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.035011    0.631734   10.091787 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035011    0.000057   10.091845 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.039766    0.381880   10.473724 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.039766    0.000100   10.473825 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044762    0.052891    0.124910   10.598735 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.054517    0.007682   10.606417 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044614    0.163080    0.520690   11.127107 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.163267    0.005168   11.132275 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             11.132275   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.422054   29.459463   library setup time
                                             29.459463   data required time
---------------------------------------------------------------------------------------------
                                             29.459463   data required time
                                            -11.132275   data arrival time
---------------------------------------------------------------------------------------------
                                             18.327188   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003137    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920087    0.000045    9.460046 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002016    0.035330    0.632259   10.092304 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035330    0.000059   10.092362 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002682    0.037572    0.378876   10.471238 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037572    0.000081   10.471319 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.052653    0.059569    0.129495   10.600814 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.061463    0.008819   10.609632 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043004    0.158283    0.519375   11.129007 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.158469    0.005075   11.134083 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             11.134083   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.420107   29.461411   library setup time
                                             29.461411   data required time
---------------------------------------------------------------------------------------------
                                             29.461411   data required time
                                            -11.134083   data arrival time
---------------------------------------------------------------------------------------------
                                             18.327328   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003589    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920114    0.000060    9.460060 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.034932    0.631608   10.091668 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.034932    0.000055   10.091723 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.037482    0.378528   10.470252 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.037482    0.000079   10.470330 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.042927    0.051348    0.122642   10.592973 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.052963    0.007536   10.600510 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042239    0.155931    0.513857   11.114367 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.156113    0.004991   11.119357 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             11.119357   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.419150   29.462366   library setup time
                                             29.462366   data required time
---------------------------------------------------------------------------------------------
                                             29.462366   data required time
                                            -11.119357   data arrival time
---------------------------------------------------------------------------------------------
                                             18.343010   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.188314    0.040178    9.906882 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              9.906882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.621214   29.260303   library setup time
                                             29.260303   data required time
---------------------------------------------------------------------------------------------
                                             29.260303   data required time
                                             -9.906882   data arrival time
---------------------------------------------------------------------------------------------
                                             19.353420   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.188171    0.039985    9.906690 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              9.906690   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.621159   29.260357   library setup time
                                             29.260357   data required time
---------------------------------------------------------------------------------------------
                                             29.260357   data required time
                                             -9.906690   data arrival time
---------------------------------------------------------------------------------------------
                                             19.353668   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.187902    0.039620    9.906325 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              9.906325   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.621057   29.260460   library setup time
                                             29.260460   data required time
---------------------------------------------------------------------------------------------
                                             29.260460   data required time
                                             -9.906325   data arrival time
---------------------------------------------------------------------------------------------
                                             19.354136   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.187477    0.039039    9.905744 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              9.905744   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.620895   29.260622   library setup time
                                             29.260622   data required time
---------------------------------------------------------------------------------------------
                                             29.260622   data required time
                                             -9.905744   data arrival time
---------------------------------------------------------------------------------------------
                                             19.354877   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.186852    0.038170    9.904876 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              9.904876   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.620656   29.260860   library setup time
                                             29.260860   data required time
---------------------------------------------------------------------------------------------
                                             29.260860   data required time
                                             -9.904876   data arrival time
---------------------------------------------------------------------------------------------
                                             19.355986   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.186212    0.037262    9.903967 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              9.903967   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.620413   29.261105   library setup time
                                             29.261105   data required time
---------------------------------------------------------------------------------------------
                                             29.261105   data required time
                                             -9.903967   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357140   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.180795    0.032867    9.904796 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              9.904796   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618348   29.263168   library setup time
                                             29.263168   data required time
---------------------------------------------------------------------------------------------
                                             29.263168   data required time
                                             -9.904796   data arrival time
---------------------------------------------------------------------------------------------
                                             19.358374   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.185424    0.036113    9.902819 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              9.902819   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.620112   29.261404   library setup time
                                             29.261404   data required time
---------------------------------------------------------------------------------------------
                                             29.261404   data required time
                                             -9.902819   data arrival time
---------------------------------------------------------------------------------------------
                                             19.358587   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.180674    0.032666    9.904594 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              9.904594   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618303   29.263214   library setup time
                                             29.263214   data required time
---------------------------------------------------------------------------------------------
                                             29.263214   data required time
                                             -9.904594   data arrival time
---------------------------------------------------------------------------------------------
                                             19.358620   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.180434    0.032263    9.904192 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              9.904192   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618211   29.263306   library setup time
                                             29.263306   data required time
---------------------------------------------------------------------------------------------
                                             29.263306   data required time
                                             -9.904192   data arrival time
---------------------------------------------------------------------------------------------
                                             19.359114   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.180117    0.031723    9.903651 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              9.903651   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.618090   29.263426   library setup time
                                             29.263426   data required time
---------------------------------------------------------------------------------------------
                                             29.263426   data required time
                                             -9.903651   data arrival time
---------------------------------------------------------------------------------------------
                                             19.359776   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.179638    0.030888    9.902817 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              9.902817   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617908   29.263609   library setup time
                                             29.263609   data required time
---------------------------------------------------------------------------------------------
                                             29.263609   data required time
                                             -9.902817   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360792   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.225165    0.063721    9.885287 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              9.885287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.635255   29.246262   library setup time
                                             29.246262   data required time
---------------------------------------------------------------------------------------------
                                             29.246262   data required time
                                             -9.885287   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360973   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003370    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180095    0.000050    8.740049 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144644 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144703 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011545    0.097037    0.439950    9.584653 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097037    0.000461    9.585114 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070102    0.068294    0.105473    9.690587 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074458    0.016557    9.707145 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.173978    0.159560    9.866705 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.184041    0.034007    9.900713 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              9.900713   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.619585   29.261930   library setup time
                                             29.261930   data required time
---------------------------------------------------------------------------------------------
                                             29.261930   data required time
                                             -9.900713   data arrival time
---------------------------------------------------------------------------------------------
                                             19.361217   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.224969    0.063510    9.885077 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              9.885077   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.635180   29.246336   library setup time
                                             29.246336   data required time
---------------------------------------------------------------------------------------------
                                             29.246336   data required time
                                             -9.885077   data arrival time
---------------------------------------------------------------------------------------------
                                             19.361259   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.179007    0.029757    9.901685 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              9.901685   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617667   29.263849   library setup time
                                             29.263849   data required time
---------------------------------------------------------------------------------------------
                                             29.263849   data required time
                                             -9.901685   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362164   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.223866    0.062308    9.883875 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              9.883875   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.634760   29.246758   library setup time
                                             29.246758   data required time
---------------------------------------------------------------------------------------------
                                             29.246758   data required time
                                             -9.883875   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362883   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.178374    0.028576    9.900505 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              9.900505   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617426   29.264091   library setup time
                                             29.264091   data required time
---------------------------------------------------------------------------------------------
                                             29.264091   data required time
                                             -9.900505   data arrival time
---------------------------------------------------------------------------------------------
                                             19.363586   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.222647    0.060967    9.882533 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              9.882533   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.634296   29.247221   library setup time
                                             29.247221   data required time
---------------------------------------------------------------------------------------------
                                             29.247221   data required time
                                             -9.882533   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364689   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003300    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180092    0.000049    8.740049 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.034805    0.407032    9.147080 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034805    0.000074    9.147155 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011890    0.099506    0.442251    9.589405 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099506    0.000457    9.589862 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.066095    0.065056    0.103617    9.693479 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.070768    0.015545    9.709023 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.171361    0.162905    9.871928 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.177287    0.026425    9.898354 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              9.898354   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617012   29.264505   library setup time
                                             29.264505   data required time
---------------------------------------------------------------------------------------------
                                             29.264505   data required time
                                             -9.898354   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366152   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.221156    0.059306    9.880873 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              9.880873   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.633727   29.247789   library setup time
                                             29.247789   data required time
---------------------------------------------------------------------------------------------
                                             29.247789   data required time
                                             -9.880873   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366917   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.220207    0.058239    9.879805 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              9.879805   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.633366   29.248152   library setup time
                                             29.248152   data required time
---------------------------------------------------------------------------------------------
                                             29.248152   data required time
                                             -9.879805   data arrival time
---------------------------------------------------------------------------------------------
                                             19.368347   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.218962    0.056821    9.878387 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              9.878387   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.632892   29.248625   library setup time
                                             29.248625   data required time
---------------------------------------------------------------------------------------------
                                             29.248625   data required time
                                             -9.878387   data arrival time
---------------------------------------------------------------------------------------------
                                             19.370237   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024337    0.032620    0.082692    9.670537 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032916    0.002466    9.673003 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.192397    0.148563    9.821566 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.217316    0.054921    9.876487 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              9.876487   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.632264   29.249252   library setup time
                                             29.249252   data required time
---------------------------------------------------------------------------------------------
                                             29.249252   data required time
                                             -9.876487   data arrival time
---------------------------------------------------------------------------------------------
                                             19.372766   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.178532    0.029607    9.861582 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              9.861582   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617486   29.264030   library setup time
                                             29.264030   data required time
---------------------------------------------------------------------------------------------
                                             29.264030   data required time
                                             -9.861582   data arrival time
---------------------------------------------------------------------------------------------
                                             19.402449   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.178414    0.029385    9.861360 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              9.861360   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617441   29.264076   library setup time
                                             29.264076   data required time
---------------------------------------------------------------------------------------------
                                             29.264076   data required time
                                             -9.861360   data arrival time
---------------------------------------------------------------------------------------------
                                             19.402716   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.178203    0.028987    9.860961 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              9.860961   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617361   29.264156   library setup time
                                             29.264156   data required time
---------------------------------------------------------------------------------------------
                                             29.264156   data required time
                                             -9.860961   data arrival time
---------------------------------------------------------------------------------------------
                                             19.403196   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.177866    0.028337    9.860312 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              9.860312   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617232   29.264284   library setup time
                                             29.264284   data required time
---------------------------------------------------------------------------------------------
                                             29.264284   data required time
                                             -9.860312   data arrival time
---------------------------------------------------------------------------------------------
                                             19.403973   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003727    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140103    0.000054    9.310055 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003314    0.040529    0.426525    9.736579 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.040529    0.000114    9.736692 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018798    0.072757    0.137121    9.873814 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.072784    0.001402    9.875216 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.076315    0.114845    0.118635    9.993851 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.115092    0.004565    9.998416 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              9.998416   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.478724   29.402792   library setup time
                                             29.402792   data required time
---------------------------------------------------------------------------------------------
                                             29.402792   data required time
                                             -9.998416   data arrival time
---------------------------------------------------------------------------------------------
                                             19.404375   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.177379    0.027375    9.859349 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              9.859349   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.617047   29.264469   library setup time
                                             29.264469   data required time
---------------------------------------------------------------------------------------------
                                             29.264469   data required time
                                             -9.859349   data arrival time
---------------------------------------------------------------------------------------------
                                             19.405119   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.176907    0.026407    9.858382 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              9.858382   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.616867   29.264650   library setup time
                                             29.264650   data required time
---------------------------------------------------------------------------------------------
                                             29.264650   data required time
                                             -9.858382   data arrival time
---------------------------------------------------------------------------------------------
                                             19.406269   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.176240    0.024975    9.856949 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              9.856949   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.616613   29.264904   library setup time
                                             29.264904   data required time
---------------------------------------------------------------------------------------------
                                             29.264904   data required time
                                             -9.856949   data arrival time
---------------------------------------------------------------------------------------------
                                             19.407955   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004424    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180157    0.000083    8.740083 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407750    9.147833 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147907 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583820 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584197 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030112    0.037073    0.086358    9.670555 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.037459    0.003061    9.673616 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.170967    0.158359    9.831975 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.174808    0.021564    9.853539 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              9.853539   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   29.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   29.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   29.981516 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.881517   clock uncertainty
                                  0.000000   29.881517   clock reconvergence pessimism
                                 -0.616067   29.265450   library setup time
                                             29.265450   data required time
---------------------------------------------------------------------------------------------
                                             29.265450   data required time
                                             -9.853539   data arrival time
---------------------------------------------------------------------------------------------
                                             19.411911   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.009674    5.769031 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.098066    5.867097 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000981    5.868079 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014856    0.104509    0.265775    6.133853 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.104509    0.000314    6.134168 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003515    0.029876    0.122006    6.256174 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.029876    0.000118    6.256292 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.256292   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068718    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418   29.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   29.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.008750   29.830074 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.088729   29.918802 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000888   29.919691 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.819693   clock uncertainty
                                  0.948295   30.767986   clock reconvergence pessimism
                                 -0.072089   30.695898   library setup time
                                             30.695898   data required time
---------------------------------------------------------------------------------------------
                                             30.695898   data required time
                                             -6.256292   data arrival time
---------------------------------------------------------------------------------------------
                                             24.439606   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.009674    5.769031 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.098066    5.867097 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000981    5.868079 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014856    0.104509    0.265775    6.133853 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.104511    0.000597    6.134450 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.166640    0.185044    6.319494 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.166751    0.003741    6.323235 ^ wbs_ack_o (out)
                                              6.323235   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.323235   data arrival time
---------------------------------------------------------------------------------------------
                                             39.816761   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003521    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170108    0.000057   10.310057 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002770    0.037061    0.408936   10.718993 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.037061    0.000081   10.719074 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011296    0.103636    0.107871   10.826945 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.103641    0.000605   10.827550 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.101386    0.219741    0.245636   11.073186 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.220081    0.007452   11.080638 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             11.080638   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.068718    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010417   54.660416 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160906   54.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243   54.822567 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809   54.967373 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014140   54.981514 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   54.881516   clock uncertainty
                                  0.000000   54.881516   clock reconvergence pessimism
                                 -1.236579   53.644936   library setup time
                                             53.644936   data required time
---------------------------------------------------------------------------------------------
                                             53.644936   data required time
                                            -11.080638   data arrival time
---------------------------------------------------------------------------------------------
                                             42.564301   slack (MET)



