;redcode
;assert 1
	SPL 0, 802
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @200
	JMN <128, 100
	JMN <128, 100
	SUB -7, <-420
	SUB @121, 103
	SUB @127, 100
	JMP @112, #200
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	ADD 270, 0
	SUB @121, 103
	DJN -1, @-20
	SUB 12, @10
	SUB -214, @-14
	SLT #174, @500
	SUB @121, 106
	SUB @121, @106
	DJN <127, 190
	MOV -1, <-20
	SUB #147, @143
	SUB #147, @143
	ADD #671, 0
	SUB <1, @205
	SUB <1, @5
	SUB <1, @205
	CMP -7, <-420
	SUB -7, <-420
	SPL 0, 802
	MOV -7, <-20
	CMP -7, <-420
	JMP 471, 430
	JMP 471, 430
	JMP 471, 430
	ADD 270, 0
	MOV -7, <-27
	SUB #12, @200
	SUB -8, <-420
	JMN -8, @-420
	JMN <27, 6
	SUB @121, 103
	SPL 0, 802
	CMP -7, <-420
	MOV -7, <-20
