# Block RAM with independent read and write channels

This example shows how to implement a 8bit block ram with independent channels
for read and write in the same clock.


## References

This example is based on Xilinx Documenation: Vivado Design Suite User Guide: Synthesis (UG901)
(link)[https://docs.xilinx.com/r/en-US/ug901-vivado-synthesis/Initializing-Block-RAM-VHDL]


To implement the component, you may read chapter 8.3 of "Circuit Design with VHDL - Volnei Pedroni".
