// Seed: 3098759603
module module_0;
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2,
    input  supply0 id_3
);
  wire id_5, id_6;
  id_7(
      .id_0(id_3), .id_1(id_1), .id_2(id_5), .id_3(id_6)
  ); module_0();
  tri1 id_8;
  wire id_9;
  wire id_10;
  assign id_8 = 1;
  assign id_2 = 1;
  wire id_11;
  xnor (id_2, id_3, id_5, id_6, id_7);
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  module_0();
  wire id_2;
endmodule
