
WeatherStationSTM32IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c0c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  08008d20  08008d20  00018d20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009290  08009290  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009290  08009290  00019290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009298  08009298  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009298  08009298  00019298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800929c  0800929c  0001929c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080092a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  200001dc  0800947c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  0800947c  000204d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d04f  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020a5  00000000  00000000  0002d254  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d88  00000000  00000000  0002f300  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ca0  00000000  00000000  00030088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015505  00000000  00000000  00030d28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a972  00000000  00000000  0004622d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00075afe  00000000  00000000  00050b9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c669d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004350  00000000  00000000  000c6718  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08008d04 	.word	0x08008d04

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08008d04 	.word	0x08008d04

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <__aeabi_ldivmod>:
 8001030:	b97b      	cbnz	r3, 8001052 <__aeabi_ldivmod+0x22>
 8001032:	b972      	cbnz	r2, 8001052 <__aeabi_ldivmod+0x22>
 8001034:	2900      	cmp	r1, #0
 8001036:	bfbe      	ittt	lt
 8001038:	2000      	movlt	r0, #0
 800103a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800103e:	e006      	blt.n	800104e <__aeabi_ldivmod+0x1e>
 8001040:	bf08      	it	eq
 8001042:	2800      	cmpeq	r0, #0
 8001044:	bf1c      	itt	ne
 8001046:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800104a:	f04f 30ff 	movne.w	r0, #4294967295
 800104e:	f000 b9a7 	b.w	80013a0 <__aeabi_idiv0>
 8001052:	f1ad 0c08 	sub.w	ip, sp, #8
 8001056:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800105a:	2900      	cmp	r1, #0
 800105c:	db09      	blt.n	8001072 <__aeabi_ldivmod+0x42>
 800105e:	2b00      	cmp	r3, #0
 8001060:	db1a      	blt.n	8001098 <__aeabi_ldivmod+0x68>
 8001062:	f000 f835 	bl	80010d0 <__udivmoddi4>
 8001066:	f8dd e004 	ldr.w	lr, [sp, #4]
 800106a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800106e:	b004      	add	sp, #16
 8001070:	4770      	bx	lr
 8001072:	4240      	negs	r0, r0
 8001074:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001078:	2b00      	cmp	r3, #0
 800107a:	db1b      	blt.n	80010b4 <__aeabi_ldivmod+0x84>
 800107c:	f000 f828 	bl	80010d0 <__udivmoddi4>
 8001080:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001084:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001088:	b004      	add	sp, #16
 800108a:	4240      	negs	r0, r0
 800108c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001090:	4252      	negs	r2, r2
 8001092:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001096:	4770      	bx	lr
 8001098:	4252      	negs	r2, r2
 800109a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800109e:	f000 f817 	bl	80010d0 <__udivmoddi4>
 80010a2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010aa:	b004      	add	sp, #16
 80010ac:	4240      	negs	r0, r0
 80010ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010b2:	4770      	bx	lr
 80010b4:	4252      	negs	r2, r2
 80010b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010ba:	f000 f809 	bl	80010d0 <__udivmoddi4>
 80010be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010c6:	b004      	add	sp, #16
 80010c8:	4252      	negs	r2, r2
 80010ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010ce:	4770      	bx	lr

080010d0 <__udivmoddi4>:
 80010d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d4:	468c      	mov	ip, r1
 80010d6:	4604      	mov	r4, r0
 80010d8:	9e08      	ldr	r6, [sp, #32]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d14b      	bne.n	8001176 <__udivmoddi4+0xa6>
 80010de:	428a      	cmp	r2, r1
 80010e0:	4615      	mov	r5, r2
 80010e2:	d967      	bls.n	80011b4 <__udivmoddi4+0xe4>
 80010e4:	fab2 f282 	clz	r2, r2
 80010e8:	b14a      	cbz	r2, 80010fe <__udivmoddi4+0x2e>
 80010ea:	f1c2 0720 	rsb	r7, r2, #32
 80010ee:	fa01 f302 	lsl.w	r3, r1, r2
 80010f2:	fa20 f707 	lsr.w	r7, r0, r7
 80010f6:	4095      	lsls	r5, r2
 80010f8:	ea47 0c03 	orr.w	ip, r7, r3
 80010fc:	4094      	lsls	r4, r2
 80010fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001102:	fbbc f7fe 	udiv	r7, ip, lr
 8001106:	fa1f f885 	uxth.w	r8, r5
 800110a:	fb0e c317 	mls	r3, lr, r7, ip
 800110e:	fb07 f908 	mul.w	r9, r7, r8
 8001112:	0c21      	lsrs	r1, r4, #16
 8001114:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001118:	4599      	cmp	r9, r3
 800111a:	d909      	bls.n	8001130 <__udivmoddi4+0x60>
 800111c:	18eb      	adds	r3, r5, r3
 800111e:	f107 31ff 	add.w	r1, r7, #4294967295
 8001122:	f080 811c 	bcs.w	800135e <__udivmoddi4+0x28e>
 8001126:	4599      	cmp	r9, r3
 8001128:	f240 8119 	bls.w	800135e <__udivmoddi4+0x28e>
 800112c:	3f02      	subs	r7, #2
 800112e:	442b      	add	r3, r5
 8001130:	eba3 0309 	sub.w	r3, r3, r9
 8001134:	fbb3 f0fe 	udiv	r0, r3, lr
 8001138:	fb0e 3310 	mls	r3, lr, r0, r3
 800113c:	fb00 f108 	mul.w	r1, r0, r8
 8001140:	b2a4      	uxth	r4, r4
 8001142:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001146:	42a1      	cmp	r1, r4
 8001148:	d909      	bls.n	800115e <__udivmoddi4+0x8e>
 800114a:	192c      	adds	r4, r5, r4
 800114c:	f100 33ff 	add.w	r3, r0, #4294967295
 8001150:	f080 8107 	bcs.w	8001362 <__udivmoddi4+0x292>
 8001154:	42a1      	cmp	r1, r4
 8001156:	f240 8104 	bls.w	8001362 <__udivmoddi4+0x292>
 800115a:	3802      	subs	r0, #2
 800115c:	442c      	add	r4, r5
 800115e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001162:	2700      	movs	r7, #0
 8001164:	1a64      	subs	r4, r4, r1
 8001166:	b11e      	cbz	r6, 8001170 <__udivmoddi4+0xa0>
 8001168:	2300      	movs	r3, #0
 800116a:	40d4      	lsrs	r4, r2
 800116c:	e9c6 4300 	strd	r4, r3, [r6]
 8001170:	4639      	mov	r1, r7
 8001172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001176:	428b      	cmp	r3, r1
 8001178:	d909      	bls.n	800118e <__udivmoddi4+0xbe>
 800117a:	2e00      	cmp	r6, #0
 800117c:	f000 80ec 	beq.w	8001358 <__udivmoddi4+0x288>
 8001180:	2700      	movs	r7, #0
 8001182:	e9c6 0100 	strd	r0, r1, [r6]
 8001186:	4638      	mov	r0, r7
 8001188:	4639      	mov	r1, r7
 800118a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800118e:	fab3 f783 	clz	r7, r3
 8001192:	2f00      	cmp	r7, #0
 8001194:	d148      	bne.n	8001228 <__udivmoddi4+0x158>
 8001196:	428b      	cmp	r3, r1
 8001198:	d302      	bcc.n	80011a0 <__udivmoddi4+0xd0>
 800119a:	4282      	cmp	r2, r0
 800119c:	f200 80fb 	bhi.w	8001396 <__udivmoddi4+0x2c6>
 80011a0:	1a84      	subs	r4, r0, r2
 80011a2:	eb61 0303 	sbc.w	r3, r1, r3
 80011a6:	2001      	movs	r0, #1
 80011a8:	469c      	mov	ip, r3
 80011aa:	2e00      	cmp	r6, #0
 80011ac:	d0e0      	beq.n	8001170 <__udivmoddi4+0xa0>
 80011ae:	e9c6 4c00 	strd	r4, ip, [r6]
 80011b2:	e7dd      	b.n	8001170 <__udivmoddi4+0xa0>
 80011b4:	b902      	cbnz	r2, 80011b8 <__udivmoddi4+0xe8>
 80011b6:	deff      	udf	#255	; 0xff
 80011b8:	fab2 f282 	clz	r2, r2
 80011bc:	2a00      	cmp	r2, #0
 80011be:	f040 808f 	bne.w	80012e0 <__udivmoddi4+0x210>
 80011c2:	2701      	movs	r7, #1
 80011c4:	1b49      	subs	r1, r1, r5
 80011c6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80011ca:	fa1f f985 	uxth.w	r9, r5
 80011ce:	fbb1 fef8 	udiv	lr, r1, r8
 80011d2:	fb08 111e 	mls	r1, r8, lr, r1
 80011d6:	fb09 f00e 	mul.w	r0, r9, lr
 80011da:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80011de:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 80011e2:	4298      	cmp	r0, r3
 80011e4:	d907      	bls.n	80011f6 <__udivmoddi4+0x126>
 80011e6:	18eb      	adds	r3, r5, r3
 80011e8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80011ec:	d202      	bcs.n	80011f4 <__udivmoddi4+0x124>
 80011ee:	4298      	cmp	r0, r3
 80011f0:	f200 80cd 	bhi.w	800138e <__udivmoddi4+0x2be>
 80011f4:	468e      	mov	lr, r1
 80011f6:	1a1b      	subs	r3, r3, r0
 80011f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80011fc:	fb08 3310 	mls	r3, r8, r0, r3
 8001200:	fb09 f900 	mul.w	r9, r9, r0
 8001204:	b2a4      	uxth	r4, r4
 8001206:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800120a:	45a1      	cmp	r9, r4
 800120c:	d907      	bls.n	800121e <__udivmoddi4+0x14e>
 800120e:	192c      	adds	r4, r5, r4
 8001210:	f100 33ff 	add.w	r3, r0, #4294967295
 8001214:	d202      	bcs.n	800121c <__udivmoddi4+0x14c>
 8001216:	45a1      	cmp	r9, r4
 8001218:	f200 80b6 	bhi.w	8001388 <__udivmoddi4+0x2b8>
 800121c:	4618      	mov	r0, r3
 800121e:	eba4 0409 	sub.w	r4, r4, r9
 8001222:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8001226:	e79e      	b.n	8001166 <__udivmoddi4+0x96>
 8001228:	f1c7 0520 	rsb	r5, r7, #32
 800122c:	40bb      	lsls	r3, r7
 800122e:	fa22 fc05 	lsr.w	ip, r2, r5
 8001232:	ea4c 0c03 	orr.w	ip, ip, r3
 8001236:	fa21 f405 	lsr.w	r4, r1, r5
 800123a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800123e:	fbb4 f9fe 	udiv	r9, r4, lr
 8001242:	fa1f f88c 	uxth.w	r8, ip
 8001246:	fb0e 4419 	mls	r4, lr, r9, r4
 800124a:	fa20 f305 	lsr.w	r3, r0, r5
 800124e:	40b9      	lsls	r1, r7
 8001250:	fb09 fa08 	mul.w	sl, r9, r8
 8001254:	4319      	orrs	r1, r3
 8001256:	0c0b      	lsrs	r3, r1, #16
 8001258:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800125c:	45a2      	cmp	sl, r4
 800125e:	fa02 f207 	lsl.w	r2, r2, r7
 8001262:	fa00 f307 	lsl.w	r3, r0, r7
 8001266:	d90b      	bls.n	8001280 <__udivmoddi4+0x1b0>
 8001268:	eb1c 0404 	adds.w	r4, ip, r4
 800126c:	f109 30ff 	add.w	r0, r9, #4294967295
 8001270:	f080 8088 	bcs.w	8001384 <__udivmoddi4+0x2b4>
 8001274:	45a2      	cmp	sl, r4
 8001276:	f240 8085 	bls.w	8001384 <__udivmoddi4+0x2b4>
 800127a:	f1a9 0902 	sub.w	r9, r9, #2
 800127e:	4464      	add	r4, ip
 8001280:	eba4 040a 	sub.w	r4, r4, sl
 8001284:	fbb4 f0fe 	udiv	r0, r4, lr
 8001288:	fb0e 4410 	mls	r4, lr, r0, r4
 800128c:	fb00 fa08 	mul.w	sl, r0, r8
 8001290:	b289      	uxth	r1, r1
 8001292:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8001296:	45a2      	cmp	sl, r4
 8001298:	d908      	bls.n	80012ac <__udivmoddi4+0x1dc>
 800129a:	eb1c 0404 	adds.w	r4, ip, r4
 800129e:	f100 31ff 	add.w	r1, r0, #4294967295
 80012a2:	d26b      	bcs.n	800137c <__udivmoddi4+0x2ac>
 80012a4:	45a2      	cmp	sl, r4
 80012a6:	d969      	bls.n	800137c <__udivmoddi4+0x2ac>
 80012a8:	3802      	subs	r0, #2
 80012aa:	4464      	add	r4, ip
 80012ac:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012b0:	fba0 8902 	umull	r8, r9, r0, r2
 80012b4:	eba4 040a 	sub.w	r4, r4, sl
 80012b8:	454c      	cmp	r4, r9
 80012ba:	4641      	mov	r1, r8
 80012bc:	46ce      	mov	lr, r9
 80012be:	d354      	bcc.n	800136a <__udivmoddi4+0x29a>
 80012c0:	d051      	beq.n	8001366 <__udivmoddi4+0x296>
 80012c2:	2e00      	cmp	r6, #0
 80012c4:	d069      	beq.n	800139a <__udivmoddi4+0x2ca>
 80012c6:	1a5a      	subs	r2, r3, r1
 80012c8:	eb64 040e 	sbc.w	r4, r4, lr
 80012cc:	fa04 f505 	lsl.w	r5, r4, r5
 80012d0:	fa22 f307 	lsr.w	r3, r2, r7
 80012d4:	40fc      	lsrs	r4, r7
 80012d6:	431d      	orrs	r5, r3
 80012d8:	e9c6 5400 	strd	r5, r4, [r6]
 80012dc:	2700      	movs	r7, #0
 80012de:	e747      	b.n	8001170 <__udivmoddi4+0xa0>
 80012e0:	4095      	lsls	r5, r2
 80012e2:	f1c2 0320 	rsb	r3, r2, #32
 80012e6:	fa21 f003 	lsr.w	r0, r1, r3
 80012ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80012ee:	fbb0 f7f8 	udiv	r7, r0, r8
 80012f2:	fa1f f985 	uxth.w	r9, r5
 80012f6:	fb08 0017 	mls	r0, r8, r7, r0
 80012fa:	fa24 f303 	lsr.w	r3, r4, r3
 80012fe:	4091      	lsls	r1, r2
 8001300:	fb07 fc09 	mul.w	ip, r7, r9
 8001304:	430b      	orrs	r3, r1
 8001306:	0c19      	lsrs	r1, r3, #16
 8001308:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800130c:	458c      	cmp	ip, r1
 800130e:	fa04 f402 	lsl.w	r4, r4, r2
 8001312:	d907      	bls.n	8001324 <__udivmoddi4+0x254>
 8001314:	1869      	adds	r1, r5, r1
 8001316:	f107 30ff 	add.w	r0, r7, #4294967295
 800131a:	d231      	bcs.n	8001380 <__udivmoddi4+0x2b0>
 800131c:	458c      	cmp	ip, r1
 800131e:	d92f      	bls.n	8001380 <__udivmoddi4+0x2b0>
 8001320:	3f02      	subs	r7, #2
 8001322:	4429      	add	r1, r5
 8001324:	eba1 010c 	sub.w	r1, r1, ip
 8001328:	fbb1 f0f8 	udiv	r0, r1, r8
 800132c:	fb08 1c10 	mls	ip, r8, r0, r1
 8001330:	fb00 fe09 	mul.w	lr, r0, r9
 8001334:	b299      	uxth	r1, r3
 8001336:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800133a:	458e      	cmp	lr, r1
 800133c:	d907      	bls.n	800134e <__udivmoddi4+0x27e>
 800133e:	1869      	adds	r1, r5, r1
 8001340:	f100 33ff 	add.w	r3, r0, #4294967295
 8001344:	d218      	bcs.n	8001378 <__udivmoddi4+0x2a8>
 8001346:	458e      	cmp	lr, r1
 8001348:	d916      	bls.n	8001378 <__udivmoddi4+0x2a8>
 800134a:	3802      	subs	r0, #2
 800134c:	4429      	add	r1, r5
 800134e:	eba1 010e 	sub.w	r1, r1, lr
 8001352:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001356:	e73a      	b.n	80011ce <__udivmoddi4+0xfe>
 8001358:	4637      	mov	r7, r6
 800135a:	4630      	mov	r0, r6
 800135c:	e708      	b.n	8001170 <__udivmoddi4+0xa0>
 800135e:	460f      	mov	r7, r1
 8001360:	e6e6      	b.n	8001130 <__udivmoddi4+0x60>
 8001362:	4618      	mov	r0, r3
 8001364:	e6fb      	b.n	800115e <__udivmoddi4+0x8e>
 8001366:	4543      	cmp	r3, r8
 8001368:	d2ab      	bcs.n	80012c2 <__udivmoddi4+0x1f2>
 800136a:	ebb8 0102 	subs.w	r1, r8, r2
 800136e:	eb69 020c 	sbc.w	r2, r9, ip
 8001372:	3801      	subs	r0, #1
 8001374:	4696      	mov	lr, r2
 8001376:	e7a4      	b.n	80012c2 <__udivmoddi4+0x1f2>
 8001378:	4618      	mov	r0, r3
 800137a:	e7e8      	b.n	800134e <__udivmoddi4+0x27e>
 800137c:	4608      	mov	r0, r1
 800137e:	e795      	b.n	80012ac <__udivmoddi4+0x1dc>
 8001380:	4607      	mov	r7, r0
 8001382:	e7cf      	b.n	8001324 <__udivmoddi4+0x254>
 8001384:	4681      	mov	r9, r0
 8001386:	e77b      	b.n	8001280 <__udivmoddi4+0x1b0>
 8001388:	3802      	subs	r0, #2
 800138a:	442c      	add	r4, r5
 800138c:	e747      	b.n	800121e <__udivmoddi4+0x14e>
 800138e:	f1ae 0e02 	sub.w	lr, lr, #2
 8001392:	442b      	add	r3, r5
 8001394:	e72f      	b.n	80011f6 <__udivmoddi4+0x126>
 8001396:	4638      	mov	r0, r7
 8001398:	e707      	b.n	80011aa <__udivmoddi4+0xda>
 800139a:	4637      	mov	r7, r6
 800139c:	e6e8      	b.n	8001170 <__udivmoddi4+0xa0>
 800139e:	bf00      	nop

080013a0 <__aeabi_idiv0>:
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop

080013a4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80013a8:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <__NVIC_SystemReset+0x20>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80013b4:	4903      	ldr	r1, [pc, #12]	; (80013c4 <__NVIC_SystemReset+0x20>)
 80013b6:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <__NVIC_SystemReset+0x24>)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	60cb      	str	r3, [r1, #12]
 80013bc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <__NVIC_SystemReset+0x1c>
 80013c4:	e000ed00 	.word	0xe000ed00
 80013c8:	05fa0004 	.word	0x05fa0004

080013cc <BME280_Error>:
BME280_CalibData CalibData;
int32_t temper_int;
BME280_WeatherData BME280_CurrentWeatherData;
//------------------------------------------------
void BME280_Error(char *errorMessage)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
    PC_Send(errorMessage);
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f000 ff7f 	bl	80022d8 <PC_Send>
    
    while (1)
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80013da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013de:	4803      	ldr	r0, [pc, #12]	; (80013ec <BME280_Error+0x20>)
 80013e0:	f002 fcba 	bl	8003d58 <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 80013e4:	2064      	movs	r0, #100	; 0x64
 80013e6:	f001 fd63 	bl	8002eb0 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80013ea:	e7f6      	b.n	80013da <BME280_Error+0xe>
 80013ec:	40011000 	.word	0x40011000

080013f0 <I2Cx_WriteData>:
    }
}
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af04      	add	r7, sp, #16
 80013f6:	4603      	mov	r3, r0
 80013f8:	80fb      	strh	r3, [r7, #6]
 80013fa:	460b      	mov	r3, r1
 80013fc:	717b      	strb	r3, [r7, #5]
 80013fe:	4613      	mov	r3, r2
 8001400:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001402:	2300      	movs	r3, #0
 8001404:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 8001406:	797b      	ldrb	r3, [r7, #5]
 8001408:	b29a      	uxth	r2, r3
 800140a:	88f9      	ldrh	r1, [r7, #6]
 800140c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001410:	9302      	str	r3, [sp, #8]
 8001412:	2301      	movs	r3, #1
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2301      	movs	r3, #1
 800141c:	4807      	ldr	r0, [pc, #28]	; (800143c <I2Cx_WriteData+0x4c>)
 800141e:	f002 fddb 	bl	8003fd8 <HAL_I2C_Mem_Write>
 8001422:	4603      	mov	r3, r0
 8001424:	73fb      	strb	r3, [r7, #15]
  
    if(status != HAL_OK) 
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d002      	beq.n	8001432 <I2Cx_WriteData+0x42>
        BME280_Error("[ ERROR ] I2Cx_WriteData: HAL_I2C_Mem_Write\n");
 800142c:	4804      	ldr	r0, [pc, #16]	; (8001440 <I2Cx_WriteData+0x50>)
 800142e:	f7ff ffcd 	bl	80013cc <BME280_Error>
}
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000230 	.word	0x20000230
 8001440:	08008d20 	.word	0x08008d20

08001444 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af04      	add	r7, sp, #16
 800144a:	4603      	mov	r3, r0
 800144c:	460a      	mov	r2, r1
 800144e:	80fb      	strh	r3, [r7, #6]
 8001450:	4613      	mov	r3, r2
 8001452:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001454:	2300      	movs	r3, #0
 8001456:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 800145c:	797b      	ldrb	r3, [r7, #5]
 800145e:	b29a      	uxth	r2, r3
 8001460:	88f9      	ldrh	r1, [r7, #6]
 8001462:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001466:	9302      	str	r3, [sp, #8]
 8001468:	2301      	movs	r3, #1
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	f107 030e 	add.w	r3, r7, #14
 8001470:	9300      	str	r3, [sp, #0]
 8001472:	2301      	movs	r3, #1
 8001474:	4808      	ldr	r0, [pc, #32]	; (8001498 <I2Cx_ReadData+0x54>)
 8001476:	f002 fea9 	bl	80041cc <HAL_I2C_Mem_Read>
 800147a:	4603      	mov	r3, r0
 800147c:	73fb      	strb	r3, [r7, #15]
  
  if(status != HAL_OK) 
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d004      	beq.n	800148e <I2Cx_ReadData+0x4a>
  {
      BME280_Error("[ ERROR ] I2Cx_ReadData: HAL_I2C_Mem_Read");
 8001484:	4805      	ldr	r0, [pc, #20]	; (800149c <I2Cx_ReadData+0x58>)
 8001486:	f7ff ffa1 	bl	80013cc <BME280_Error>
      return 0;
 800148a:	2300      	movs	r3, #0
 800148c:	e000      	b.n	8001490 <I2Cx_ReadData+0x4c>
  }
  
  return value;
 800148e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000230 	.word	0x20000230
 800149c:	08008d50 	.word	0x08008d50

080014a0 <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af04      	add	r7, sp, #16
 80014a6:	4603      	mov	r3, r0
 80014a8:	603a      	str	r2, [r7, #0]
 80014aa:	80fb      	strh	r3, [r7, #6]
 80014ac:	460b      	mov	r3, r1
 80014ae:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80014b0:	2300      	movs	r3, #0
 80014b2:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 80014b4:	797b      	ldrb	r3, [r7, #5]
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	88f9      	ldrh	r1, [r7, #6]
 80014ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014be:	9302      	str	r3, [sp, #8]
 80014c0:	2302      	movs	r3, #2
 80014c2:	9301      	str	r3, [sp, #4]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2301      	movs	r3, #1
 80014ca:	4807      	ldr	r0, [pc, #28]	; (80014e8 <I2Cx_ReadData16+0x48>)
 80014cc:	f002 fe7e 	bl	80041cc <HAL_I2C_Mem_Read>
 80014d0:	4603      	mov	r3, r0
 80014d2:	73fb      	strb	r3, [r7, #15]
  
  if(status != HAL_OK) 
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <I2Cx_ReadData16+0x40>
  {
      BME280_Error("[ ERROR ] I2Cx_ReadData16: HAL_I2C_Mem_Read");
 80014da:	4804      	ldr	r0, [pc, #16]	; (80014ec <I2Cx_ReadData16+0x4c>)
 80014dc:	f7ff ff76 	bl	80013cc <BME280_Error>
  }
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000230 	.word	0x20000230
 80014ec:	08008d7c 	.word	0x08008d7c

080014f0 <I2Cx_ReadData24>:
//------------------------------------------------
static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b088      	sub	sp, #32
 80014f4:	af04      	add	r7, sp, #16
 80014f6:	4603      	mov	r3, r0
 80014f8:	603a      	str	r2, [r7, #0]
 80014fa:	80fb      	strh	r3, [r7, #6]
 80014fc:	460b      	mov	r3, r1
 80014fe:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 8001504:	797b      	ldrb	r3, [r7, #5]
 8001506:	b29a      	uxth	r2, r3
 8001508:	88f9      	ldrh	r1, [r7, #6]
 800150a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800150e:	9302      	str	r3, [sp, #8]
 8001510:	2303      	movs	r3, #3
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	2301      	movs	r3, #1
 800151a:	4807      	ldr	r0, [pc, #28]	; (8001538 <I2Cx_ReadData24+0x48>)
 800151c:	f002 fe56 	bl	80041cc <HAL_I2C_Mem_Read>
 8001520:	4603      	mov	r3, r0
 8001522:	73fb      	strb	r3, [r7, #15]
  
  if(status != HAL_OK) 
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <I2Cx_ReadData24+0x40>
  {
      BME280_Error("[ ERROR ] I2Cx_ReadData24: HAL_I2C_Mem_Read");
 800152a:	4804      	ldr	r0, [pc, #16]	; (800153c <I2Cx_ReadData24+0x4c>)
 800152c:	f7ff ff4e 	bl	80013cc <BME280_Error>
  }
}
 8001530:	bf00      	nop
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000230 	.word	0x20000230
 800153c:	08008da8 	.word	0x08008da8

08001540 <BME280_WriteReg>:
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	460a      	mov	r2, r1
 800154a:	71fb      	strb	r3, [r7, #7]
 800154c:	4613      	mov	r3, r2
 800154e:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 8001550:	79ba      	ldrb	r2, [r7, #6]
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	4619      	mov	r1, r3
 8001556:	20ec      	movs	r0, #236	; 0xec
 8001558:	f7ff ff4a 	bl	80013f0 <I2Cx_WriteData>
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	4619      	mov	r1, r3
 8001572:	20ec      	movs	r0, #236	; 0xec
 8001574:	f7ff ff66 	bl	8001444 <I2Cx_ReadData>
 8001578:	4603      	mov	r3, r0
 800157a:	73fb      	strb	r3, [r7, #15]
  return res;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	6039      	str	r1, [r7, #0]
 8001590:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	4619      	mov	r1, r3
 8001598:	20ec      	movs	r0, #236	; 0xec
 800159a:	f7ff ff81 	bl	80014a0 <I2Cx_ReadData16>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	6039      	str	r1, [r7, #0]
 80015b0:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	4619      	mov	r1, r3
 80015b8:	20ec      	movs	r0, #236	; 0xec
 80015ba:	f7ff ff71 	bl	80014a0 <I2Cx_ReadData16>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <BME280_ReadReg_BE_S16>:
//------------------------------------------------
void BME280_ReadReg_BE_S16(uint8_t Reg, int16_t *Value)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	4603      	mov	r3, r0
 80015ce:	6039      	str	r1, [r7, #0]
 80015d0:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,(uint16_t*)Value);
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	4619      	mov	r1, r3
 80015d8:	20ec      	movs	r0, #236	; 0xec
 80015da:	f7ff ff61 	bl	80014a0 <I2Cx_ReadData16>
  *(uint16_t *) Value = be16toword(*(uint16_t *) Value);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	0a1b      	lsrs	r3, r3, #8
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b21a      	sxth	r2, r3
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	021b      	lsls	r3, r3, #8
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	801a      	strh	r2, [r3, #0]
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <BME280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BME280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	4603      	mov	r3, r0
 800160a:	6039      	str	r1, [r7, #0]
 800160c:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	683a      	ldr	r2, [r7, #0]
 8001612:	4619      	mov	r1, r3
 8001614:	20ec      	movs	r0, #236	; 0xec
 8001616:	f7ff ff6b 	bl	80014f0 <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	0c1b      	lsrs	r3, r3, #16
 8001620:	b2da      	uxtb	r2, r3
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800162a:	431a      	orrs	r2, r3
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	041b      	lsls	r3, r3, #16
 8001632:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001636:	4313      	orrs	r3, r2
 8001638:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	601a      	str	r2, [r3, #0]
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <BME280_ReadStatus>:
//------------------------------------------------
uint8_t BME280_ReadStatus(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BME280_ReadReg(BME280_REGISTER_STATUS)&0x09;
 800164e:	20f3      	movs	r0, #243	; 0xf3
 8001650:	f7ff ff88 	bl	8001564 <BME280_ReadReg>
 8001654:	4603      	mov	r3, r0
 8001656:	f003 0309 	and.w	r3, r3, #9
 800165a:	71fb      	strb	r3, [r7, #7]
  return res;
 800165c:	79fb      	ldrb	r3, [r7, #7]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <BME280_ReadCoefficients>:
//------------------------------------------------
void BME280_ReadCoefficients(void)
{
 8001668:	b598      	push	{r3, r4, r7, lr}
 800166a:	af00      	add	r7, sp, #0
  BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1); 
 800166c:	4937      	ldr	r1, [pc, #220]	; (800174c <BME280_ReadCoefficients+0xe4>)
 800166e:	2088      	movs	r0, #136	; 0x88
 8001670:	f7ff ff89 	bl	8001586 <BME280_ReadReg_U16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);  
 8001674:	4936      	ldr	r1, [pc, #216]	; (8001750 <BME280_ReadCoefficients+0xe8>)
 8001676:	208a      	movs	r0, #138	; 0x8a
 8001678:	f7ff ff95 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);  
 800167c:	4935      	ldr	r1, [pc, #212]	; (8001754 <BME280_ReadCoefficients+0xec>)
 800167e:	208c      	movs	r0, #140	; 0x8c
 8001680:	f7ff ff91 	bl	80015a6 <BME280_ReadReg_S16>
  
  BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1); 
 8001684:	4934      	ldr	r1, [pc, #208]	; (8001758 <BME280_ReadCoefficients+0xf0>)
 8001686:	208e      	movs	r0, #142	; 0x8e
 8001688:	f7ff ff7d 	bl	8001586 <BME280_ReadReg_U16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);  
 800168c:	4933      	ldr	r1, [pc, #204]	; (800175c <BME280_ReadCoefficients+0xf4>)
 800168e:	2090      	movs	r0, #144	; 0x90
 8001690:	f7ff ff89 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);  
 8001694:	4932      	ldr	r1, [pc, #200]	; (8001760 <BME280_ReadCoefficients+0xf8>)
 8001696:	2092      	movs	r0, #146	; 0x92
 8001698:	f7ff ff85 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4); 
 800169c:	4931      	ldr	r1, [pc, #196]	; (8001764 <BME280_ReadCoefficients+0xfc>)
 800169e:	2094      	movs	r0, #148	; 0x94
 80016a0:	f7ff ff81 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);  
 80016a4:	4930      	ldr	r1, [pc, #192]	; (8001768 <BME280_ReadCoefficients+0x100>)
 80016a6:	2096      	movs	r0, #150	; 0x96
 80016a8:	f7ff ff7d 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);  
 80016ac:	492f      	ldr	r1, [pc, #188]	; (800176c <BME280_ReadCoefficients+0x104>)
 80016ae:	2098      	movs	r0, #152	; 0x98
 80016b0:	f7ff ff79 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 80016b4:	492e      	ldr	r1, [pc, #184]	; (8001770 <BME280_ReadCoefficients+0x108>)
 80016b6:	209a      	movs	r0, #154	; 0x9a
 80016b8:	f7ff ff75 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 80016bc:	492d      	ldr	r1, [pc, #180]	; (8001774 <BME280_ReadCoefficients+0x10c>)
 80016be:	209c      	movs	r0, #156	; 0x9c
 80016c0:	f7ff ff71 	bl	80015a6 <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 80016c4:	492c      	ldr	r1, [pc, #176]	; (8001778 <BME280_ReadCoefficients+0x110>)
 80016c6:	209e      	movs	r0, #158	; 0x9e
 80016c8:	f7ff ff6d 	bl	80015a6 <BME280_ReadReg_S16>
  
  CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 80016cc:	20a1      	movs	r0, #161	; 0xa1
 80016ce:	f7ff ff49 	bl	8001564 <BME280_ReadReg>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b1d      	ldr	r3, [pc, #116]	; (800174c <BME280_ReadCoefficients+0xe4>)
 80016d8:	761a      	strb	r2, [r3, #24]
  BME280_ReadReg_S16(BME280_REGISTER_DIG_H2, &CalibData.dig_H2);
 80016da:	4928      	ldr	r1, [pc, #160]	; (800177c <BME280_ReadCoefficients+0x114>)
 80016dc:	20e1      	movs	r0, #225	; 0xe1
 80016de:	f7ff ff62 	bl	80015a6 <BME280_ReadReg_S16>
  CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 80016e2:	20e3      	movs	r0, #227	; 0xe3
 80016e4:	f7ff ff3e 	bl	8001564 <BME280_ReadReg>
 80016e8:	4603      	mov	r3, r0
 80016ea:	461a      	mov	r2, r3
 80016ec:	4b17      	ldr	r3, [pc, #92]	; (800174c <BME280_ReadCoefficients+0xe4>)
 80016ee:	771a      	strb	r2, [r3, #28]
  CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 80016f0:	20e4      	movs	r0, #228	; 0xe4
 80016f2:	f7ff ff37 	bl	8001564 <BME280_ReadReg>
 80016f6:	4603      	mov	r3, r0
 80016f8:	011b      	lsls	r3, r3, #4
 80016fa:	b21c      	sxth	r4, r3
 80016fc:	20e5      	movs	r0, #229	; 0xe5
 80016fe:	f7ff ff31 	bl	8001564 <BME280_ReadReg>
 8001702:	4603      	mov	r3, r0
 8001704:	b21b      	sxth	r3, r3
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	b21b      	sxth	r3, r3
 800170c:	4323      	orrs	r3, r4
 800170e:	b21a      	sxth	r2, r3
 8001710:	4b0e      	ldr	r3, [pc, #56]	; (800174c <BME280_ReadCoefficients+0xe4>)
 8001712:	83da      	strh	r2, [r3, #30]
  CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8001714:	20e6      	movs	r0, #230	; 0xe6
 8001716:	f7ff ff25 	bl	8001564 <BME280_ReadReg>
 800171a:	4603      	mov	r3, r0
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	b21c      	sxth	r4, r3
 8001720:	20e5      	movs	r0, #229	; 0xe5
 8001722:	f7ff ff1f 	bl	8001564 <BME280_ReadReg>
 8001726:	4603      	mov	r3, r0
 8001728:	091b      	lsrs	r3, r3, #4
 800172a:	b2db      	uxtb	r3, r3
 800172c:	b21b      	sxth	r3, r3
 800172e:	4323      	orrs	r3, r4
 8001730:	b21a      	sxth	r2, r3
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <BME280_ReadCoefficients+0xe4>)
 8001734:	841a      	strh	r2, [r3, #32]
  CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 8001736:	20e7      	movs	r0, #231	; 0xe7
 8001738:	f7ff ff14 	bl	8001564 <BME280_ReadReg>
 800173c:	4603      	mov	r3, r0
 800173e:	b25a      	sxtb	r2, r3
 8001740:	4b02      	ldr	r3, [pc, #8]	; (800174c <BME280_ReadCoefficients+0xe4>)
 8001742:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8001746:	bf00      	nop
 8001748:	bd98      	pop	{r3, r4, r7, pc}
 800174a:	bf00      	nop
 800174c:	20000388 	.word	0x20000388
 8001750:	2000038a 	.word	0x2000038a
 8001754:	2000038c 	.word	0x2000038c
 8001758:	2000038e 	.word	0x2000038e
 800175c:	20000390 	.word	0x20000390
 8001760:	20000392 	.word	0x20000392
 8001764:	20000394 	.word	0x20000394
 8001768:	20000396 	.word	0x20000396
 800176c:	20000398 	.word	0x20000398
 8001770:	2000039a 	.word	0x2000039a
 8001774:	2000039c 	.word	0x2000039c
 8001778:	2000039e 	.word	0x2000039e
 800177c:	200003a2 	.word	0x200003a2

08001780 <BME280_SetStandby>:
//------------------------------------------------
void BME280_SetStandby(uint8_t tsb) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 800178a:	20f5      	movs	r0, #245	; 0xf5
 800178c:	f7ff feea 	bl	8001564 <BME280_ReadReg>
 8001790:	4603      	mov	r3, r0
 8001792:	f003 031f 	and.w	r3, r3, #31
 8001796:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BME280_STBY_MSK;
 8001798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179c:	f023 031f 	bic.w	r3, r3, #31
 80017a0:	b25a      	sxtb	r2, r3
 80017a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	4619      	mov	r1, r3
 80017b0:	20f5      	movs	r0, #245	; 0xf5
 80017b2:	f7ff fec5 	bl	8001540 <BME280_WriteReg>
}
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <BME280_SetFilter>:
//------------------------------------------------
  void BME280_SetFilter(uint8_t filter) {
 80017be:	b580      	push	{r7, lr}
 80017c0:	b084      	sub	sp, #16
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	4603      	mov	r3, r0
 80017c6:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 80017c8:	20f5      	movs	r0, #245	; 0xf5
 80017ca:	f7ff fecb 	bl	8001564 <BME280_ReadReg>
 80017ce:	4603      	mov	r3, r0
 80017d0:	f023 031c 	bic.w	r3, r3, #28
 80017d4:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BME280_FILTER_MSK;
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	f003 031c 	and.w	r3, r3, #28
 80017de:	b25a      	sxtb	r2, r3
 80017e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
 80017ec:	4619      	mov	r1, r3
 80017ee:	20f5      	movs	r0, #245	; 0xf5
 80017f0:	f7ff fea6 	bl	8001540 <BME280_WriteReg>
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <BME280_SetOversamplingTemper>:
//------------------------------------------------
void BME280_SetOversamplingTemper(uint8_t osrs)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8001806:	20f4      	movs	r0, #244	; 0xf4
 8001808:	f7ff feac 	bl	8001564 <BME280_ReadReg>
 800180c:	4603      	mov	r3, r0
 800180e:	f003 031f 	and.w	r3, r3, #31
 8001812:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_T_MSK;
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	f023 031f 	bic.w	r3, r3, #31
 800181c:	b25a      	sxtb	r2, r3
 800181e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001822:	4313      	orrs	r3, r2
 8001824:	b25b      	sxtb	r3, r3
 8001826:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	4619      	mov	r1, r3
 800182c:	20f4      	movs	r0, #244	; 0xf4
 800182e:	f7ff fe87 	bl	8001540 <BME280_WriteReg>
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <BME280_SetOversamplingPressure>:
//------------------------------------------------
void BME280_SetOversamplingPressure(uint8_t osrs)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b084      	sub	sp, #16
 800183e:	af00      	add	r7, sp, #0
 8001840:	4603      	mov	r3, r0
 8001842:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8001844:	20f4      	movs	r0, #244	; 0xf4
 8001846:	f7ff fe8d 	bl	8001564 <BME280_ReadReg>
 800184a:	4603      	mov	r3, r0
 800184c:	f023 031c 	bic.w	r3, r3, #28
 8001850:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_P_MSK;
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	f003 031c 	and.w	r3, r3, #28
 800185a:	b25a      	sxtb	r2, r3
 800185c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001860:	4313      	orrs	r3, r2
 8001862:	b25b      	sxtb	r3, r3
 8001864:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	4619      	mov	r1, r3
 800186a:	20f4      	movs	r0, #244	; 0xf4
 800186c:	f7ff fe68 	bl	8001540 <BME280_WriteReg>
}
 8001870:	bf00      	nop
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <BME280_SetOversamplingHum>:
//------------------------------------------------
void BME280_SetOversamplingHum(uint8_t osrs)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8001882:	20f2      	movs	r0, #242	; 0xf2
 8001884:	f7ff fe6e 	bl	8001564 <BME280_ReadReg>
 8001888:	4603      	mov	r3, r0
 800188a:	f023 0307 	bic.w	r3, r3, #7
 800188e:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_H_MSK;
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	f003 0307 	and.w	r3, r3, #7
 8001898:	b25a      	sxtb	r2, r3
 800189a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800189e:	4313      	orrs	r3, r2
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
 80018a6:	4619      	mov	r1, r3
 80018a8:	20f2      	movs	r0, #242	; 0xf2
 80018aa:	f7ff fe49 	bl	8001540 <BME280_WriteReg>
  //The 'ctrl_hum' register needs to be written
  //after changing 'ctrl_hum' for the changes to become effwctive.
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 80018ae:	20f4      	movs	r0, #244	; 0xf4
 80018b0:	f7ff fe58 	bl	8001564 <BME280_ReadReg>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	4619      	mov	r1, r3
 80018bc:	20f4      	movs	r0, #244	; 0xf4
 80018be:	f7ff fe3f 	bl	8001540 <BME280_WriteReg>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <BME280_SetMode>:
//------------------------------------------------
void BME280_SetMode(uint8_t mode) {
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	4603      	mov	r3, r0
 80018d2:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 80018d4:	20f4      	movs	r0, #244	; 0xf4
 80018d6:	f7ff fe45 	bl	8001564 <BME280_ReadReg>
 80018da:	4603      	mov	r3, r0
 80018dc:	f023 0303 	bic.w	r3, r3, #3
 80018e0:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BME280_MODE_MSK;
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	b25a      	sxtb	r2, r3
 80018ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b25b      	sxtb	r3, r3
 80018f4:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80018f6:	7bfb      	ldrb	r3, [r7, #15]
 80018f8:	4619      	mov	r1, r3
 80018fa:	20f4      	movs	r0, #244	; 0xf4
 80018fc:	f7ff fe20 	bl	8001540 <BME280_WriteReg>
}
 8001900:	bf00      	nop
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
  float temper_float = 0.0f;
 800190e:	f04f 0300 	mov.w	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA,&temper_raw);
 8001914:	463b      	mov	r3, r7
 8001916:	4619      	mov	r1, r3
 8001918:	20fa      	movs	r0, #250	; 0xfa
 800191a:	f7ff fe72 	bl	8001602 <BME280_ReadReg_BE_U24>
	temper_raw >>= 4;
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	091b      	lsrs	r3, r3, #4
 8001922:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	08db      	lsrs	r3, r3, #3
 8001928:	4a1d      	ldr	r2, [pc, #116]	; (80019a0 <BME280_ReadTemperature+0x98>)
 800192a:	8812      	ldrh	r2, [r2, #0]
 800192c:	0052      	lsls	r2, r2, #1
 800192e:	1a9b      	subs	r3, r3, r2
		((int32_t)CalibData.dig_T2)) >> 11;
 8001930:	4a1b      	ldr	r2, [pc, #108]	; (80019a0 <BME280_ReadTemperature+0x98>)
 8001932:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001936:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 800193a:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 800193c:	60bb      	str	r3, [r7, #8]
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	4a17      	ldr	r2, [pc, #92]	; (80019a0 <BME280_ReadTemperature+0x98>)
 8001944:	8812      	ldrh	r2, [r2, #0]
 8001946:	1a9b      	subs	r3, r3, r2
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	0912      	lsrs	r2, r2, #4
 800194c:	4914      	ldr	r1, [pc, #80]	; (80019a0 <BME280_ReadTemperature+0x98>)
 800194e:	8809      	ldrh	r1, [r1, #0]
 8001950:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001952:	fb02 f303 	mul.w	r3, r2, r3
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 8001956:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.dig_T3)) >> 14;
 8001958:	4a11      	ldr	r2, [pc, #68]	; (80019a0 <BME280_ReadTemperature+0x98>)
 800195a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 800195e:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T3)) >> 14;
 8001962:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001964:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4413      	add	r3, r2
 800196c:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <BME280_ReadTemperature+0x9c>)
 800196e:	6013      	str	r3, [r2, #0]
	temper_float = ((temper_int * 5 + 128) >> 8);
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <BME280_ReadTemperature+0x9c>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	3380      	adds	r3, #128	; 0x80
 800197c:	121b      	asrs	r3, r3, #8
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff f98c 	bl	8000c9c <__aeabi_i2f>
 8001984:	4603      	mov	r3, r0
 8001986:	60fb      	str	r3, [r7, #12]
	temper_float /= 100.0f;
 8001988:	4907      	ldr	r1, [pc, #28]	; (80019a8 <BME280_ReadTemperature+0xa0>)
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f7ff fa8e 	bl	8000eac <__aeabi_fdiv>
 8001990:	4603      	mov	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]
  return temper_float;
 8001994:	68fb      	ldr	r3, [r7, #12]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000388 	.word	0x20000388
 80019a4:	200003e4 	.word	0x200003e4
 80019a8:	42c80000 	.word	0x42c80000

080019ac <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 80019ac:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 80019b0:	b08a      	sub	sp, #40	; 0x28
 80019b2:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 80019b4:	f04f 0300 	mov.w	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BME280_ReadTemperature(); // must be done first to get t_fine
 80019ba:	f7ff ffa5 	bl	8001908 <BME280_ReadTemperature>
	BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA,&press_raw);
 80019be:	463b      	mov	r3, r7
 80019c0:	4619      	mov	r1, r3
 80019c2:	20f7      	movs	r0, #247	; 0xf7
 80019c4:	f7ff fe1d 	bl	8001602 <BME280_ReadReg_BE_U24>
	press_raw >>= 4;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	091b      	lsrs	r3, r3, #4
 80019cc:	603b      	str	r3, [r7, #0]
	val1 = ((int64_t) temper_int) - 128000;
 80019ce:	4b65      	ldr	r3, [pc, #404]	; (8001b64 <BME280_ReadPressure+0x1b8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4619      	mov	r1, r3
 80019d4:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80019d8:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 80019dc:	f142 34ff 	adc.w	r4, r2, #4294967295
 80019e0:	e9c7 3406 	strd	r3, r4, [r7, #24]
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	fb02 f203 	mul.w	r2, r2, r3
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	69b9      	ldr	r1, [r7, #24]
 80019f0:	fb01 f303 	mul.w	r3, r1, r3
 80019f4:	441a      	add	r2, r3
 80019f6:	69b9      	ldr	r1, [r7, #24]
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	fba1 3403 	umull	r3, r4, r1, r3
 80019fe:	4422      	add	r2, r4
 8001a00:	4614      	mov	r4, r2
 8001a02:	4a59      	ldr	r2, [pc, #356]	; (8001b68 <BME280_ReadPressure+0x1bc>)
 8001a04:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001a08:	b211      	sxth	r1, r2
 8001a0a:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001a0e:	fb01 f504 	mul.w	r5, r1, r4
 8001a12:	fb03 f002 	mul.w	r0, r3, r2
 8001a16:	4428      	add	r0, r5
 8001a18:	fba3 3401 	umull	r3, r4, r3, r1
 8001a1c:	1902      	adds	r2, r0, r4
 8001a1e:	4614      	mov	r4, r2
 8001a20:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8001a24:	e9c7 3404 	strd	r3, r4, [r7, #16]
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 8001a28:	4b4f      	ldr	r3, [pc, #316]	; (8001b68 <BME280_ReadPressure+0x1bc>)
 8001a2a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	fb04 f102 	mul.w	r1, r4, r2
 8001a3a:	69fa      	ldr	r2, [r7, #28]
 8001a3c:	fb03 f202 	mul.w	r2, r3, r2
 8001a40:	1888      	adds	r0, r1, r2
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	fba2 1203 	umull	r1, r2, r2, r3
 8001a48:	1883      	adds	r3, r0, r2
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	f04f 0500 	mov.w	r5, #0
 8001a50:	f04f 0600 	mov.w	r6, #0
 8001a54:	0456      	lsls	r6, r2, #17
 8001a56:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8001a5a:	044d      	lsls	r5, r1, #17
 8001a5c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001a60:	186b      	adds	r3, r5, r1
 8001a62:	eb46 0402 	adc.w	r4, r6, r2
 8001a66:	e9c7 3404 	strd	r3, r4, [r7, #16]
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 8001a6a:	4b3f      	ldr	r3, [pc, #252]	; (8001b68 <BME280_ReadPressure+0x1bc>)
 8001a6c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a70:	b219      	sxth	r1, r3
 8001a72:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001a76:	f04f 0500 	mov.w	r5, #0
 8001a7a:	f04f 0600 	mov.w	r6, #0
 8001a7e:	00ce      	lsls	r6, r1, #3
 8001a80:	2500      	movs	r5, #0
 8001a82:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001a86:	186b      	adds	r3, r5, r1
 8001a88:	eb46 0402 	adc.w	r4, r6, r2
 8001a8c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	fb02 f203 	mul.w	r2, r2, r3
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	69b9      	ldr	r1, [r7, #24]
 8001a9c:	fb01 f303 	mul.w	r3, r1, r3
 8001aa0:	441a      	add	r2, r3
 8001aa2:	69b9      	ldr	r1, [r7, #24]
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	fba1 3403 	umull	r3, r4, r1, r3
 8001aaa:	4422      	add	r2, r4
 8001aac:	4614      	mov	r4, r2
 8001aae:	4a2e      	ldr	r2, [pc, #184]	; (8001b68 <BME280_ReadPressure+0x1bc>)
 8001ab0:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001ab4:	b211      	sxth	r1, r2
 8001ab6:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001aba:	fb01 f504 	mul.w	r5, r1, r4
 8001abe:	fb03 f002 	mul.w	r0, r3, r2
 8001ac2:	4428      	add	r0, r5
 8001ac4:	fba3 3401 	umull	r3, r4, r3, r1
 8001ac8:	1902      	adds	r2, r0, r4
 8001aca:	4614      	mov	r4, r2
 8001acc:	f04f 0100 	mov.w	r1, #0
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	0a19      	lsrs	r1, r3, #8
 8001ad6:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001ada:	1222      	asrs	r2, r4, #8
 8001adc:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <BME280_ReadPressure+0x1bc>)
 8001ade:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ae2:	b21b      	sxth	r3, r3
 8001ae4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001ae8:	69b8      	ldr	r0, [r7, #24]
 8001aea:	fb04 f500 	mul.w	r5, r4, r0
 8001aee:	69f8      	ldr	r0, [r7, #28]
 8001af0:	fb03 f000 	mul.w	r0, r3, r0
 8001af4:	4428      	add	r0, r5
 8001af6:	69bd      	ldr	r5, [r7, #24]
 8001af8:	fba5 5603 	umull	r5, r6, r5, r3
 8001afc:	1983      	adds	r3, r0, r6
 8001afe:	461e      	mov	r6, r3
 8001b00:	f04f 0b00 	mov.w	fp, #0
 8001b04:	f04f 0c00 	mov.w	ip, #0
 8001b08:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 8001b0c:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 8001b10:	ea4f 3b05 	mov.w	fp, r5, lsl #12
 8001b14:	eb1b 0301 	adds.w	r3, fp, r1
 8001b18:	eb4c 0402 	adc.w	r4, ip, r2
 8001b1c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 8001b20:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001b24:	1c19      	adds	r1, r3, #0
 8001b26:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <BME280_ReadPressure+0x1bc>)
 8001b2c:	88db      	ldrh	r3, [r3, #6]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	f04f 0400 	mov.w	r4, #0
 8001b34:	fb03 f502 	mul.w	r5, r3, r2
 8001b38:	fb01 f004 	mul.w	r0, r1, r4
 8001b3c:	4428      	add	r0, r5
 8001b3e:	fba1 3403 	umull	r3, r4, r1, r3
 8001b42:	1902      	adds	r2, r0, r4
 8001b44:	4614      	mov	r4, r2
 8001b46:	f04f 0100 	mov.w	r1, #0
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	1061      	asrs	r1, r4, #1
 8001b50:	17e2      	asrs	r2, r4, #31
 8001b52:	e9c7 1206 	strd	r1, r2, [r7, #24]
	if (val1 == 0) {
 8001b56:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001b5a:	4323      	orrs	r3, r4
 8001b5c:	d106      	bne.n	8001b6c <BME280_ReadPressure+0x1c0>
		return 0; // avoid exception caused by division by zero
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	e110      	b.n	8001d86 <BME280_ReadPressure+0x3da>
 8001b64:	200003e4 	.word	0x200003e4
 8001b68:	20000388 	.word	0x20000388
	}
	p = 1048576 - press_raw;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001b72:	f04f 0400 	mov.w	r4, #0
 8001b76:	e9c7 3402 	strd	r3, r4, [r7, #8]
	p = (((p << 31) - val2) * 3125) / val1;
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	ea4f 0953 	mov.w	r9, r3, lsr #1
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 8001b86:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001b8a:	4645      	mov	r5, r8
 8001b8c:	464e      	mov	r6, r9
 8001b8e:	1aed      	subs	r5, r5, r3
 8001b90:	eb66 0604 	sbc.w	r6, r6, r4
 8001b94:	46a8      	mov	r8, r5
 8001b96:	46b1      	mov	r9, r6
 8001b98:	eb18 0308 	adds.w	r3, r8, r8
 8001b9c:	eb49 0409 	adc.w	r4, r9, r9
 8001ba0:	4698      	mov	r8, r3
 8001ba2:	46a1      	mov	r9, r4
 8001ba4:	eb18 0805 	adds.w	r8, r8, r5
 8001ba8:	eb49 0906 	adc.w	r9, r9, r6
 8001bac:	f04f 0100 	mov.w	r1, #0
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	ea4f 1289 	mov.w	r2, r9, lsl #6
 8001bb8:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 8001bbc:	ea4f 1188 	mov.w	r1, r8, lsl #6
 8001bc0:	eb18 0801 	adds.w	r8, r8, r1
 8001bc4:	eb49 0902 	adc.w	r9, r9, r2
 8001bc8:	f04f 0100 	mov.w	r1, #0
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001bd4:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8001bd8:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001bdc:	4688      	mov	r8, r1
 8001bde:	4691      	mov	r9, r2
 8001be0:	eb18 0805 	adds.w	r8, r8, r5
 8001be4:	eb49 0906 	adc.w	r9, r9, r6
 8001be8:	f04f 0100 	mov.w	r1, #0
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001bf4:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 8001bf8:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001bfc:	4688      	mov	r8, r1
 8001bfe:	4691      	mov	r9, r2
 8001c00:	eb18 0005 	adds.w	r0, r8, r5
 8001c04:	eb49 0106 	adc.w	r1, r9, r6
 8001c08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c0c:	f7ff fa10 	bl	8001030 <__aeabi_ldivmod>
 8001c10:	4603      	mov	r3, r0
 8001c12:	460c      	mov	r4, r1
 8001c14:	e9c7 3402 	strd	r3, r4, [r7, #8]
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001c18:	4b5d      	ldr	r3, [pc, #372]	; (8001d90 <BME280_ReadPressure+0x3e4>)
 8001c1a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001c1e:	b219      	sxth	r1, r3
 8001c20:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001c24:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	f04f 0400 	mov.w	r4, #0
 8001c30:	0b6b      	lsrs	r3, r5, #13
 8001c32:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001c36:	1374      	asrs	r4, r6, #13
 8001c38:	fb03 f502 	mul.w	r5, r3, r2
 8001c3c:	fb01 f004 	mul.w	r0, r1, r4
 8001c40:	4428      	add	r0, r5
 8001c42:	fba1 1203 	umull	r1, r2, r1, r3
 8001c46:	1883      	adds	r3, r0, r2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	f04f 0400 	mov.w	r4, #0
 8001c56:	0b6b      	lsrs	r3, r5, #13
 8001c58:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001c5c:	1374      	asrs	r4, r6, #13
 8001c5e:	fb03 f502 	mul.w	r5, r3, r2
 8001c62:	fb01 f004 	mul.w	r0, r1, r4
 8001c66:	4428      	add	r0, r5
 8001c68:	fba1 1203 	umull	r1, r2, r1, r3
 8001c6c:	1883      	adds	r3, r0, r2
 8001c6e:	461a      	mov	r2, r3
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	f04f 0400 	mov.w	r4, #0
 8001c78:	0e4b      	lsrs	r3, r1, #25
 8001c7a:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 8001c7e:	1654      	asrs	r4, r2, #25
 8001c80:	e9c7 3406 	strd	r3, r4, [r7, #24]
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8001c84:	4b42      	ldr	r3, [pc, #264]	; (8001d90 <BME280_ReadPressure+0x3e4>)
 8001c86:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001c90:	68ba      	ldr	r2, [r7, #8]
 8001c92:	fb04 f102 	mul.w	r1, r4, r2
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	fb03 f202 	mul.w	r2, r3, r2
 8001c9c:	1888      	adds	r0, r1, r2
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	fba2 1203 	umull	r1, r2, r2, r3
 8001ca4:	1883      	adds	r3, r0, r2
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	f04f 0300 	mov.w	r3, #0
 8001cac:	f04f 0400 	mov.w	r4, #0
 8001cb0:	0ccb      	lsrs	r3, r1, #19
 8001cb2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001cb6:	14d4      	asrs	r4, r2, #19
 8001cb8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 8001cbc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001cc0:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001cc4:	eb11 0803 	adds.w	r8, r1, r3
 8001cc8:	eb42 0904 	adc.w	r9, r2, r4
 8001ccc:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001cd0:	eb13 0508 	adds.w	r5, r3, r8
 8001cd4:	eb44 0609 	adc.w	r6, r4, r9
 8001cd8:	f04f 0100 	mov.w	r1, #0
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	0a29      	lsrs	r1, r5, #8
 8001ce2:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8001ce6:	1232      	asrs	r2, r6, #8
 8001ce8:	4b29      	ldr	r3, [pc, #164]	; (8001d90 <BME280_ReadPressure+0x3e4>)
 8001cea:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001cee:	b21d      	sxth	r5, r3
 8001cf0:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001cf4:	f04f 0800 	mov.w	r8, #0
 8001cf8:	f04f 0900 	mov.w	r9, #0
 8001cfc:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8001d00:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8001d04:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001d08:	eb18 0301 	adds.w	r3, r8, r1
 8001d0c:	eb49 0402 	adc.w	r4, r9, r2
 8001d10:	e9c7 3402 	strd	r3, r4, [r7, #8]
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 8001d14:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	f04f 0400 	mov.w	r4, #0
 8001d20:	0a0b      	lsrs	r3, r1, #8
 8001d22:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001d26:	1214      	asrs	r4, r2, #8
 8001d28:	461a      	mov	r2, r3
 8001d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d2e:	fb03 f502 	mul.w	r5, r3, r2
 8001d32:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001d36:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8001d3a:	f04f 0200 	mov.w	r2, #0
 8001d3e:	ea03 0801 	and.w	r8, r3, r1
 8001d42:	ea04 0902 	and.w	r9, r4, r2
 8001d46:	4a13      	ldr	r2, [pc, #76]	; (8001d94 <BME280_ReadPressure+0x3e8>)
 8001d48:	fb02 f109 	mul.w	r1, r2, r9
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	fb02 f208 	mul.w	r2, r2, r8
 8001d52:	440a      	add	r2, r1
 8001d54:	490f      	ldr	r1, [pc, #60]	; (8001d94 <BME280_ReadPressure+0x3e8>)
 8001d56:	fba8 0101 	umull	r0, r1, r8, r1
 8001d5a:	1853      	adds	r3, r2, r1
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4a0e      	ldr	r2, [pc, #56]	; (8001d98 <BME280_ReadPressure+0x3ec>)
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	f7ff f964 	bl	8001030 <__aeabi_ldivmod>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	460c      	mov	r4, r1
 8001d6c:	442b      	add	r3, r5
 8001d6e:	607b      	str	r3, [r7, #4]
	press_float = pres_int / 100.0f;
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f7fe ff8f 	bl	8000c94 <__aeabi_ui2f>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4908      	ldr	r1, [pc, #32]	; (8001d9c <BME280_ReadPressure+0x3f0>)
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff f896 	bl	8000eac <__aeabi_fdiv>
 8001d80:	4603      	mov	r3, r0
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
  return press_float;
 8001d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3728      	adds	r7, #40	; 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 8001d90:	20000388 	.word	0x20000388
 8001d94:	0005f5e1 	.word	0x0005f5e1
 8001d98:	000186a0 	.word	0x000186a0
 8001d9c:	42c80000 	.word	0x42c80000

08001da0 <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
  float hum_float = 0.0f;
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]
	int16_t hum_raw;
	int32_t hum_raw_sign, v_x1_u32r;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001dac:	f7ff fdac 	bl	8001908 <BME280_ReadTemperature>
	BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA,&hum_raw);
 8001db0:	1cbb      	adds	r3, r7, #2
 8001db2:	4619      	mov	r1, r3
 8001db4:	20fd      	movs	r0, #253	; 0xfd
 8001db6:	f7ff fc06 	bl	80015c6 <BME280_ReadReg_BE_S16>
	hum_raw_sign = ((int32_t)hum_raw)&0x0000FFFF;
 8001dba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	60bb      	str	r3, [r7, #8]
	v_x1_u32r = (temper_int - ((int32_t)76800));
 8001dc2:	4b32      	ldr	r3, [pc, #200]	; (8001e8c <BME280_ReadHumidity+0xec>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001dca:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	039a      	lsls	r2, r3, #14
 8001dd0:	4b2f      	ldr	r3, [pc, #188]	; (8001e90 <BME280_ReadHumidity+0xf0>)
 8001dd2:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001dd6:	051b      	lsls	r3, r3, #20
 8001dd8:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001dda:	4b2d      	ldr	r3, [pc, #180]	; (8001e90 <BME280_ReadHumidity+0xf0>)
 8001ddc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001de0:	4619      	mov	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	fb03 f301 	mul.w	r3, r3, r1
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001de8:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001dea:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001dee:	13db      	asrs	r3, r3, #15
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001df0:	4a27      	ldr	r2, [pc, #156]	; (8001e90 <BME280_ReadHumidity+0xf0>)
 8001df2:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8001df6:	4611      	mov	r1, r2
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	fb02 f201 	mul.w	r2, r2, r1
 8001dfe:	1292      	asrs	r2, r2, #10
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001e00:	4923      	ldr	r1, [pc, #140]	; (8001e90 <BME280_ReadHumidity+0xf0>)
 8001e02:	7f09      	ldrb	r1, [r1, #28]
 8001e04:	4608      	mov	r0, r1
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	fb01 f100 	mul.w	r1, r1, r0
 8001e0c:	12c9      	asrs	r1, r1, #11
 8001e0e:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001e12:	fb01 f202 	mul.w	r2, r1, r2
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001e16:	1292      	asrs	r2, r2, #10
 8001e18:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.dig_H2) + 8192) >> 14));
 8001e1c:	491c      	ldr	r1, [pc, #112]	; (8001e90 <BME280_ReadHumidity+0xf0>)
 8001e1e:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001e22:	fb01 f202 	mul.w	r2, r1, r2
 8001e26:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001e2a:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001e2c:	fb02 f303 	mul.w	r3, r2, r3
 8001e30:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	13db      	asrs	r3, r3, #15
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	13d2      	asrs	r2, r2, #15
 8001e3a:	fb02 f303 	mul.w	r3, r2, r3
 8001e3e:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.dig_H1)) >> 4));
 8001e40:	4a13      	ldr	r2, [pc, #76]	; (8001e90 <BME280_ReadHumidity+0xf0>)
 8001e42:	7e12      	ldrb	r2, [r2, #24]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001e44:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_H1)) >> 4));
 8001e48:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001e56:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001e5e:	bfa8      	it	ge
 8001e60:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001e64:	607b      	str	r3, [r7, #4]
	hum_float = (v_x1_u32r>>12);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	131b      	asrs	r3, r3, #12
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe ff16 	bl	8000c9c <__aeabi_i2f>
 8001e70:	4603      	mov	r3, r0
 8001e72:	60fb      	str	r3, [r7, #12]
	hum_float /= 1024.0f;
 8001e74:	f04f 4189 	mov.w	r1, #1149239296	; 0x44800000
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f7ff f817 	bl	8000eac <__aeabi_fdiv>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	60fb      	str	r3, [r7, #12]
  return hum_float;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	200003e4 	.word	0x200003e4
 8001e90:	20000388 	.word	0x20000388

08001e94 <BME280_Init>:
	att = 44330.0 * (1.0 - pow(atm / seaLevel, 0.1903));
  return att;
}
//------------------------------------------------
void BME280_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	71fb      	strb	r3, [r7, #7]
    uint32_t value32 = 0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	603b      	str	r3, [r7, #0]
	value = BME280_ReadReg(BME280_REG_ID);
 8001ea2:	20d0      	movs	r0, #208	; 0xd0
 8001ea4:	f7ff fb5e 	bl	8001564 <BME280_ReadReg>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	71fb      	strb	r3, [r7, #7]
	
	if(value != BME280_ID)
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	2b60      	cmp	r3, #96	; 0x60
 8001eb0:	d003      	beq.n	8001eba <BME280_Init+0x26>
	{
		BME280_Error("[ ERROR ] BME280 Init: Invalid ID\n");
 8001eb2:	4820      	ldr	r0, [pc, #128]	; (8001f34 <BME280_Init+0xa0>)
 8001eb4:	f7ff fa8a 	bl	80013cc <BME280_Error>
		return;
 8001eb8:	e039      	b.n	8001f2e <BME280_Init+0x9a>
	}
    
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 8001eba:	21b6      	movs	r1, #182	; 0xb6
 8001ebc:	20e0      	movs	r0, #224	; 0xe0
 8001ebe:	f7ff fb3f 	bl	8001540 <BME280_WriteReg>
	
    while (BME280_ReadStatus() & BME280_STATUS_IM_UPDATE);
 8001ec2:	bf00      	nop
 8001ec4:	f7ff fbc0 	bl	8001648 <BME280_ReadStatus>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f8      	bne.n	8001ec4 <BME280_Init+0x30>
	
    BME280_ReadCoefficients();
 8001ed2:	f7ff fbc9 	bl	8001668 <BME280_ReadCoefficients>
	BME280_SetStandby(BME280_STBY_1000);
 8001ed6:	20a0      	movs	r0, #160	; 0xa0
 8001ed8:	f7ff fc52 	bl	8001780 <BME280_SetStandby>
	BME280_SetFilter(BME280_FILTER_4);
 8001edc:	2008      	movs	r0, #8
 8001ede:	f7ff fc6e 	bl	80017be <BME280_SetFilter>
	BME280_SetOversamplingTemper(BME280_OSRS_T_x4);
 8001ee2:	2060      	movs	r0, #96	; 0x60
 8001ee4:	f7ff fc8a 	bl	80017fc <BME280_SetOversamplingTemper>
	BME280_SetOversamplingPressure(BME280_OSRS_P_x2);
 8001ee8:	2008      	movs	r0, #8
 8001eea:	f7ff fca6 	bl	800183a <BME280_SetOversamplingPressure>
	BME280_SetOversamplingHum(BME280_OSRS_H_x1);
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f7ff fcc2 	bl	8001878 <BME280_SetOversamplingHum>
	value32 = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001ef4:	20f4      	movs	r0, #244	; 0xf4
 8001ef6:	f7ff fb35 	bl	8001564 <BME280_ReadReg>
 8001efa:	4603      	mov	r3, r0
 8001efc:	603b      	str	r3, [r7, #0]
	value32 |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8001efe:	20f2      	movs	r0, #242	; 0xf2
 8001f00:	f7ff fb30 	bl	8001564 <BME280_ReadReg>
 8001f04:	4603      	mov	r3, r0
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	461a      	mov	r2, r3
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	603b      	str	r3, [r7, #0]
	
	BME280_SetMode(BME280_MODE_NORMAL);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f7ff fcda 	bl	80018ca <BME280_SetMode>
    
    BME280_CurrentWeatherData.humidity = 0;
 8001f16:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <BME280_Init+0xa4>)
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
    BME280_CurrentWeatherData.pressure = 0;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <BME280_Init+0xa4>)
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	605a      	str	r2, [r3, #4]
    BME280_CurrentWeatherData.temperature = 0;
 8001f26:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <BME280_Init+0xa4>)
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
}
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	08008dd4 	.word	0x08008dd4
 8001f38:	2000021c 	.word	0x2000021c
 8001f3c:	00000000 	.word	0x00000000

08001f40 <BME280_GetWeatherData>:
//------------------------------------------------
BME280_WeatherData *BME280_GetWeatherData()
{
 8001f40:	b598      	push	{r3, r4, r7, lr}
 8001f42:	af00      	add	r7, sp, #0
    BME280_CurrentWeatherData.humidity = roundf(BME280_ReadHumidity());
 8001f44:	f7ff ff2c 	bl	8001da0 <BME280_ReadHumidity>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f006 feb6 	bl	8008cbc <roundf>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <BME280_GetWeatherData+0x68>)
 8001f54:	601a      	str	r2, [r3, #0]
    BME280_CurrentWeatherData.pressure = roundf(BME280_ReadPressure() * 0.00075);
 8001f56:	f7ff fd29 	bl	80019ac <BME280_ReadPressure>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe fa63 	bl	8000428 <__aeabi_f2d>
 8001f62:	a30f      	add	r3, pc, #60	; (adr r3, 8001fa0 <BME280_GetWeatherData+0x60>)
 8001f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f68:	f7fe fab6 	bl	80004d8 <__aeabi_dmul>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	460c      	mov	r4, r1
 8001f70:	4618      	mov	r0, r3
 8001f72:	4621      	mov	r1, r4
 8001f74:	f7fe fd88 	bl	8000a88 <__aeabi_d2f>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f006 fe9e 	bl	8008cbc <roundf>
 8001f80:	4602      	mov	r2, r0
 8001f82:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <BME280_GetWeatherData+0x68>)
 8001f84:	605a      	str	r2, [r3, #4]
    BME280_CurrentWeatherData.temperature = roundf(BME280_ReadTemperature());
 8001f86:	f7ff fcbf 	bl	8001908 <BME280_ReadTemperature>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f006 fe95 	bl	8008cbc <roundf>
 8001f92:	4602      	mov	r2, r0
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <BME280_GetWeatherData+0x68>)
 8001f96:	609a      	str	r2, [r3, #8]
    
    return &BME280_CurrentWeatherData;
 8001f98:	4b03      	ldr	r3, [pc, #12]	; (8001fa8 <BME280_GetWeatherData+0x68>)
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	bd98      	pop	{r3, r4, r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	bc6a7efa 	.word	0xbc6a7efa
 8001fa4:	3f489374 	.word	0x3f489374
 8001fa8:	2000021c 	.word	0x2000021c

08001fac <ESP8266_Init>:
UART_HandleTypeDef *ESP8266_huart;
GPIO_TypeDef *ESP8266_PinPort;
uint32_t ESP8266_PinNum;

void ESP8266_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *pinPort, uint32_t pinNum)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
    ESP8266_PinPort = pinPort;
 8001fb8:	4a06      	ldr	r2, [pc, #24]	; (8001fd4 <ESP8266_Init+0x28>)
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	6013      	str	r3, [r2, #0]
    ESP8266_PinNum = pinNum;
 8001fbe:	4a06      	ldr	r2, [pc, #24]	; (8001fd8 <ESP8266_Init+0x2c>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6013      	str	r3, [r2, #0]
    ESP8266_huart = huart;
 8001fc4:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <ESP8266_Init+0x30>)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6013      	str	r3, [r2, #0]
}
 8001fca:	bf00      	nop
 8001fcc:	3714      	adds	r7, #20
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr
 8001fd4:	200004c4 	.word	0x200004c4
 8001fd8:	20000480 	.word	0x20000480
 8001fdc:	2000022c 	.word	0x2000022c

08001fe0 <ESP8266_ON>:

void ESP8266_ON()
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ESP8266_PinPort, ESP8266_PinNum, GPIO_PIN_SET);
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <ESP8266_ON+0x1c>)
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <ESP8266_ON+0x20>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f001 fe99 	bl	8003d28 <HAL_GPIO_WritePin>
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	200004c4 	.word	0x200004c4
 8002000:	20000480 	.word	0x20000480

08002004 <ESP8266_DisconnectFromWifi>:
{
    return ESP8266_Send("ATE0\r\n") && ESP8266_Recv("OK");
}

bool ESP8266_DisconnectFromWifi()
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
	return ESP8266_Send("AT+CWQAP\r\n") && ESP8266_Recv("OK");
 8002008:	4809      	ldr	r0, [pc, #36]	; (8002030 <ESP8266_DisconnectFromWifi+0x2c>)
 800200a:	f000 f8b9 	bl	8002180 <ESP8266_Send>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d007      	beq.n	8002024 <ESP8266_DisconnectFromWifi+0x20>
 8002014:	4807      	ldr	r0, [pc, #28]	; (8002034 <ESP8266_DisconnectFromWifi+0x30>)
 8002016:	f000 f8cf 	bl	80021b8 <ESP8266_Recv>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <ESP8266_DisconnectFromWifi+0x20>
 8002020:	2301      	movs	r3, #1
 8002022:	e000      	b.n	8002026 <ESP8266_DisconnectFromWifi+0x22>
 8002024:	2300      	movs	r3, #0
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	b2db      	uxtb	r3, r3
}
 800202c:	4618      	mov	r0, r3
 800202e:	bd80      	pop	{r7, pc}
 8002030:	08008e24 	.word	0x08008e24
 8002034:	08008e04 	.word	0x08008e04

08002038 <ESP8266_SendRequest>:

bool ESP8266_SendRequest(char *type, char *ip, uint8_t port, char *request)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	4613      	mov	r3, r2
 8002046:	71fb      	strb	r3, [r7, #7]
	return ESP8266_AT_CIPSTART(type, ip, port) && ESP8266_AT_CIPSEND(strlen(request) + 2) && ESP8266_AT_SendData(request);
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	461a      	mov	r2, r3
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f81e 	bl	8002090 <ESP8266_AT_CIPSTART>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d012      	beq.n	8002080 <ESP8266_SendRequest+0x48>
 800205a:	6838      	ldr	r0, [r7, #0]
 800205c:	f7fe f878 	bl	8000150 <strlen>
 8002060:	4603      	mov	r3, r0
 8002062:	3302      	adds	r3, #2
 8002064:	4618      	mov	r0, r3
 8002066:	f000 f83f 	bl	80020e8 <ESP8266_AT_CIPSEND>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d007      	beq.n	8002080 <ESP8266_SendRequest+0x48>
 8002070:	6838      	ldr	r0, [r7, #0]
 8002072:	f000 f85f 	bl	8002134 <ESP8266_AT_SendData>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <ESP8266_SendRequest+0x48>
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <ESP8266_SendRequest+0x4a>
 8002080:	2300      	movs	r3, #0
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	b2db      	uxtb	r3, r3
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <ESP8266_AT_CIPSTART>:

bool ESP8266_AT_CIPSTART(char *type, char *ip, uint8_t port)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af02      	add	r7, sp, #8
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	4613      	mov	r3, r2
 800209c:	71fb      	strb	r3, [r7, #7]
    sprintf(ESP_TX_buff, "AT+CIPSTART=\"%s\",\"%s\",%d\r\n", type, ip, port);
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	490d      	ldr	r1, [pc, #52]	; (80020dc <ESP8266_AT_CIPSTART+0x4c>)
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <ESP8266_AT_CIPSTART+0x50>)
 80020aa:	f005 fa01 	bl	80074b0 <siprintf>
    return ESP8266_Send(ESP_TX_buff) && ESP8266_Recv("OK");
 80020ae:	480c      	ldr	r0, [pc, #48]	; (80020e0 <ESP8266_AT_CIPSTART+0x50>)
 80020b0:	f000 f866 	bl	8002180 <ESP8266_Send>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d007      	beq.n	80020ca <ESP8266_AT_CIPSTART+0x3a>
 80020ba:	480a      	ldr	r0, [pc, #40]	; (80020e4 <ESP8266_AT_CIPSTART+0x54>)
 80020bc:	f000 f87c 	bl	80021b8 <ESP8266_Recv>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <ESP8266_AT_CIPSTART+0x3a>
 80020c6:	2301      	movs	r3, #1
 80020c8:	e000      	b.n	80020cc <ESP8266_AT_CIPSTART+0x3c>
 80020ca:	2300      	movs	r3, #0
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	b2db      	uxtb	r3, r3
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	08008e30 	.word	0x08008e30
 80020e0:	20000440 	.word	0x20000440
 80020e4:	08008e04 	.word	0x08008e04

080020e8 <ESP8266_AT_CIPSEND>:

bool ESP8266_AT_CIPSEND(int requestLength)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
    sprintf(ESP_TX_buff, "AT+CIPSEND=%d\r\n", requestLength);
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	490d      	ldr	r1, [pc, #52]	; (8002128 <ESP8266_AT_CIPSEND+0x40>)
 80020f4:	480d      	ldr	r0, [pc, #52]	; (800212c <ESP8266_AT_CIPSEND+0x44>)
 80020f6:	f005 f9db 	bl	80074b0 <siprintf>
    return ESP8266_Send(ESP_TX_buff) && ESP8266_Recv("OK");
 80020fa:	480c      	ldr	r0, [pc, #48]	; (800212c <ESP8266_AT_CIPSEND+0x44>)
 80020fc:	f000 f840 	bl	8002180 <ESP8266_Send>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d007      	beq.n	8002116 <ESP8266_AT_CIPSEND+0x2e>
 8002106:	480a      	ldr	r0, [pc, #40]	; (8002130 <ESP8266_AT_CIPSEND+0x48>)
 8002108:	f000 f856 	bl	80021b8 <ESP8266_Recv>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <ESP8266_AT_CIPSEND+0x2e>
 8002112:	2301      	movs	r3, #1
 8002114:	e000      	b.n	8002118 <ESP8266_AT_CIPSEND+0x30>
 8002116:	2300      	movs	r3, #0
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	b2db      	uxtb	r3, r3
}
 800211e:	4618      	mov	r0, r3
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	08008e4c 	.word	0x08008e4c
 800212c:	20000440 	.word	0x20000440
 8002130:	08008e04 	.word	0x08008e04

08002134 <ESP8266_AT_SendData>:

bool ESP8266_AT_SendData(char *request)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
    sprintf(ESP_TX_buff, "%s\r\n", request);
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	490d      	ldr	r1, [pc, #52]	; (8002174 <ESP8266_AT_SendData+0x40>)
 8002140:	480d      	ldr	r0, [pc, #52]	; (8002178 <ESP8266_AT_SendData+0x44>)
 8002142:	f005 f9b5 	bl	80074b0 <siprintf>
    return ESP8266_Send(ESP_TX_buff) && ESP8266_Recv("OK");
 8002146:	480c      	ldr	r0, [pc, #48]	; (8002178 <ESP8266_AT_SendData+0x44>)
 8002148:	f000 f81a 	bl	8002180 <ESP8266_Send>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d007      	beq.n	8002162 <ESP8266_AT_SendData+0x2e>
 8002152:	480a      	ldr	r0, [pc, #40]	; (800217c <ESP8266_AT_SendData+0x48>)
 8002154:	f000 f830 	bl	80021b8 <ESP8266_Recv>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <ESP8266_AT_SendData+0x2e>
 800215e:	2301      	movs	r3, #1
 8002160:	e000      	b.n	8002164 <ESP8266_AT_SendData+0x30>
 8002162:	2300      	movs	r3, #0
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	b2db      	uxtb	r3, r3
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	08008e5c 	.word	0x08008e5c
 8002178:	20000440 	.word	0x20000440
 800217c:	08008e04 	.word	0x08008e04

08002180 <ESP8266_Send>:

bool ESP8266_Send(char *command)
{
 8002180:	b590      	push	{r4, r7, lr}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	return HAL_UART_Transmit(ESP8266_huart,(uint8_t*)command, strlen(command), 100) == HAL_OK? true: false;
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <ESP8266_Send+0x34>)
 800218a:	681c      	ldr	r4, [r3, #0]
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7fd ffdf 	bl	8000150 <strlen>
 8002192:	4603      	mov	r3, r0
 8002194:	b29a      	uxth	r2, r3
 8002196:	2364      	movs	r3, #100	; 0x64
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4620      	mov	r0, r4
 800219c:	f004 f8c7 	bl	800632e <HAL_UART_Transmit>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	bf0c      	ite	eq
 80021a6:	2301      	moveq	r3, #1
 80021a8:	2300      	movne	r3, #0
 80021aa:	b2db      	uxtb	r3, r3
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd90      	pop	{r4, r7, pc}
 80021b4:	2000022c 	.word	0x2000022c

080021b8 <ESP8266_Recv>:
/*
 * Receiving methods
 */

bool ESP8266_Recv(char *correctAnswer)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	ESP8266_ClearRecvBuff();
 80021c0:	f000 f820 	bl	8002204 <ESP8266_ClearRecvBuff>

	uint32_t time = HAL_GetTick();
 80021c4:	f000 fe6a 	bl	8002e9c <HAL_GetTick>
 80021c8:	60f8      	str	r0, [r7, #12]
	uint32_t maxDelayTime = 10000;
 80021ca:	f242 7310 	movw	r3, #10000	; 0x2710
 80021ce:	60bb      	str	r3, [r7, #8]

	while(HAL_GetTick() - time < maxDelayTime)
 80021d0:	e008      	b.n	80021e4 <ESP8266_Recv+0x2c>
	{
		if(strstr(ESP_RX_buff, correctAnswer) != NULL)
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	480a      	ldr	r0, [pc, #40]	; (8002200 <ESP8266_Recv+0x48>)
 80021d6:	f005 f98b 	bl	80074f0 <strstr>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <ESP8266_Recv+0x2c>
					return true;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e008      	b.n	80021f6 <ESP8266_Recv+0x3e>
	while(HAL_GetTick() - time < maxDelayTime)
 80021e4:	f000 fe5a 	bl	8002e9c <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d8ee      	bhi.n	80021d2 <ESP8266_Recv+0x1a>
	}

	return false;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000308 	.word	0x20000308

08002204 <ESP8266_ClearRecvBuff>:

void ESP8266_ClearRecvBuff()
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	memset(ESP_RX_buff, 0, ESP_RX_buff_size);
 8002208:	2280      	movs	r2, #128	; 0x80
 800220a:	2100      	movs	r1, #0
 800220c:	4807      	ldr	r0, [pc, #28]	; (800222c <ESP8266_ClearRecvBuff+0x28>)
 800220e:	f004 fcf7 	bl	8006c00 <memset>
	ESP_RX_buff_index = 0;
 8002212:	4b07      	ldr	r3, [pc, #28]	; (8002230 <ESP8266_ClearRecvBuff+0x2c>)
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(ESP8266_huart, &recvByte, (uint16_t)1);
 8002218:	4b06      	ldr	r3, [pc, #24]	; (8002234 <ESP8266_ClearRecvBuff+0x30>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2201      	movs	r2, #1
 800221e:	4906      	ldr	r1, [pc, #24]	; (8002238 <ESP8266_ClearRecvBuff+0x34>)
 8002220:	4618      	mov	r0, r3
 8002222:	f004 f91d 	bl	8006460 <HAL_UART_Receive_IT>
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000308 	.word	0x20000308
 8002230:	200001f8 	.word	0x200001f8
 8002234:	2000022c 	.word	0x2000022c
 8002238:	20000228 	.word	0x20000228

0800223c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
	if(huart == ESP8266_huart)
 8002244:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <HAL_UART_RxCpltCallback+0x3c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	429a      	cmp	r2, r3
 800224c:	d110      	bne.n	8002270 <HAL_UART_RxCpltCallback+0x34>
	{
		ESP_RX_buff[ESP_RX_buff_index++] = recvByte;
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_UART_RxCpltCallback+0x40>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	4909      	ldr	r1, [pc, #36]	; (800227c <HAL_UART_RxCpltCallback+0x40>)
 8002256:	600a      	str	r2, [r1, #0]
 8002258:	4a09      	ldr	r2, [pc, #36]	; (8002280 <HAL_UART_RxCpltCallback+0x44>)
 800225a:	7812      	ldrb	r2, [r2, #0]
 800225c:	b2d1      	uxtb	r1, r2
 800225e:	4a09      	ldr	r2, [pc, #36]	; (8002284 <HAL_UART_RxCpltCallback+0x48>)
 8002260:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Receive_IT(ESP8266_huart, &recvByte, (uint16_t)1);
 8002262:	4b05      	ldr	r3, [pc, #20]	; (8002278 <HAL_UART_RxCpltCallback+0x3c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2201      	movs	r2, #1
 8002268:	4905      	ldr	r1, [pc, #20]	; (8002280 <HAL_UART_RxCpltCallback+0x44>)
 800226a:	4618      	mov	r0, r3
 800226c:	f004 f8f8 	bl	8006460 <HAL_UART_Receive_IT>
	}
}
 8002270:	bf00      	nop
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	2000022c 	.word	0x2000022c
 800227c:	200001f8 	.word	0x200001f8
 8002280:	20000228 	.word	0x20000228
 8002284:	20000308 	.word	0x20000308

08002288 <ESP8266_ConnectTo>:

/*
 *  Connection methods
 */
bool ESP8266_ConnectTo(char *wifiName, char *password)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
	sprintf(ESP_TX_buff, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", wifiName, password);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	490d      	ldr	r1, [pc, #52]	; (80022cc <ESP8266_ConnectTo+0x44>)
 8002298:	480d      	ldr	r0, [pc, #52]	; (80022d0 <ESP8266_ConnectTo+0x48>)
 800229a:	f005 f909 	bl	80074b0 <siprintf>
	return ESP8266_Send(ESP_TX_buff) && ESP8266_Recv("OK");
 800229e:	480c      	ldr	r0, [pc, #48]	; (80022d0 <ESP8266_ConnectTo+0x48>)
 80022a0:	f7ff ff6e 	bl	8002180 <ESP8266_Send>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d007      	beq.n	80022ba <ESP8266_ConnectTo+0x32>
 80022aa:	480a      	ldr	r0, [pc, #40]	; (80022d4 <ESP8266_ConnectTo+0x4c>)
 80022ac:	f7ff ff84 	bl	80021b8 <ESP8266_Recv>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <ESP8266_ConnectTo+0x32>
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <ESP8266_ConnectTo+0x34>
 80022ba:	2300      	movs	r3, #0
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	b2db      	uxtb	r3, r3
	ESP8266_Send(ESP_TX_buff);
	ESP8266_Recv("OK");
	PC_Send(ESP_RX_buff_index);
	return true;
	*/
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	08008e64 	.word	0x08008e64
 80022d0:	20000440 	.word	0x20000440
 80022d4:	08008e04 	.word	0x08008e04

080022d8 <PC_Send>:
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_RTC_Init(void);
/* USER CODE BEGIN PFP */
void PC_Send(char *str)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),1000);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7fd ff35 	bl	8000150 <strlen>
 80022e6:	4603      	mov	r3, r0
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	4803      	ldr	r0, [pc, #12]	; (8002300 <PC_Send+0x28>)
 80022f2:	f004 f81c 	bl	800632e <HAL_UART_Transmit>
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200003e8 	.word	0x200003e8
 8002304:	00000000 	.word	0x00000000

08002308 <getBatteryVoltage>:

float getBatteryVoltage()
{
 8002308:	b590      	push	{r4, r7, lr}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 800230e:	481a      	ldr	r0, [pc, #104]	; (8002378 <getBatteryVoltage+0x70>)
 8002310:	f000 fec8 	bl	80030a4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002314:	2164      	movs	r1, #100	; 0x64
 8002316:	4818      	ldr	r0, [pc, #96]	; (8002378 <getBatteryVoltage+0x70>)
 8002318:	f000 ff9e 	bl	8003258 <HAL_ADC_PollForConversion>
	uint32_t adcResult = HAL_ADC_GetValue(&hadc1);
 800231c:	4816      	ldr	r0, [pc, #88]	; (8002378 <getBatteryVoltage+0x70>)
 800231e:	f001 f895 	bl	800344c <HAL_ADC_GetValue>
 8002322:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 8002324:	4814      	ldr	r0, [pc, #80]	; (8002378 <getBatteryVoltage+0x70>)
 8002326:	f000 ff6b 	bl	8003200 <HAL_ADC_Stop>

	float realVoltage = adcResult / 1085.0 /0.48;
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe f85a 	bl	80003e4 <__aeabi_ui2d>
 8002330:	a30d      	add	r3, pc, #52	; (adr r3, 8002368 <getBatteryVoltage+0x60>)
 8002332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002336:	f7fe f9f9 	bl	800072c <__aeabi_ddiv>
 800233a:	4603      	mov	r3, r0
 800233c:	460c      	mov	r4, r1
 800233e:	4618      	mov	r0, r3
 8002340:	4621      	mov	r1, r4
 8002342:	a30b      	add	r3, pc, #44	; (adr r3, 8002370 <getBatteryVoltage+0x68>)
 8002344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002348:	f7fe f9f0 	bl	800072c <__aeabi_ddiv>
 800234c:	4603      	mov	r3, r0
 800234e:	460c      	mov	r4, r1
 8002350:	4618      	mov	r0, r3
 8002352:	4621      	mov	r1, r4
 8002354:	f7fe fb98 	bl	8000a88 <__aeabi_d2f>
 8002358:	4603      	mov	r3, r0
 800235a:	603b      	str	r3, [r7, #0]

	return realVoltage;
 800235c:	683b      	ldr	r3, [r7, #0]
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bd90      	pop	{r4, r7, pc}
 8002366:	bf00      	nop
 8002368:	00000000 	.word	0x00000000
 800236c:	4090f400 	.word	0x4090f400
 8002370:	eb851eb8 	.word	0xeb851eb8
 8002374:	3fdeb851 	.word	0x3fdeb851
 8002378:	200003ac 	.word	0x200003ac

0800237c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800237c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002380:	b088      	sub	sp, #32
 8002382:	af06      	add	r7, sp, #24
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002384:	f000 fd32 	bl	8002dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002388:	f000 f914 	bl	80025b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800238c:	f000 fa70 	bl	8002870 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002390:	f000 f966 	bl	8002660 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002394:	f000 f9a2 	bl	80026dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002398:	f000 fa16 	bl	80027c8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800239c:	f000 fa3e 	bl	800281c <MX_USART2_UART_Init>
  MX_RTC_Init();
 80023a0:	f000 f9ca 	bl	8002738 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  PC_Send("Start\n");
 80023a4:	4869      	ldr	r0, [pc, #420]	; (800254c <main+0x1d0>)
 80023a6:	f7ff ff97 	bl	80022d8 <PC_Send>

  BME280_Init();
 80023aa:	f7ff fd73 	bl	8001e94 <BME280_Init>
  ESP8266_Init(&huart2, GPIOB, GPIO_PIN_11);
 80023ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023b2:	4967      	ldr	r1, [pc, #412]	; (8002550 <main+0x1d4>)
 80023b4:	4867      	ldr	r0, [pc, #412]	; (8002554 <main+0x1d8>)
 80023b6:	f7ff fdf9 	bl	8001fac <ESP8266_Init>
  ESP8266_ON();
 80023ba:	f7ff fe11 	bl	8001fe0 <ESP8266_ON>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  request = false;
 80023be:	4b66      	ldr	r3, [pc, #408]	; (8002558 <main+0x1dc>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	701a      	strb	r2, [r3, #0]
	  connect = false;
 80023c4:	4b65      	ldr	r3, [pc, #404]	; (800255c <main+0x1e0>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	701a      	strb	r2, [r3, #0]
	  disconnect = false;
 80023ca:	4b65      	ldr	r3, [pc, #404]	; (8002560 <main+0x1e4>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]

	  for(int i = 0; i < 3; ++i)
 80023d0:	2300      	movs	r3, #0
 80023d2:	607b      	str	r3, [r7, #4]
 80023d4:	e015      	b.n	8002402 <main+0x86>
	  {
		  //ESP8266_ON();
		  HAL_Delay(1000);
 80023d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023da:	f000 fd69 	bl	8002eb0 <HAL_Delay>

		  connect = ESP8266_ConnectTo("Snapy", "31055243167vlad");
 80023de:	4961      	ldr	r1, [pc, #388]	; (8002564 <main+0x1e8>)
 80023e0:	4861      	ldr	r0, [pc, #388]	; (8002568 <main+0x1ec>)
 80023e2:	f7ff ff51 	bl	8002288 <ESP8266_ConnectTo>
 80023e6:	4603      	mov	r3, r0
 80023e8:	461a      	mov	r2, r3
 80023ea:	4b5c      	ldr	r3, [pc, #368]	; (800255c <main+0x1e0>)
 80023ec:	701a      	strb	r2, [r3, #0]

	      if(connect)
 80023ee:	4b5b      	ldr	r3, [pc, #364]	; (800255c <main+0x1e0>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d109      	bne.n	800240a <main+0x8e>
	      	break;

	      //ESP8266_OFF();
	      HAL_Delay(100);
 80023f6:	2064      	movs	r0, #100	; 0x64
 80023f8:	f000 fd5a 	bl	8002eb0 <HAL_Delay>
	  for(int i = 0; i < 3; ++i)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3301      	adds	r3, #1
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b02      	cmp	r3, #2
 8002406:	dde6      	ble.n	80023d6 <main+0x5a>
 8002408:	e000      	b.n	800240c <main+0x90>
	      	break;
 800240a:	bf00      	nop
	  }

	  if(!connect)
 800240c:	4b53      	ldr	r3, [pc, #332]	; (800255c <main+0x1e0>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	f083 0301 	eor.w	r3, r3, #1
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d004      	beq.n	8002424 <main+0xa8>
	  {
		  PC_Send("[ ERROR ] connect = false;\n");
 800241a:	4854      	ldr	r0, [pc, #336]	; (800256c <main+0x1f0>)
 800241c:	f7ff ff5c 	bl	80022d8 <PC_Send>
	      NVIC_SystemReset();
 8002420:	f7fe ffc0 	bl	80013a4 <__NVIC_SystemReset>
	  }
	  else
	  {
		  PC_Send("[ OK ] connect = true;\n");
 8002424:	4852      	ldr	r0, [pc, #328]	; (8002570 <main+0x1f4>)
 8002426:	f7ff ff57 	bl	80022d8 <PC_Send>
	  }

	  currentWeather = BME280_GetWeatherData();
 800242a:	f7ff fd89 	bl	8001f40 <BME280_GetWeatherData>
 800242e:	4602      	mov	r2, r0
 8002430:	4b50      	ldr	r3, [pc, #320]	; (8002574 <main+0x1f8>)
 8002432:	601a      	str	r2, [r3, #0]
	  currentBatteryVoltage = getBatteryVoltage();
 8002434:	f7ff ff68 	bl	8002308 <getBatteryVoltage>
 8002438:	4602      	mov	r2, r0
 800243a:	4b4f      	ldr	r3, [pc, #316]	; (8002578 <main+0x1fc>)
 800243c:	601a      	str	r2, [r3, #0]

	  sprintf(buff, "GET /weatherStation/addWeather.php?t=%d&h=%d&p=%d&v=%2.2f", (int)currentWeather->temperature, (int)currentWeather->humidity, (int)currentWeather->pressure, currentBatteryVoltage);
 800243e:	4b4d      	ldr	r3, [pc, #308]	; (8002574 <main+0x1f8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe fdcd 	bl	8000fe4 <__aeabi_f2iz>
 800244a:	4606      	mov	r6, r0
 800244c:	4b49      	ldr	r3, [pc, #292]	; (8002574 <main+0x1f8>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe fdc6 	bl	8000fe4 <__aeabi_f2iz>
 8002458:	4680      	mov	r8, r0
 800245a:	4b46      	ldr	r3, [pc, #280]	; (8002574 <main+0x1f8>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	4618      	mov	r0, r3
 8002462:	f7fe fdbf 	bl	8000fe4 <__aeabi_f2iz>
 8002466:	4605      	mov	r5, r0
 8002468:	4b43      	ldr	r3, [pc, #268]	; (8002578 <main+0x1fc>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7fd ffdb 	bl	8000428 <__aeabi_f2d>
 8002472:	4603      	mov	r3, r0
 8002474:	460c      	mov	r4, r1
 8002476:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800247a:	9500      	str	r5, [sp, #0]
 800247c:	4643      	mov	r3, r8
 800247e:	4632      	mov	r2, r6
 8002480:	493e      	ldr	r1, [pc, #248]	; (800257c <main+0x200>)
 8002482:	483f      	ldr	r0, [pc, #252]	; (8002580 <main+0x204>)
 8002484:	f005 f814 	bl	80074b0 <siprintf>
	  request = ESP8266_SendRequest("TCP", "192.168.1.102", 80, buff);
 8002488:	4b3d      	ldr	r3, [pc, #244]	; (8002580 <main+0x204>)
 800248a:	2250      	movs	r2, #80	; 0x50
 800248c:	493d      	ldr	r1, [pc, #244]	; (8002584 <main+0x208>)
 800248e:	483e      	ldr	r0, [pc, #248]	; (8002588 <main+0x20c>)
 8002490:	f7ff fdd2 	bl	8002038 <ESP8266_SendRequest>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
 8002498:	4b2f      	ldr	r3, [pc, #188]	; (8002558 <main+0x1dc>)
 800249a:	701a      	strb	r2, [r3, #0]

	  if(!request)
 800249c:	4b2e      	ldr	r3, [pc, #184]	; (8002558 <main+0x1dc>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	f083 0301 	eor.w	r3, r3, #1
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d004      	beq.n	80024b4 <main+0x138>
	  {
		  PC_Send("[ ERROR ] request = false;\n");
 80024aa:	4838      	ldr	r0, [pc, #224]	; (800258c <main+0x210>)
 80024ac:	f7ff ff14 	bl	80022d8 <PC_Send>
	      NVIC_SystemReset();
 80024b0:	f7fe ff78 	bl	80013a4 <__NVIC_SystemReset>
	  }
	  else
	  {
		  PC_Send("[ OK ] request = true;\n");
 80024b4:	4836      	ldr	r0, [pc, #216]	; (8002590 <main+0x214>)
 80024b6:	f7ff ff0f 	bl	80022d8 <PC_Send>
	  }

	  disconnect = ESP8266_DisconnectFromWifi();
 80024ba:	f7ff fda3 	bl	8002004 <ESP8266_DisconnectFromWifi>
 80024be:	4603      	mov	r3, r0
 80024c0:	461a      	mov	r2, r3
 80024c2:	4b27      	ldr	r3, [pc, #156]	; (8002560 <main+0x1e4>)
 80024c4:	701a      	strb	r2, [r3, #0]

	  if(!disconnect)
 80024c6:	4b26      	ldr	r3, [pc, #152]	; (8002560 <main+0x1e4>)
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	f083 0301 	eor.w	r3, r3, #1
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d004      	beq.n	80024de <main+0x162>
	  {
		  PC_Send("[ ERROR ] disconnect = false;\n");
 80024d4:	482f      	ldr	r0, [pc, #188]	; (8002594 <main+0x218>)
 80024d6:	f7ff feff 	bl	80022d8 <PC_Send>
	      NVIC_SystemReset();
 80024da:	f7fe ff63 	bl	80013a4 <__NVIC_SystemReset>
	  }
	  else
	  {
		  PC_Send("[ OK ] disconnect = true;\n");
 80024de:	482e      	ldr	r0, [pc, #184]	; (8002598 <main+0x21c>)
 80024e0:	f7ff fefa 	bl	80022d8 <PC_Send>
	  }

	  //ESP8266_OFF();

	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80024e4:	2200      	movs	r2, #0
 80024e6:	492d      	ldr	r1, [pc, #180]	; (800259c <main+0x220>)
 80024e8:	482d      	ldr	r0, [pc, #180]	; (80025a0 <main+0x224>)
 80024ea:	f003 faa3 	bl	8005a34 <HAL_RTC_GetTime>

	  ++counter;
 80024ee:	4b2d      	ldr	r3, [pc, #180]	; (80025a4 <main+0x228>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	3301      	adds	r3, #1
 80024f4:	4a2b      	ldr	r2, [pc, #172]	; (80025a4 <main+0x228>)
 80024f6:	6013      	str	r3, [r2, #0]
	  sprintf(buff, "[%d-%d-%d %d:%d:%d] %d\n",DateToUpdate.Date, DateToUpdate.Month, DateToUpdate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, counter);
 80024f8:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <main+0x22c>)
 80024fa:	789b      	ldrb	r3, [r3, #2]
 80024fc:	461d      	mov	r5, r3
 80024fe:	4b2a      	ldr	r3, [pc, #168]	; (80025a8 <main+0x22c>)
 8002500:	785b      	ldrb	r3, [r3, #1]
 8002502:	461e      	mov	r6, r3
 8002504:	4b28      	ldr	r3, [pc, #160]	; (80025a8 <main+0x22c>)
 8002506:	78db      	ldrb	r3, [r3, #3]
 8002508:	461a      	mov	r2, r3
 800250a:	4b24      	ldr	r3, [pc, #144]	; (800259c <main+0x220>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	4619      	mov	r1, r3
 8002510:	4b22      	ldr	r3, [pc, #136]	; (800259c <main+0x220>)
 8002512:	785b      	ldrb	r3, [r3, #1]
 8002514:	4618      	mov	r0, r3
 8002516:	4b21      	ldr	r3, [pc, #132]	; (800259c <main+0x220>)
 8002518:	789b      	ldrb	r3, [r3, #2]
 800251a:	461c      	mov	r4, r3
 800251c:	4b21      	ldr	r3, [pc, #132]	; (80025a4 <main+0x228>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	9304      	str	r3, [sp, #16]
 8002522:	9403      	str	r4, [sp, #12]
 8002524:	9002      	str	r0, [sp, #8]
 8002526:	9101      	str	r1, [sp, #4]
 8002528:	9200      	str	r2, [sp, #0]
 800252a:	4633      	mov	r3, r6
 800252c:	462a      	mov	r2, r5
 800252e:	491f      	ldr	r1, [pc, #124]	; (80025ac <main+0x230>)
 8002530:	4813      	ldr	r0, [pc, #76]	; (8002580 <main+0x204>)
 8002532:	f004 ffbd 	bl	80074b0 <siprintf>
	  PC_Send(buff);
 8002536:	4812      	ldr	r0, [pc, #72]	; (8002580 <main+0x204>)
 8002538:	f7ff fece 	bl	80022d8 <PC_Send>

	  HAL_Delay(10000);
 800253c:	f242 7010 	movw	r0, #10000	; 0x2710
 8002540:	f000 fcb6 	bl	8002eb0 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  PC_Send("End while\n");
 8002544:	481a      	ldr	r0, [pc, #104]	; (80025b0 <main+0x234>)
 8002546:	f7ff fec7 	bl	80022d8 <PC_Send>
	  request = false;
 800254a:	e738      	b.n	80023be <main+0x42>
 800254c:	08008eb8 	.word	0x08008eb8
 8002550:	40010c00 	.word	0x40010c00
 8002554:	20000484 	.word	0x20000484
 8002558:	20000428 	.word	0x20000428
 800255c:	20000218 	.word	0x20000218
 8002560:	200003e0 	.word	0x200003e0
 8002564:	08008ec0 	.word	0x08008ec0
 8002568:	08008ed0 	.word	0x08008ed0
 800256c:	08008ed8 	.word	0x08008ed8
 8002570:	08008ef4 	.word	0x08008ef4
 8002574:	20000208 	.word	0x20000208
 8002578:	200003dc 	.word	0x200003dc
 800257c:	08008f0c 	.word	0x08008f0c
 8002580:	20000284 	.word	0x20000284
 8002584:	08008f48 	.word	0x08008f48
 8002588:	08008f58 	.word	0x08008f58
 800258c:	08008f5c 	.word	0x08008f5c
 8002590:	08008f78 	.word	0x08008f78
 8002594:	08008f90 	.word	0x08008f90
 8002598:	08008fb0 	.word	0x08008fb0
 800259c:	200001fc 	.word	0x200001fc
 80025a0:	2000042c 	.word	0x2000042c
 80025a4:	20000204 	.word	0x20000204
 80025a8:	20000200 	.word	0x20000200
 80025ac:	08008fcc 	.word	0x08008fcc
 80025b0:	08008fe4 	.word	0x08008fe4

080025b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b094      	sub	sp, #80	; 0x50
 80025b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025be:	2228      	movs	r2, #40	; 0x28
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f004 fb1c 	bl	8006c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	2200      	movs	r2, #0
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	605a      	str	r2, [r3, #4]
 80025e0:	609a      	str	r2, [r3, #8]
 80025e2:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80025e4:	230a      	movs	r3, #10
 80025e6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025e8:	2301      	movs	r3, #1
 80025ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025ec:	2310      	movs	r3, #16
 80025ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80025f0:	2301      	movs	r3, #1
 80025f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80025f4:	2300      	movs	r3, #0
 80025f6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025fc:	4618      	mov	r0, r3
 80025fe:	f002 fb5d 	bl	8004cbc <HAL_RCC_OscConfig>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002608:	f000 f9d4 	bl	80029b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800260c:	230f      	movs	r3, #15
 800260e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002610:	2300      	movs	r3, #0
 8002612:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002614:	2300      	movs	r3, #0
 8002616:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002618:	2300      	movs	r3, #0
 800261a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800261c:	2300      	movs	r3, #0
 800261e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	2100      	movs	r1, #0
 8002626:	4618      	mov	r0, r3
 8002628:	f002 fdc8 	bl	80051bc <HAL_RCC_ClockConfig>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002632:	f000 f9bf 	bl	80029b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8002636:	2303      	movs	r3, #3
 8002638:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800263a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800263e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	4618      	mov	r0, r3
 8002648:	f002 ff54 	bl	80054f4 <HAL_RCCEx_PeriphCLKConfig>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002652:	f000 f9af 	bl	80029b4 <Error_Handler>
  }
}
 8002656:	bf00      	nop
 8002658:	3750      	adds	r7, #80	; 0x50
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002666:	1d3b      	adds	r3, r7, #4
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002670:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <MX_ADC1_Init+0x74>)
 8002672:	4a19      	ldr	r2, [pc, #100]	; (80026d8 <MX_ADC1_Init+0x78>)
 8002674:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002676:	4b17      	ldr	r3, [pc, #92]	; (80026d4 <MX_ADC1_Init+0x74>)
 8002678:	2200      	movs	r2, #0
 800267a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800267c:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <MX_ADC1_Init+0x74>)
 800267e:	2200      	movs	r2, #0
 8002680:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002682:	4b14      	ldr	r3, [pc, #80]	; (80026d4 <MX_ADC1_Init+0x74>)
 8002684:	2200      	movs	r2, #0
 8002686:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002688:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <MX_ADC1_Init+0x74>)
 800268a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800268e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002690:	4b10      	ldr	r3, [pc, #64]	; (80026d4 <MX_ADC1_Init+0x74>)
 8002692:	2200      	movs	r2, #0
 8002694:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002696:	4b0f      	ldr	r3, [pc, #60]	; (80026d4 <MX_ADC1_Init+0x74>)
 8002698:	2201      	movs	r2, #1
 800269a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800269c:	480d      	ldr	r0, [pc, #52]	; (80026d4 <MX_ADC1_Init+0x74>)
 800269e:	f000 fc29 	bl	8002ef4 <HAL_ADC_Init>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80026a8:	f000 f984 	bl	80029b4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026b0:	2301      	movs	r3, #1
 80026b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	4619      	mov	r1, r3
 80026bc:	4805      	ldr	r0, [pc, #20]	; (80026d4 <MX_ADC1_Init+0x74>)
 80026be:	f000 fed1 	bl	8003464 <HAL_ADC_ConfigChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80026c8:	f000 f974 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026cc:	bf00      	nop
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	200003ac 	.word	0x200003ac
 80026d8:	40012400 	.word	0x40012400

080026dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026e0:	4b12      	ldr	r3, [pc, #72]	; (800272c <MX_I2C1_Init+0x50>)
 80026e2:	4a13      	ldr	r2, [pc, #76]	; (8002730 <MX_I2C1_Init+0x54>)
 80026e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80026e6:	4b11      	ldr	r3, [pc, #68]	; (800272c <MX_I2C1_Init+0x50>)
 80026e8:	4a12      	ldr	r2, [pc, #72]	; (8002734 <MX_I2C1_Init+0x58>)
 80026ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026ec:	4b0f      	ldr	r3, [pc, #60]	; (800272c <MX_I2C1_Init+0x50>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80026f2:	4b0e      	ldr	r3, [pc, #56]	; (800272c <MX_I2C1_Init+0x50>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026f8:	4b0c      	ldr	r3, [pc, #48]	; (800272c <MX_I2C1_Init+0x50>)
 80026fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002700:	4b0a      	ldr	r3, [pc, #40]	; (800272c <MX_I2C1_Init+0x50>)
 8002702:	2200      	movs	r2, #0
 8002704:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002706:	4b09      	ldr	r3, [pc, #36]	; (800272c <MX_I2C1_Init+0x50>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800270c:	4b07      	ldr	r3, [pc, #28]	; (800272c <MX_I2C1_Init+0x50>)
 800270e:	2200      	movs	r2, #0
 8002710:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002712:	4b06      	ldr	r3, [pc, #24]	; (800272c <MX_I2C1_Init+0x50>)
 8002714:	2200      	movs	r2, #0
 8002716:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002718:	4804      	ldr	r0, [pc, #16]	; (800272c <MX_I2C1_Init+0x50>)
 800271a:	f001 fb35 	bl	8003d88 <HAL_I2C_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002724:	f000 f946 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20000230 	.word	0x20000230
 8002730:	40005400 	.word	0x40005400
 8002734:	000186a0 	.word	0x000186a0

08002738 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800273c:	4b1e      	ldr	r3, [pc, #120]	; (80027b8 <MX_RTC_Init+0x80>)
 800273e:	4a1f      	ldr	r2, [pc, #124]	; (80027bc <MX_RTC_Init+0x84>)
 8002740:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8002742:	4b1d      	ldr	r3, [pc, #116]	; (80027b8 <MX_RTC_Init+0x80>)
 8002744:	f04f 32ff 	mov.w	r2, #4294967295
 8002748:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800274a:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <MX_RTC_Init+0x80>)
 800274c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002750:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002752:	4819      	ldr	r0, [pc, #100]	; (80027b8 <MX_RTC_Init+0x80>)
 8002754:	f003 f840 	bl	80057d8 <HAL_RTC_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 800275e:	f000 f929 	bl	80029b4 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8002762:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <MX_RTC_Init+0x88>)
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002768:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <MX_RTC_Init+0x88>)
 800276a:	2200      	movs	r2, #0
 800276c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 800276e:	4b14      	ldr	r3, [pc, #80]	; (80027c0 <MX_RTC_Init+0x88>)
 8002770:	2200      	movs	r2, #0
 8002772:	709a      	strb	r2, [r3, #2]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002774:	2200      	movs	r2, #0
 8002776:	4912      	ldr	r1, [pc, #72]	; (80027c0 <MX_RTC_Init+0x88>)
 8002778:	480f      	ldr	r0, [pc, #60]	; (80027b8 <MX_RTC_Init+0x80>)
 800277a:	f003 f8c3 	bl	8005904 <HAL_RTC_SetTime>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_RTC_Init+0x50>
  {
    Error_Handler();
 8002784:	f000 f916 	bl	80029b4 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8002788:	4b0e      	ldr	r3, [pc, #56]	; (80027c4 <MX_RTC_Init+0x8c>)
 800278a:	2205      	movs	r2, #5
 800278c:	701a      	strb	r2, [r3, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 800278e:	4b0d      	ldr	r3, [pc, #52]	; (80027c4 <MX_RTC_Init+0x8c>)
 8002790:	2201      	movs	r2, #1
 8002792:	705a      	strb	r2, [r3, #1]
  DateToUpdate.Date = 3;
 8002794:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <MX_RTC_Init+0x8c>)
 8002796:	2203      	movs	r2, #3
 8002798:	709a      	strb	r2, [r3, #2]
  DateToUpdate.Year = 20;
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <MX_RTC_Init+0x8c>)
 800279c:	2214      	movs	r2, #20
 800279e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80027a0:	2200      	movs	r2, #0
 80027a2:	4908      	ldr	r1, [pc, #32]	; (80027c4 <MX_RTC_Init+0x8c>)
 80027a4:	4804      	ldr	r0, [pc, #16]	; (80027b8 <MX_RTC_Init+0x80>)
 80027a6:	f003 fa1d 	bl	8005be4 <HAL_RTC_SetDate>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80027b0:	f000 f900 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80027b4:	bf00      	nop
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	2000042c 	.word	0x2000042c
 80027bc:	40002800 	.word	0x40002800
 80027c0:	200001fc 	.word	0x200001fc
 80027c4:	20000200 	.word	0x20000200

080027c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027cc:	4b11      	ldr	r3, [pc, #68]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027ce:	4a12      	ldr	r2, [pc, #72]	; (8002818 <MX_USART1_UART_Init+0x50>)
 80027d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027da:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027e0:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027ee:	220c      	movs	r2, #12
 80027f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027f2:	4b08      	ldr	r3, [pc, #32]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f8:	4b06      	ldr	r3, [pc, #24]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027fe:	4805      	ldr	r0, [pc, #20]	; (8002814 <MX_USART1_UART_Init+0x4c>)
 8002800:	f003 fd48 	bl	8006294 <HAL_UART_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800280a:	f000 f8d3 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200003e8 	.word	0x200003e8
 8002818:	40013800 	.word	0x40013800

0800281c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002820:	4b11      	ldr	r3, [pc, #68]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002822:	4a12      	ldr	r2, [pc, #72]	; (800286c <MX_USART2_UART_Init+0x50>)
 8002824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002826:	4b10      	ldr	r3, [pc, #64]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800282c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800282e:	4b0e      	ldr	r3, [pc, #56]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002840:	4b09      	ldr	r3, [pc, #36]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002842:	220c      	movs	r2, #12
 8002844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	4b08      	ldr	r3, [pc, #32]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002852:	4805      	ldr	r0, [pc, #20]	; (8002868 <MX_USART2_UART_Init+0x4c>)
 8002854:	f003 fd1e 	bl	8006294 <HAL_UART_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800285e:	f000 f8a9 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000484 	.word	0x20000484
 800286c:	40004400 	.word	0x40004400

08002870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	; 0x28
 8002874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002884:	4b45      	ldr	r3, [pc, #276]	; (800299c <MX_GPIO_Init+0x12c>)
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	4a44      	ldr	r2, [pc, #272]	; (800299c <MX_GPIO_Init+0x12c>)
 800288a:	f043 0310 	orr.w	r3, r3, #16
 800288e:	6193      	str	r3, [r2, #24]
 8002890:	4b42      	ldr	r3, [pc, #264]	; (800299c <MX_GPIO_Init+0x12c>)
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	f003 0310 	and.w	r3, r3, #16
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800289c:	4b3f      	ldr	r3, [pc, #252]	; (800299c <MX_GPIO_Init+0x12c>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4a3e      	ldr	r2, [pc, #248]	; (800299c <MX_GPIO_Init+0x12c>)
 80028a2:	f043 0320 	orr.w	r3, r3, #32
 80028a6:	6193      	str	r3, [r2, #24]
 80028a8:	4b3c      	ldr	r3, [pc, #240]	; (800299c <MX_GPIO_Init+0x12c>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f003 0320 	and.w	r3, r3, #32
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b4:	4b39      	ldr	r3, [pc, #228]	; (800299c <MX_GPIO_Init+0x12c>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a38      	ldr	r2, [pc, #224]	; (800299c <MX_GPIO_Init+0x12c>)
 80028ba:	f043 0304 	orr.w	r3, r3, #4
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b36      	ldr	r3, [pc, #216]	; (800299c <MX_GPIO_Init+0x12c>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028cc:	4b33      	ldr	r3, [pc, #204]	; (800299c <MX_GPIO_Init+0x12c>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4a32      	ldr	r2, [pc, #200]	; (800299c <MX_GPIO_Init+0x12c>)
 80028d2:	f043 0308 	orr.w	r3, r3, #8
 80028d6:	6193      	str	r3, [r2, #24]
 80028d8:	4b30      	ldr	r3, [pc, #192]	; (800299c <MX_GPIO_Init+0x12c>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	607b      	str	r3, [r7, #4]
 80028e2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028ea:	482d      	ldr	r0, [pc, #180]	; (80029a0 <MX_GPIO_Init+0x130>)
 80028ec:	f001 fa1c 	bl	8003d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 80028f0:	2200      	movs	r2, #0
 80028f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028f6:	482b      	ldr	r0, [pc, #172]	; (80029a4 <MX_GPIO_Init+0x134>)
 80028f8:	f001 fa16 	bl	8003d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80028fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002902:	2301      	movs	r3, #1
 8002904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290a:	2302      	movs	r3, #2
 800290c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800290e:	f107 0314 	add.w	r3, r7, #20
 8002912:	4619      	mov	r1, r3
 8002914:	4822      	ldr	r0, [pc, #136]	; (80029a0 <MX_GPIO_Init+0x130>)
 8002916:	f001 f8ad 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800291a:	2303      	movs	r3, #3
 800291c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800291e:	2303      	movs	r3, #3
 8002920:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	481f      	ldr	r0, [pc, #124]	; (80029a8 <MX_GPIO_Init+0x138>)
 800292a:	f001 f8a3 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PA6 
                           PA7 PA8 PA11 PA12 
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800292e:	f649 13f2 	movw	r3, #39410	; 0x99f2
 8002932:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002934:	2303      	movs	r3, #3
 8002936:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	4619      	mov	r1, r3
 800293e:	481b      	ldr	r0, [pc, #108]	; (80029ac <MX_GPIO_Init+0x13c>)
 8002940:	f001 f898 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB12 PB13 PB14 PB15 
                           PB3 PB4 PB5 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8002944:	f24f 733f 	movw	r3, #63295	; 0xf73f
 8002948:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800294a:	2303      	movs	r3, #3
 800294c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800294e:	f107 0314 	add.w	r3, r7, #20
 8002952:	4619      	mov	r1, r3
 8002954:	4813      	ldr	r0, [pc, #76]	; (80029a4 <MX_GPIO_Init+0x134>)
 8002956:	f001 f88d 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800295a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800295e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002960:	2301      	movs	r3, #1
 8002962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002968:	2302      	movs	r3, #2
 800296a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296c:	f107 0314 	add.w	r3, r7, #20
 8002970:	4619      	mov	r1, r3
 8002972:	480c      	ldr	r0, [pc, #48]	; (80029a4 <MX_GPIO_Init+0x134>)
 8002974:	f001 f87e 	bl	8003a74 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8002978:	4b0d      	ldr	r3, [pc, #52]	; (80029b0 <MX_GPIO_Init+0x140>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	627b      	str	r3, [r7, #36]	; 0x24
 800297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002980:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800298c:	627b      	str	r3, [r7, #36]	; 0x24
 800298e:	4a08      	ldr	r2, [pc, #32]	; (80029b0 <MX_GPIO_Init+0x140>)
 8002990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002992:	6053      	str	r3, [r2, #4]

}
 8002994:	bf00      	nop
 8002996:	3728      	adds	r7, #40	; 0x28
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000
 80029a0:	40011000 	.word	0x40011000
 80029a4:	40010c00 	.word	0x40010c00
 80029a8:	40011400 	.word	0x40011400
 80029ac:	40010800 	.word	0x40010800
 80029b0:	40010000 	.word	0x40010000

080029b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <HAL_MspInit+0x5c>)
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	4a14      	ldr	r2, [pc, #80]	; (8002a1c <HAL_MspInit+0x5c>)
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	6193      	str	r3, [r2, #24]
 80029d2:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <HAL_MspInit+0x5c>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029de:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <HAL_MspInit+0x5c>)
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	4a0e      	ldr	r2, [pc, #56]	; (8002a1c <HAL_MspInit+0x5c>)
 80029e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029e8:	61d3      	str	r3, [r2, #28]
 80029ea:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <HAL_MspInit+0x5c>)
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f2:	607b      	str	r3, [r7, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029f6:	4b0a      	ldr	r3, [pc, #40]	; (8002a20 <HAL_MspInit+0x60>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	4a04      	ldr	r2, [pc, #16]	; (8002a20 <HAL_MspInit+0x60>)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40010000 	.word	0x40010000

08002a24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2c:	f107 0310 	add.w	r3, r7, #16
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a14      	ldr	r2, [pc, #80]	; (8002a90 <HAL_ADC_MspInit+0x6c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d121      	bne.n	8002a88 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a44:	4b13      	ldr	r3, [pc, #76]	; (8002a94 <HAL_ADC_MspInit+0x70>)
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <HAL_ADC_MspInit+0x70>)
 8002a4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a4e:	6193      	str	r3, [r2, #24]
 8002a50:	4b10      	ldr	r3, [pc, #64]	; (8002a94 <HAL_ADC_MspInit+0x70>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <HAL_ADC_MspInit+0x70>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <HAL_ADC_MspInit+0x70>)
 8002a62:	f043 0304 	orr.w	r3, r3, #4
 8002a66:	6193      	str	r3, [r2, #24]
 8002a68:	4b0a      	ldr	r3, [pc, #40]	; (8002a94 <HAL_ADC_MspInit+0x70>)
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = Battery_voltage1_Pin;
 8002a74:	2301      	movs	r3, #1
 8002a76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Battery_voltage1_GPIO_Port, &GPIO_InitStruct);
 8002a7c:	f107 0310 	add.w	r3, r7, #16
 8002a80:	4619      	mov	r1, r3
 8002a82:	4805      	ldr	r0, [pc, #20]	; (8002a98 <HAL_ADC_MspInit+0x74>)
 8002a84:	f000 fff6 	bl	8003a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a88:	bf00      	nop
 8002a8a:	3720      	adds	r7, #32
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40012400 	.word	0x40012400
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40010800 	.word	0x40010800

08002a9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b088      	sub	sp, #32
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa4:	f107 0310 	add.w	r3, r7, #16
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a15      	ldr	r2, [pc, #84]	; (8002b0c <HAL_I2C_MspInit+0x70>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d123      	bne.n	8002b04 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002abc:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <HAL_I2C_MspInit+0x74>)
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	4a13      	ldr	r2, [pc, #76]	; (8002b10 <HAL_I2C_MspInit+0x74>)
 8002ac2:	f043 0308 	orr.w	r3, r3, #8
 8002ac6:	6193      	str	r3, [r2, #24]
 8002ac8:	4b11      	ldr	r3, [pc, #68]	; (8002b10 <HAL_I2C_MspInit+0x74>)
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = BME280_SCL_Pin|BME280_SDA_Pin;
 8002ad4:	23c0      	movs	r3, #192	; 0xc0
 8002ad6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ad8:	2312      	movs	r3, #18
 8002ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae0:	f107 0310 	add.w	r3, r7, #16
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	480b      	ldr	r0, [pc, #44]	; (8002b14 <HAL_I2C_MspInit+0x78>)
 8002ae8:	f000 ffc4 	bl	8003a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002aec:	4b08      	ldr	r3, [pc, #32]	; (8002b10 <HAL_I2C_MspInit+0x74>)
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	4a07      	ldr	r2, [pc, #28]	; (8002b10 <HAL_I2C_MspInit+0x74>)
 8002af2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002af6:	61d3      	str	r3, [r2, #28]
 8002af8:	4b05      	ldr	r3, [pc, #20]	; (8002b10 <HAL_I2C_MspInit+0x74>)
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b04:	bf00      	nop
 8002b06:	3720      	adds	r7, #32
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40005400 	.word	0x40005400
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40010c00 	.word	0x40010c00

08002b18 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a0b      	ldr	r2, [pc, #44]	; (8002b54 <HAL_RTC_MspInit+0x3c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d110      	bne.n	8002b4c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002b2a:	f002 f8bb 	bl	8004ca4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <HAL_RTC_MspInit+0x40>)
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	4a09      	ldr	r2, [pc, #36]	; (8002b58 <HAL_RTC_MspInit+0x40>)
 8002b34:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b38:	61d3      	str	r3, [r2, #28]
 8002b3a:	4b07      	ldr	r3, [pc, #28]	; (8002b58 <HAL_RTC_MspInit+0x40>)
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b46:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <HAL_RTC_MspInit+0x44>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b4c:	bf00      	nop
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40002800 	.word	0x40002800
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	4242043c 	.word	0x4242043c

08002b60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08a      	sub	sp, #40	; 0x28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b68:	f107 0318 	add.w	r3, r7, #24
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a3b      	ldr	r2, [pc, #236]	; (8002c68 <HAL_UART_MspInit+0x108>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d132      	bne.n	8002be6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b80:	4b3a      	ldr	r3, [pc, #232]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	4a39      	ldr	r2, [pc, #228]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b8a:	6193      	str	r3, [r2, #24]
 8002b8c:	4b37      	ldr	r3, [pc, #220]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b98:	4b34      	ldr	r3, [pc, #208]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	4a33      	ldr	r2, [pc, #204]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002b9e:	f043 0304 	orr.w	r3, r3, #4
 8002ba2:	6193      	str	r3, [r2, #24]
 8002ba4:	4b31      	ldr	r3, [pc, #196]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f003 0304 	and.w	r3, r3, #4
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002bb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbe:	f107 0318 	add.w	r3, r7, #24
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	482a      	ldr	r0, [pc, #168]	; (8002c70 <HAL_UART_MspInit+0x110>)
 8002bc6:	f000 ff55 	bl	8003a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd8:	f107 0318 	add.w	r3, r7, #24
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4824      	ldr	r0, [pc, #144]	; (8002c70 <HAL_UART_MspInit+0x110>)
 8002be0:	f000 ff48 	bl	8003a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002be4:	e03c      	b.n	8002c60 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a22      	ldr	r2, [pc, #136]	; (8002c74 <HAL_UART_MspInit+0x114>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d137      	bne.n	8002c60 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bf0:	4b1e      	ldr	r3, [pc, #120]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	4a1d      	ldr	r2, [pc, #116]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002bf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bfa:	61d3      	str	r3, [r2, #28]
 8002bfc:	4b1b      	ldr	r3, [pc, #108]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c08:	4b18      	ldr	r3, [pc, #96]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	4a17      	ldr	r2, [pc, #92]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002c0e:	f043 0304 	orr.w	r3, r3, #4
 8002c12:	6193      	str	r3, [r2, #24]
 8002c14:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <HAL_UART_MspInit+0x10c>)
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ESP_RX_Pin;
 8002c20:	2304      	movs	r3, #4
 8002c22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c24:	2302      	movs	r3, #2
 8002c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ESP_RX_GPIO_Port, &GPIO_InitStruct);
 8002c2c:	f107 0318 	add.w	r3, r7, #24
 8002c30:	4619      	mov	r1, r3
 8002c32:	480f      	ldr	r0, [pc, #60]	; (8002c70 <HAL_UART_MspInit+0x110>)
 8002c34:	f000 ff1e 	bl	8003a74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ESP_TX_Pin;
 8002c38:	2308      	movs	r3, #8
 8002c3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(ESP_TX_GPIO_Port, &GPIO_InitStruct);
 8002c44:	f107 0318 	add.w	r3, r7, #24
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4809      	ldr	r0, [pc, #36]	; (8002c70 <HAL_UART_MspInit+0x110>)
 8002c4c:	f000 ff12 	bl	8003a74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002c50:	2200      	movs	r2, #0
 8002c52:	2100      	movs	r1, #0
 8002c54:	2026      	movs	r0, #38	; 0x26
 8002c56:	f000 fe60 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c5a:	2026      	movs	r0, #38	; 0x26
 8002c5c:	f000 fe79 	bl	8003952 <HAL_NVIC_EnableIRQ>
}
 8002c60:	bf00      	nop
 8002c62:	3728      	adds	r7, #40	; 0x28
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40013800 	.word	0x40013800
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40010800 	.word	0x40010800
 8002c74:	40004400 	.word	0x40004400

08002c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr

08002c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <HardFault_Handler+0x4>

08002c8a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c8e:	e7fe      	b.n	8002c8e <MemManage_Handler+0x4>

08002c90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c94:	e7fe      	b.n	8002c94 <BusFault_Handler+0x4>

08002c96 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c9a:	e7fe      	b.n	8002c9a <UsageFault_Handler+0x4>

08002c9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr

08002cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cc4:	f000 f8d8 	bl	8002e78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002cd0:	4802      	ldr	r0, [pc, #8]	; (8002cdc <USART2_IRQHandler+0x10>)
 8002cd2:	f003 fc19 	bl	8006508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000484 	.word	0x20000484

08002ce0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ce8:	4b11      	ldr	r3, [pc, #68]	; (8002d30 <_sbrk+0x50>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d102      	bne.n	8002cf6 <_sbrk+0x16>
		heap_end = &end;
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	; (8002d30 <_sbrk+0x50>)
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <_sbrk+0x54>)
 8002cf4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002cf6:	4b0e      	ldr	r3, [pc, #56]	; (8002d30 <_sbrk+0x50>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	; (8002d30 <_sbrk+0x50>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4413      	add	r3, r2
 8002d04:	466a      	mov	r2, sp
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d907      	bls.n	8002d1a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002d0a:	f003 ff4f 	bl	8006bac <__errno>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	230c      	movs	r3, #12
 8002d12:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002d14:	f04f 33ff 	mov.w	r3, #4294967295
 8002d18:	e006      	b.n	8002d28 <_sbrk+0x48>
	}

	heap_end += incr;
 8002d1a:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <_sbrk+0x50>)
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4413      	add	r3, r2
 8002d22:	4a03      	ldr	r2, [pc, #12]	; (8002d30 <_sbrk+0x50>)
 8002d24:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002d26:	68fb      	ldr	r3, [r7, #12]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	2000020c 	.word	0x2000020c
 8002d34:	200004d0 	.word	0x200004d0

08002d38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002d3c:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <SystemInit+0x5c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a14      	ldr	r2, [pc, #80]	; (8002d94 <SystemInit+0x5c>)
 8002d42:	f043 0301 	orr.w	r3, r3, #1
 8002d46:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002d48:	4b12      	ldr	r3, [pc, #72]	; (8002d94 <SystemInit+0x5c>)
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	4911      	ldr	r1, [pc, #68]	; (8002d94 <SystemInit+0x5c>)
 8002d4e:	4b12      	ldr	r3, [pc, #72]	; (8002d98 <SystemInit+0x60>)
 8002d50:	4013      	ands	r3, r2
 8002d52:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002d54:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <SystemInit+0x5c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0e      	ldr	r2, [pc, #56]	; (8002d94 <SystemInit+0x5c>)
 8002d5a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d62:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002d64:	4b0b      	ldr	r3, [pc, #44]	; (8002d94 <SystemInit+0x5c>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a0a      	ldr	r2, [pc, #40]	; (8002d94 <SystemInit+0x5c>)
 8002d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d6e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002d70:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <SystemInit+0x5c>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	4a07      	ldr	r2, [pc, #28]	; (8002d94 <SystemInit+0x5c>)
 8002d76:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002d7a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002d7c:	4b05      	ldr	r3, [pc, #20]	; (8002d94 <SystemInit+0x5c>)
 8002d7e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002d82:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002d84:	4b05      	ldr	r3, [pc, #20]	; (8002d9c <SystemInit+0x64>)
 8002d86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d8a:	609a      	str	r2, [r3, #8]
#endif 
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	40021000 	.word	0x40021000
 8002d98:	f8ff0000 	.word	0xf8ff0000
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002da0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002da2:	e003      	b.n	8002dac <LoopCopyDataInit>

08002da4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002da4:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002da6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002da8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002daa:	3104      	adds	r1, #4

08002dac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002dac:	480a      	ldr	r0, [pc, #40]	; (8002dd8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002dae:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002db0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002db2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002db4:	d3f6      	bcc.n	8002da4 <CopyDataInit>
  ldr r2, =_sbss
 8002db6:	4a0a      	ldr	r2, [pc, #40]	; (8002de0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002db8:	e002      	b.n	8002dc0 <LoopFillZerobss>

08002dba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002dba:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002dbc:	f842 3b04 	str.w	r3, [r2], #4

08002dc0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002dc0:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002dc2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002dc4:	d3f9      	bcc.n	8002dba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002dc6:	f7ff ffb7 	bl	8002d38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002dca:	f003 fef5 	bl	8006bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002dce:	f7ff fad5 	bl	800237c <main>
  bx lr
 8002dd2:	4770      	bx	lr
  ldr r3, =_sidata
 8002dd4:	080092a0 	.word	0x080092a0
  ldr r0, =_sdata
 8002dd8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002ddc:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8002de0:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8002de4:	200004d0 	.word	0x200004d0

08002de8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002de8:	e7fe      	b.n	8002de8 <ADC1_2_IRQHandler>
	...

08002dec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002df0:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <HAL_Init+0x28>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a07      	ldr	r2, [pc, #28]	; (8002e14 <HAL_Init+0x28>)
 8002df6:	f043 0310 	orr.w	r3, r3, #16
 8002dfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dfc:	2003      	movs	r0, #3
 8002dfe:	f000 fd81 	bl	8003904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e02:	2000      	movs	r0, #0
 8002e04:	f000 f808 	bl	8002e18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e08:	f7ff fdda 	bl	80029c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	40022000 	.word	0x40022000

08002e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e20:	4b12      	ldr	r3, [pc, #72]	; (8002e6c <HAL_InitTick+0x54>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <HAL_InitTick+0x58>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fd99 	bl	800396e <HAL_SYSTICK_Config>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e00e      	b.n	8002e64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b0f      	cmp	r3, #15
 8002e4a:	d80a      	bhi.n	8002e62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295
 8002e54:	f000 fd61 	bl	800391a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e58:	4a06      	ldr	r2, [pc, #24]	; (8002e74 <HAL_InitTick+0x5c>)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	e000      	b.n	8002e64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	20000000 	.word	0x20000000
 8002e70:	20000008 	.word	0x20000008
 8002e74:	20000004 	.word	0x20000004

08002e78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e7c:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <HAL_IncTick+0x1c>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	461a      	mov	r2, r3
 8002e82:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <HAL_IncTick+0x20>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4413      	add	r3, r2
 8002e88:	4a03      	ldr	r2, [pc, #12]	; (8002e98 <HAL_IncTick+0x20>)
 8002e8a:	6013      	str	r3, [r2, #0]
}
 8002e8c:	bf00      	nop
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr
 8002e94:	20000008 	.word	0x20000008
 8002e98:	200004c8 	.word	0x200004c8

08002e9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ea0:	4b02      	ldr	r3, [pc, #8]	; (8002eac <HAL_GetTick+0x10>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr
 8002eac:	200004c8 	.word	0x200004c8

08002eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002eb8:	f7ff fff0 	bl	8002e9c <HAL_GetTick>
 8002ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec8:	d005      	beq.n	8002ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eca:	4b09      	ldr	r3, [pc, #36]	; (8002ef0 <HAL_Delay+0x40>)
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ed6:	bf00      	nop
 8002ed8:	f7ff ffe0 	bl	8002e9c <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d8f7      	bhi.n	8002ed8 <HAL_Delay+0x28>
  {
  }
}
 8002ee8:	bf00      	nop
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000008 	.word	0x20000008

08002ef4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e0be      	b.n	8003094 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d109      	bne.n	8002f38 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7ff fd76 	bl	8002a24 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 fbdd 	bl	80036f8 <ADC_ConversionStop_Disable>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f46:	f003 0310 	and.w	r3, r3, #16
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f040 8099 	bne.w	8003082 <HAL_ADC_Init+0x18e>
 8002f50:	7dfb      	ldrb	r3, [r7, #23]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f040 8095 	bne.w	8003082 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f60:	f023 0302 	bic.w	r3, r3, #2
 8002f64:	f043 0202 	orr.w	r2, r3, #2
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f74:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	7b1b      	ldrb	r3, [r3, #12]
 8002f7a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f7c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f8c:	d003      	beq.n	8002f96 <HAL_ADC_Init+0xa2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d102      	bne.n	8002f9c <HAL_ADC_Init+0xa8>
 8002f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f9a:	e000      	b.n	8002f9e <HAL_ADC_Init+0xaa>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	7d1b      	ldrb	r3, [r3, #20]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d119      	bne.n	8002fe0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	7b1b      	ldrb	r3, [r3, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d109      	bne.n	8002fc8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	035a      	lsls	r2, r3, #13
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	e00b      	b.n	8002fe0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	f043 0220 	orr.w	r2, r3, #32
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd8:	f043 0201 	orr.w	r2, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	4b28      	ldr	r3, [pc, #160]	; (800309c <HAL_ADC_Init+0x1a8>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	68b9      	ldr	r1, [r7, #8]
 8003004:	430b      	orrs	r3, r1
 8003006:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003010:	d003      	beq.n	800301a <HAL_ADC_Init+0x126>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d104      	bne.n	8003024 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	3b01      	subs	r3, #1
 8003020:	051b      	lsls	r3, r3, #20
 8003022:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	430a      	orrs	r2, r1
 8003036:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	4b18      	ldr	r3, [pc, #96]	; (80030a0 <HAL_ADC_Init+0x1ac>)
 8003040:	4013      	ands	r3, r2
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	429a      	cmp	r2, r3
 8003046:	d10b      	bne.n	8003060 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003052:	f023 0303 	bic.w	r3, r3, #3
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800305e:	e018      	b.n	8003092 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	f023 0312 	bic.w	r3, r3, #18
 8003068:	f043 0210 	orr.w	r2, r3, #16
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003074:	f043 0201 	orr.w	r2, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003080:	e007      	b.n	8003092 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	f043 0210 	orr.w	r2, r3, #16
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003092:	7dfb      	ldrb	r3, [r7, #23]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	ffe1f7fd 	.word	0xffe1f7fd
 80030a0:	ff1f0efe 	.word	0xff1f0efe

080030a4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ac:	2300      	movs	r3, #0
 80030ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_ADC_Start+0x1a>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e098      	b.n	80031f0 <HAL_ADC_Start+0x14c>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fac4 	bl	8003654 <ADC_Enable>
 80030cc:	4603      	mov	r3, r0
 80030ce:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f040 8087 	bne.w	80031e6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030e0:	f023 0301 	bic.w	r3, r3, #1
 80030e4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a41      	ldr	r2, [pc, #260]	; (80031f8 <HAL_ADC_Start+0x154>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d105      	bne.n	8003102 <HAL_ADC_Start+0x5e>
 80030f6:	4b41      	ldr	r3, [pc, #260]	; (80031fc <HAL_ADC_Start+0x158>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d115      	bne.n	800312e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003106:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003118:	2b00      	cmp	r3, #0
 800311a:	d026      	beq.n	800316a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003120:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003124:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800312c:	e01d      	b.n	800316a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003132:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a2f      	ldr	r2, [pc, #188]	; (80031fc <HAL_ADC_Start+0x158>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d004      	beq.n	800314e <HAL_ADC_Start+0xaa>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a2b      	ldr	r2, [pc, #172]	; (80031f8 <HAL_ADC_Start+0x154>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d10d      	bne.n	800316a <HAL_ADC_Start+0xc6>
 800314e:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <HAL_ADC_Start+0x158>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003156:	2b00      	cmp	r3, #0
 8003158:	d007      	beq.n	800316a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003162:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d006      	beq.n	8003184 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317a:	f023 0206 	bic.w	r2, r3, #6
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	62da      	str	r2, [r3, #44]	; 0x2c
 8003182:	e002      	b.n	800318a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f06f 0202 	mvn.w	r2, #2
 800319a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031a6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031aa:	d113      	bne.n	80031d4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80031b0:	4a11      	ldr	r2, [pc, #68]	; (80031f8 <HAL_ADC_Start+0x154>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d105      	bne.n	80031c2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80031b6:	4b11      	ldr	r3, [pc, #68]	; (80031fc <HAL_ADC_Start+0x158>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d108      	bne.n	80031d4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80031d0:	609a      	str	r2, [r3, #8]
 80031d2:	e00c      	b.n	80031ee <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	e003      	b.n	80031ee <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40012800 	.word	0x40012800
 80031fc:	40012400 	.word	0x40012400

08003200 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_ADC_Stop+0x1a>
 8003216:	2302      	movs	r3, #2
 8003218:	e01a      	b.n	8003250 <HAL_ADC_Stop+0x50>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fa68 	bl	80036f8 <ADC_ConversionStop_Disable>
 8003228:	4603      	mov	r3, r0
 800322a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d109      	bne.n	8003246 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003236:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800323a:	f023 0301 	bic.w	r3, r3, #1
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800324e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b087      	sub	sp, #28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800326e:	f7ff fe15 	bl	8002e9c <HAL_GetTick>
 8003272:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003286:	f043 0220 	orr.w	r2, r3, #32
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e0c8      	b.n	800342c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d12a      	bne.n	80032fe <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d123      	bne.n	80032fe <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80032b6:	e01a      	b.n	80032ee <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032be:	d016      	beq.n	80032ee <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d007      	beq.n	80032d6 <HAL_ADC_PollForConversion+0x7e>
 80032c6:	f7ff fde9 	bl	8002e9c <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d20b      	bcs.n	80032ee <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032da:	f043 0204 	orr.w	r2, r3, #4
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e09e      	b.n	800342c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0dd      	beq.n	80032b8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80032fc:	e06c      	b.n	80033d8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80032fe:	4b4d      	ldr	r3, [pc, #308]	; (8003434 <HAL_ADC_PollForConversion+0x1dc>)
 8003300:	681c      	ldr	r4, [r3, #0]
 8003302:	2002      	movs	r0, #2
 8003304:	f002 f9ac 	bl	8005660 <HAL_RCCEx_GetPeriphCLKFreq>
 8003308:	4603      	mov	r3, r0
 800330a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6919      	ldr	r1, [r3, #16]
 8003314:	4b48      	ldr	r3, [pc, #288]	; (8003438 <HAL_ADC_PollForConversion+0x1e0>)
 8003316:	400b      	ands	r3, r1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d118      	bne.n	800334e <HAL_ADC_PollForConversion+0xf6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68d9      	ldr	r1, [r3, #12]
 8003322:	4b46      	ldr	r3, [pc, #280]	; (800343c <HAL_ADC_PollForConversion+0x1e4>)
 8003324:	400b      	ands	r3, r1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d111      	bne.n	800334e <HAL_ADC_PollForConversion+0xf6>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6919      	ldr	r1, [r3, #16]
 8003330:	4b43      	ldr	r3, [pc, #268]	; (8003440 <HAL_ADC_PollForConversion+0x1e8>)
 8003332:	400b      	ands	r3, r1
 8003334:	2b00      	cmp	r3, #0
 8003336:	d108      	bne.n	800334a <HAL_ADC_PollForConversion+0xf2>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68d9      	ldr	r1, [r3, #12]
 800333e:	4b41      	ldr	r3, [pc, #260]	; (8003444 <HAL_ADC_PollForConversion+0x1ec>)
 8003340:	400b      	ands	r3, r1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_ADC_PollForConversion+0xf2>
 8003346:	2314      	movs	r3, #20
 8003348:	e020      	b.n	800338c <HAL_ADC_PollForConversion+0x134>
 800334a:	2329      	movs	r3, #41	; 0x29
 800334c:	e01e      	b.n	800338c <HAL_ADC_PollForConversion+0x134>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	6919      	ldr	r1, [r3, #16]
 8003354:	4b3a      	ldr	r3, [pc, #232]	; (8003440 <HAL_ADC_PollForConversion+0x1e8>)
 8003356:	400b      	ands	r3, r1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d106      	bne.n	800336a <HAL_ADC_PollForConversion+0x112>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68d9      	ldr	r1, [r3, #12]
 8003362:	4b38      	ldr	r3, [pc, #224]	; (8003444 <HAL_ADC_PollForConversion+0x1ec>)
 8003364:	400b      	ands	r3, r1
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00d      	beq.n	8003386 <HAL_ADC_PollForConversion+0x12e>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6919      	ldr	r1, [r3, #16]
 8003370:	4b35      	ldr	r3, [pc, #212]	; (8003448 <HAL_ADC_PollForConversion+0x1f0>)
 8003372:	400b      	ands	r3, r1
 8003374:	2b00      	cmp	r3, #0
 8003376:	d108      	bne.n	800338a <HAL_ADC_PollForConversion+0x132>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68d9      	ldr	r1, [r3, #12]
 800337e:	4b32      	ldr	r3, [pc, #200]	; (8003448 <HAL_ADC_PollForConversion+0x1f0>)
 8003380:	400b      	ands	r3, r1
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_ADC_PollForConversion+0x132>
 8003386:	2354      	movs	r3, #84	; 0x54
 8003388:	e000      	b.n	800338c <HAL_ADC_PollForConversion+0x134>
 800338a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800338c:	fb02 f303 	mul.w	r3, r2, r3
 8003390:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003392:	e01d      	b.n	80033d0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339a:	d016      	beq.n	80033ca <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d007      	beq.n	80033b2 <HAL_ADC_PollForConversion+0x15a>
 80033a2:	f7ff fd7b 	bl	8002e9c <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d20b      	bcs.n	80033ca <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b6:	f043 0204 	orr.w	r2, r3, #4
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e030      	b.n	800342c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	3301      	adds	r3, #1
 80033ce:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d8dd      	bhi.n	8003394 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f06f 0212 	mvn.w	r2, #18
 80033e0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80033f8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80033fc:	d115      	bne.n	800342a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003402:	2b00      	cmp	r3, #0
 8003404:	d111      	bne.n	800342a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003416:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d105      	bne.n	800342a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003422:	f043 0201 	orr.w	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	371c      	adds	r7, #28
 8003430:	46bd      	mov	sp, r7
 8003432:	bd90      	pop	{r4, r7, pc}
 8003434:	20000000 	.word	0x20000000
 8003438:	24924924 	.word	0x24924924
 800343c:	00924924 	.word	0x00924924
 8003440:	12492492 	.word	0x12492492
 8003444:	00492492 	.word	0x00492492
 8003448:	00249249 	.word	0x00249249

0800344c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800345a:	4618      	mov	r0, r3
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800346e:	2300      	movs	r3, #0
 8003470:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800347c:	2b01      	cmp	r3, #1
 800347e:	d101      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x20>
 8003480:	2302      	movs	r3, #2
 8003482:	e0dc      	b.n	800363e <HAL_ADC_ConfigChannel+0x1da>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b06      	cmp	r3, #6
 8003492:	d81c      	bhi.n	80034ce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	3b05      	subs	r3, #5
 80034a6:	221f      	movs	r2, #31
 80034a8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	4019      	ands	r1, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	3b05      	subs	r3, #5
 80034c0:	fa00 f203 	lsl.w	r2, r0, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	635a      	str	r2, [r3, #52]	; 0x34
 80034cc:	e03c      	b.n	8003548 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b0c      	cmp	r3, #12
 80034d4:	d81c      	bhi.n	8003510 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	3b23      	subs	r3, #35	; 0x23
 80034e8:	221f      	movs	r2, #31
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43db      	mvns	r3, r3
 80034f0:	4019      	ands	r1, r3
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6818      	ldr	r0, [r3, #0]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	4613      	mov	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	3b23      	subs	r3, #35	; 0x23
 8003502:	fa00 f203 	lsl.w	r2, r0, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	631a      	str	r2, [r3, #48]	; 0x30
 800350e:	e01b      	b.n	8003548 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4413      	add	r3, r2
 8003520:	3b41      	subs	r3, #65	; 0x41
 8003522:	221f      	movs	r2, #31
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	4019      	ands	r1, r3
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	6818      	ldr	r0, [r3, #0]
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4413      	add	r3, r2
 800353a:	3b41      	subs	r3, #65	; 0x41
 800353c:	fa00 f203 	lsl.w	r2, r0, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b09      	cmp	r3, #9
 800354e:	d91c      	bls.n	800358a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68d9      	ldr	r1, [r3, #12]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	4613      	mov	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	3b1e      	subs	r3, #30
 8003562:	2207      	movs	r2, #7
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	4019      	ands	r1, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	6898      	ldr	r0, [r3, #8]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	3b1e      	subs	r3, #30
 800357c:	fa00 f203 	lsl.w	r2, r0, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	60da      	str	r2, [r3, #12]
 8003588:	e019      	b.n	80035be <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6919      	ldr	r1, [r3, #16]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	2207      	movs	r2, #7
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	4019      	ands	r1, r3
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	6898      	ldr	r0, [r3, #8]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4613      	mov	r3, r2
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	4413      	add	r3, r2
 80035b2:	fa00 f203 	lsl.w	r2, r0, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b10      	cmp	r3, #16
 80035c4:	d003      	beq.n	80035ce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ca:	2b11      	cmp	r3, #17
 80035cc:	d132      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a1d      	ldr	r2, [pc, #116]	; (8003648 <HAL_ADC_ConfigChannel+0x1e4>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d125      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d126      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80035f4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b10      	cmp	r3, #16
 80035fc:	d11a      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035fe:	4b13      	ldr	r3, [pc, #76]	; (800364c <HAL_ADC_ConfigChannel+0x1e8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a13      	ldr	r2, [pc, #76]	; (8003650 <HAL_ADC_ConfigChannel+0x1ec>)
 8003604:	fba2 2303 	umull	r2, r3, r2, r3
 8003608:	0c9a      	lsrs	r2, r3, #18
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003614:	e002      	b.n	800361c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	3b01      	subs	r3, #1
 800361a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f9      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x1b2>
 8003622:	e007      	b.n	8003634 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	f043 0220 	orr.w	r2, r3, #32
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800363c:	7bfb      	ldrb	r3, [r7, #15]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3714      	adds	r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr
 8003648:	40012400 	.word	0x40012400
 800364c:	20000000 	.word	0x20000000
 8003650:	431bde83 	.word	0x431bde83

08003654 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b01      	cmp	r3, #1
 8003670:	d039      	beq.n	80036e6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0201 	orr.w	r2, r2, #1
 8003680:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003682:	4b1b      	ldr	r3, [pc, #108]	; (80036f0 <ADC_Enable+0x9c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a1b      	ldr	r2, [pc, #108]	; (80036f4 <ADC_Enable+0xa0>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	0c9b      	lsrs	r3, r3, #18
 800368e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003690:	e002      	b.n	8003698 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	3b01      	subs	r3, #1
 8003696:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f9      	bne.n	8003692 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800369e:	f7ff fbfd 	bl	8002e9c <HAL_GetTick>
 80036a2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036a4:	e018      	b.n	80036d8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036a6:	f7ff fbf9 	bl	8002e9c <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d911      	bls.n	80036d8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b8:	f043 0210 	orr.w	r2, r3, #16
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	f043 0201 	orr.w	r2, r3, #1
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e007      	b.n	80036e8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d1df      	bne.n	80036a6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20000000 	.word	0x20000000
 80036f4:	431bde83 	.word	0x431bde83

080036f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b01      	cmp	r3, #1
 8003710:	d127      	bne.n	8003762 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0201 	bic.w	r2, r2, #1
 8003720:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003722:	f7ff fbbb 	bl	8002e9c <HAL_GetTick>
 8003726:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003728:	e014      	b.n	8003754 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800372a:	f7ff fbb7 	bl	8002e9c <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d90d      	bls.n	8003754 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373c:	f043 0210 	orr.w	r2, r3, #16
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	f043 0201 	orr.w	r2, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e007      	b.n	8003764 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b01      	cmp	r3, #1
 8003760:	d0e3      	beq.n	800372a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <__NVIC_SetPriorityGrouping>:
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <__NVIC_SetPriorityGrouping+0x44>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003788:	4013      	ands	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800379e:	4a04      	ldr	r2, [pc, #16]	; (80037b0 <__NVIC_SetPriorityGrouping+0x44>)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	60d3      	str	r3, [r2, #12]
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bc80      	pop	{r7}
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_GetPriorityGrouping>:
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <__NVIC_GetPriorityGrouping+0x18>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	f003 0307 	and.w	r3, r3, #7
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <__NVIC_EnableIRQ>:
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	db0b      	blt.n	80037fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	f003 021f 	and.w	r2, r3, #31
 80037e8:	4906      	ldr	r1, [pc, #24]	; (8003804 <__NVIC_EnableIRQ+0x34>)
 80037ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ee:	095b      	lsrs	r3, r3, #5
 80037f0:	2001      	movs	r0, #1
 80037f2:	fa00 f202 	lsl.w	r2, r0, r2
 80037f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr
 8003804:	e000e100 	.word	0xe000e100

08003808 <__NVIC_SetPriority>:
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	6039      	str	r1, [r7, #0]
 8003812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003818:	2b00      	cmp	r3, #0
 800381a:	db0a      	blt.n	8003832 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	b2da      	uxtb	r2, r3
 8003820:	490c      	ldr	r1, [pc, #48]	; (8003854 <__NVIC_SetPriority+0x4c>)
 8003822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003826:	0112      	lsls	r2, r2, #4
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	440b      	add	r3, r1
 800382c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003830:	e00a      	b.n	8003848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	4908      	ldr	r1, [pc, #32]	; (8003858 <__NVIC_SetPriority+0x50>)
 8003838:	79fb      	ldrb	r3, [r7, #7]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	3b04      	subs	r3, #4
 8003840:	0112      	lsls	r2, r2, #4
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	440b      	add	r3, r1
 8003846:	761a      	strb	r2, [r3, #24]
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	bc80      	pop	{r7}
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	e000e100 	.word	0xe000e100
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <NVIC_EncodePriority>:
{
 800385c:	b480      	push	{r7}
 800385e:	b089      	sub	sp, #36	; 0x24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f1c3 0307 	rsb	r3, r3, #7
 8003876:	2b04      	cmp	r3, #4
 8003878:	bf28      	it	cs
 800387a:	2304      	movcs	r3, #4
 800387c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3304      	adds	r3, #4
 8003882:	2b06      	cmp	r3, #6
 8003884:	d902      	bls.n	800388c <NVIC_EncodePriority+0x30>
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	3b03      	subs	r3, #3
 800388a:	e000      	b.n	800388e <NVIC_EncodePriority+0x32>
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003890:	f04f 32ff 	mov.w	r2, #4294967295
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43da      	mvns	r2, r3
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	401a      	ands	r2, r3
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a4:	f04f 31ff 	mov.w	r1, #4294967295
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	fa01 f303 	lsl.w	r3, r1, r3
 80038ae:	43d9      	mvns	r1, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b4:	4313      	orrs	r3, r2
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3724      	adds	r7, #36	; 0x24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr

080038c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038d0:	d301      	bcc.n	80038d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038d2:	2301      	movs	r3, #1
 80038d4:	e00f      	b.n	80038f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d6:	4a0a      	ldr	r2, [pc, #40]	; (8003900 <SysTick_Config+0x40>)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3b01      	subs	r3, #1
 80038dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038de:	210f      	movs	r1, #15
 80038e0:	f04f 30ff 	mov.w	r0, #4294967295
 80038e4:	f7ff ff90 	bl	8003808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e8:	4b05      	ldr	r3, [pc, #20]	; (8003900 <SysTick_Config+0x40>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ee:	4b04      	ldr	r3, [pc, #16]	; (8003900 <SysTick_Config+0x40>)
 80038f0:	2207      	movs	r2, #7
 80038f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	e000e010 	.word	0xe000e010

08003904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff ff2d 	bl	800376c <__NVIC_SetPriorityGrouping>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800391a:	b580      	push	{r7, lr}
 800391c:	b086      	sub	sp, #24
 800391e:	af00      	add	r7, sp, #0
 8003920:	4603      	mov	r3, r0
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800392c:	f7ff ff42 	bl	80037b4 <__NVIC_GetPriorityGrouping>
 8003930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	68b9      	ldr	r1, [r7, #8]
 8003936:	6978      	ldr	r0, [r7, #20]
 8003938:	f7ff ff90 	bl	800385c <NVIC_EncodePriority>
 800393c:	4602      	mov	r2, r0
 800393e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003942:	4611      	mov	r1, r2
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ff5f 	bl	8003808 <__NVIC_SetPriority>
}
 800394a:	bf00      	nop
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	4603      	mov	r3, r0
 800395a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff ff35 	bl	80037d0 <__NVIC_EnableIRQ>
}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff ffa2 	bl	80038c0 <SysTick_Config>
 800397c:	4603      	mov	r3, r0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003990:	2300      	movs	r3, #0
 8003992:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800399a:	2b02      	cmp	r3, #2
 800399c:	d005      	beq.n	80039aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2204      	movs	r2, #4
 80039a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
 80039a8:	e051      	b.n	8003a4e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 020e 	bic.w	r2, r2, #14
 80039b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 0201 	bic.w	r2, r2, #1
 80039c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a22      	ldr	r2, [pc, #136]	; (8003a58 <HAL_DMA_Abort_IT+0xd0>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d029      	beq.n	8003a28 <HAL_DMA_Abort_IT+0xa0>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a20      	ldr	r2, [pc, #128]	; (8003a5c <HAL_DMA_Abort_IT+0xd4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d022      	beq.n	8003a24 <HAL_DMA_Abort_IT+0x9c>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a1f      	ldr	r2, [pc, #124]	; (8003a60 <HAL_DMA_Abort_IT+0xd8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d01a      	beq.n	8003a1e <HAL_DMA_Abort_IT+0x96>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1d      	ldr	r2, [pc, #116]	; (8003a64 <HAL_DMA_Abort_IT+0xdc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d012      	beq.n	8003a18 <HAL_DMA_Abort_IT+0x90>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a1c      	ldr	r2, [pc, #112]	; (8003a68 <HAL_DMA_Abort_IT+0xe0>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00a      	beq.n	8003a12 <HAL_DMA_Abort_IT+0x8a>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a1a      	ldr	r2, [pc, #104]	; (8003a6c <HAL_DMA_Abort_IT+0xe4>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d102      	bne.n	8003a0c <HAL_DMA_Abort_IT+0x84>
 8003a06:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a0a:	e00e      	b.n	8003a2a <HAL_DMA_Abort_IT+0xa2>
 8003a0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a10:	e00b      	b.n	8003a2a <HAL_DMA_Abort_IT+0xa2>
 8003a12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a16:	e008      	b.n	8003a2a <HAL_DMA_Abort_IT+0xa2>
 8003a18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a1c:	e005      	b.n	8003a2a <HAL_DMA_Abort_IT+0xa2>
 8003a1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a22:	e002      	b.n	8003a2a <HAL_DMA_Abort_IT+0xa2>
 8003a24:	2310      	movs	r3, #16
 8003a26:	e000      	b.n	8003a2a <HAL_DMA_Abort_IT+0xa2>
 8003a28:	2301      	movs	r3, #1
 8003a2a:	4a11      	ldr	r2, [pc, #68]	; (8003a70 <HAL_DMA_Abort_IT+0xe8>)
 8003a2c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	4798      	blx	r3
    } 
  }
  return status;
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40020008 	.word	0x40020008
 8003a5c:	4002001c 	.word	0x4002001c
 8003a60:	40020030 	.word	0x40020030
 8003a64:	40020044 	.word	0x40020044
 8003a68:	40020058 	.word	0x40020058
 8003a6c:	4002006c 	.word	0x4002006c
 8003a70:	40020000 	.word	0x40020000

08003a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b08b      	sub	sp, #44	; 0x2c
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a82:	2300      	movs	r3, #0
 8003a84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a86:	e127      	b.n	8003cd8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a88:	2201      	movs	r2, #1
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69fa      	ldr	r2, [r7, #28]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	f040 8116 	bne.w	8003cd2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b12      	cmp	r3, #18
 8003aac:	d034      	beq.n	8003b18 <HAL_GPIO_Init+0xa4>
 8003aae:	2b12      	cmp	r3, #18
 8003ab0:	d80d      	bhi.n	8003ace <HAL_GPIO_Init+0x5a>
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d02b      	beq.n	8003b0e <HAL_GPIO_Init+0x9a>
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d804      	bhi.n	8003ac4 <HAL_GPIO_Init+0x50>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d031      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d01c      	beq.n	8003afc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ac2:	e048      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003ac4:	2b03      	cmp	r3, #3
 8003ac6:	d043      	beq.n	8003b50 <HAL_GPIO_Init+0xdc>
 8003ac8:	2b11      	cmp	r3, #17
 8003aca:	d01b      	beq.n	8003b04 <HAL_GPIO_Init+0x90>
          break;
 8003acc:	e043      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003ace:	4a89      	ldr	r2, [pc, #548]	; (8003cf4 <HAL_GPIO_Init+0x280>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d026      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
 8003ad4:	4a87      	ldr	r2, [pc, #540]	; (8003cf4 <HAL_GPIO_Init+0x280>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d806      	bhi.n	8003ae8 <HAL_GPIO_Init+0x74>
 8003ada:	4a87      	ldr	r2, [pc, #540]	; (8003cf8 <HAL_GPIO_Init+0x284>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d020      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
 8003ae0:	4a86      	ldr	r2, [pc, #536]	; (8003cfc <HAL_GPIO_Init+0x288>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d01d      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
          break;
 8003ae6:	e036      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003ae8:	4a85      	ldr	r2, [pc, #532]	; (8003d00 <HAL_GPIO_Init+0x28c>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d019      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
 8003aee:	4a85      	ldr	r2, [pc, #532]	; (8003d04 <HAL_GPIO_Init+0x290>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d016      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
 8003af4:	4a84      	ldr	r2, [pc, #528]	; (8003d08 <HAL_GPIO_Init+0x294>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d013      	beq.n	8003b22 <HAL_GPIO_Init+0xae>
          break;
 8003afa:	e02c      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	623b      	str	r3, [r7, #32]
          break;
 8003b02:	e028      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	3304      	adds	r3, #4
 8003b0a:	623b      	str	r3, [r7, #32]
          break;
 8003b0c:	e023      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	3308      	adds	r3, #8
 8003b14:	623b      	str	r3, [r7, #32]
          break;
 8003b16:	e01e      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	623b      	str	r3, [r7, #32]
          break;
 8003b20:	e019      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d102      	bne.n	8003b30 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	623b      	str	r3, [r7, #32]
          break;
 8003b2e:	e012      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d105      	bne.n	8003b44 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b38:	2308      	movs	r3, #8
 8003b3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	69fa      	ldr	r2, [r7, #28]
 8003b40:	611a      	str	r2, [r3, #16]
          break;
 8003b42:	e008      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b44:	2308      	movs	r3, #8
 8003b46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	69fa      	ldr	r2, [r7, #28]
 8003b4c:	615a      	str	r2, [r3, #20]
          break;
 8003b4e:	e002      	b.n	8003b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b50:	2300      	movs	r3, #0
 8003b52:	623b      	str	r3, [r7, #32]
          break;
 8003b54:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	2bff      	cmp	r3, #255	; 0xff
 8003b5a:	d801      	bhi.n	8003b60 <HAL_GPIO_Init+0xec>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	e001      	b.n	8003b64 <HAL_GPIO_Init+0xf0>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3304      	adds	r3, #4
 8003b64:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	2bff      	cmp	r3, #255	; 0xff
 8003b6a:	d802      	bhi.n	8003b72 <HAL_GPIO_Init+0xfe>
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	e002      	b.n	8003b78 <HAL_GPIO_Init+0x104>
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	3b08      	subs	r3, #8
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	210f      	movs	r1, #15
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	fa01 f303 	lsl.w	r3, r1, r3
 8003b86:	43db      	mvns	r3, r3
 8003b88:	401a      	ands	r2, r3
 8003b8a:	6a39      	ldr	r1, [r7, #32]
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b92:	431a      	orrs	r2, r3
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8096 	beq.w	8003cd2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ba6:	4b59      	ldr	r3, [pc, #356]	; (8003d0c <HAL_GPIO_Init+0x298>)
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	4a58      	ldr	r2, [pc, #352]	; (8003d0c <HAL_GPIO_Init+0x298>)
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	6193      	str	r3, [r2, #24]
 8003bb2:	4b56      	ldr	r3, [pc, #344]	; (8003d0c <HAL_GPIO_Init+0x298>)
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	60bb      	str	r3, [r7, #8]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003bbe:	4a54      	ldr	r2, [pc, #336]	; (8003d10 <HAL_GPIO_Init+0x29c>)
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	3302      	adds	r3, #2
 8003bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bca:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	220f      	movs	r2, #15
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4013      	ands	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a4b      	ldr	r2, [pc, #300]	; (8003d14 <HAL_GPIO_Init+0x2a0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d013      	beq.n	8003c12 <HAL_GPIO_Init+0x19e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a4a      	ldr	r2, [pc, #296]	; (8003d18 <HAL_GPIO_Init+0x2a4>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00d      	beq.n	8003c0e <HAL_GPIO_Init+0x19a>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a49      	ldr	r2, [pc, #292]	; (8003d1c <HAL_GPIO_Init+0x2a8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d007      	beq.n	8003c0a <HAL_GPIO_Init+0x196>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a48      	ldr	r2, [pc, #288]	; (8003d20 <HAL_GPIO_Init+0x2ac>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d101      	bne.n	8003c06 <HAL_GPIO_Init+0x192>
 8003c02:	2303      	movs	r3, #3
 8003c04:	e006      	b.n	8003c14 <HAL_GPIO_Init+0x1a0>
 8003c06:	2304      	movs	r3, #4
 8003c08:	e004      	b.n	8003c14 <HAL_GPIO_Init+0x1a0>
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	e002      	b.n	8003c14 <HAL_GPIO_Init+0x1a0>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <HAL_GPIO_Init+0x1a0>
 8003c12:	2300      	movs	r3, #0
 8003c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c16:	f002 0203 	and.w	r2, r2, #3
 8003c1a:	0092      	lsls	r2, r2, #2
 8003c1c:	4093      	lsls	r3, r2
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c24:	493a      	ldr	r1, [pc, #232]	; (8003d10 <HAL_GPIO_Init+0x29c>)
 8003c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c28:	089b      	lsrs	r3, r3, #2
 8003c2a:	3302      	adds	r3, #2
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d006      	beq.n	8003c4c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c3e:	4b39      	ldr	r3, [pc, #228]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	4938      	ldr	r1, [pc, #224]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	600b      	str	r3, [r1, #0]
 8003c4a:	e006      	b.n	8003c5a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c4c:	4b35      	ldr	r3, [pc, #212]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	43db      	mvns	r3, r3
 8003c54:	4933      	ldr	r1, [pc, #204]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d006      	beq.n	8003c74 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c66:	4b2f      	ldr	r3, [pc, #188]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	492e      	ldr	r1, [pc, #184]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	604b      	str	r3, [r1, #4]
 8003c72:	e006      	b.n	8003c82 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c74:	4b2b      	ldr	r3, [pc, #172]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	4929      	ldr	r1, [pc, #164]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c7e:	4013      	ands	r3, r2
 8003c80:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d006      	beq.n	8003c9c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c8e:	4b25      	ldr	r3, [pc, #148]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	4924      	ldr	r1, [pc, #144]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	608b      	str	r3, [r1, #8]
 8003c9a:	e006      	b.n	8003caa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c9c:	4b21      	ldr	r3, [pc, #132]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	43db      	mvns	r3, r3
 8003ca4:	491f      	ldr	r1, [pc, #124]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d006      	beq.n	8003cc4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003cb6:	4b1b      	ldr	r3, [pc, #108]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	491a      	ldr	r1, [pc, #104]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	60cb      	str	r3, [r1, #12]
 8003cc2:	e006      	b.n	8003cd2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003cc4:	4b17      	ldr	r3, [pc, #92]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003cc6:	68da      	ldr	r2, [r3, #12]
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	4915      	ldr	r1, [pc, #84]	; (8003d24 <HAL_GPIO_Init+0x2b0>)
 8003cce:	4013      	ands	r3, r2
 8003cd0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cde:	fa22 f303 	lsr.w	r3, r2, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f47f aed0 	bne.w	8003a88 <HAL_GPIO_Init+0x14>
  }
}
 8003ce8:	bf00      	nop
 8003cea:	372c      	adds	r7, #44	; 0x2c
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	10210000 	.word	0x10210000
 8003cf8:	10110000 	.word	0x10110000
 8003cfc:	10120000 	.word	0x10120000
 8003d00:	10310000 	.word	0x10310000
 8003d04:	10320000 	.word	0x10320000
 8003d08:	10220000 	.word	0x10220000
 8003d0c:	40021000 	.word	0x40021000
 8003d10:	40010000 	.word	0x40010000
 8003d14:	40010800 	.word	0x40010800
 8003d18:	40010c00 	.word	0x40010c00
 8003d1c:	40011000 	.word	0x40011000
 8003d20:	40011400 	.word	0x40011400
 8003d24:	40010400 	.word	0x40010400

08003d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
 8003d34:	4613      	mov	r3, r2
 8003d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d38:	787b      	ldrb	r3, [r7, #1]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d3e:	887a      	ldrh	r2, [r7, #2]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d44:	e003      	b.n	8003d4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d46:	887b      	ldrh	r3, [r7, #2]
 8003d48:	041a      	lsls	r2, r3, #16
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	611a      	str	r2, [r3, #16]
}
 8003d4e:	bf00      	nop
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr

08003d58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	887b      	ldrh	r3, [r7, #2]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d70:	887a      	ldrh	r2, [r7, #2]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003d76:	e002      	b.n	8003d7e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d78:	887a      	ldrh	r2, [r7, #2]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	611a      	str	r2, [r3, #16]
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr

08003d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e10f      	b.n	8003fba <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fe fe74 	bl	8002a9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2224      	movs	r2, #36	; 0x24
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0201 	bic.w	r2, r2, #1
 8003dca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dcc:	f001 fb4c 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 8003dd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	4a7b      	ldr	r2, [pc, #492]	; (8003fc4 <HAL_I2C_Init+0x23c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d807      	bhi.n	8003dec <HAL_I2C_Init+0x64>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4a7a      	ldr	r2, [pc, #488]	; (8003fc8 <HAL_I2C_Init+0x240>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	bf94      	ite	ls
 8003de4:	2301      	movls	r3, #1
 8003de6:	2300      	movhi	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	e006      	b.n	8003dfa <HAL_I2C_Init+0x72>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4a77      	ldr	r2, [pc, #476]	; (8003fcc <HAL_I2C_Init+0x244>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	bf94      	ite	ls
 8003df4:	2301      	movls	r3, #1
 8003df6:	2300      	movhi	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e0db      	b.n	8003fba <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4a72      	ldr	r2, [pc, #456]	; (8003fd0 <HAL_I2C_Init+0x248>)
 8003e06:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0a:	0c9b      	lsrs	r3, r3, #18
 8003e0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	4a64      	ldr	r2, [pc, #400]	; (8003fc4 <HAL_I2C_Init+0x23c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d802      	bhi.n	8003e3c <HAL_I2C_Init+0xb4>
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	e009      	b.n	8003e50 <HAL_I2C_Init+0xc8>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e42:	fb02 f303 	mul.w	r3, r2, r3
 8003e46:	4a63      	ldr	r2, [pc, #396]	; (8003fd4 <HAL_I2C_Init+0x24c>)
 8003e48:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4c:	099b      	lsrs	r3, r3, #6
 8003e4e:	3301      	adds	r3, #1
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	430b      	orrs	r3, r1
 8003e56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	4956      	ldr	r1, [pc, #344]	; (8003fc4 <HAL_I2C_Init+0x23c>)
 8003e6c:	428b      	cmp	r3, r1
 8003e6e:	d80d      	bhi.n	8003e8c <HAL_I2C_Init+0x104>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	1e59      	subs	r1, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e7e:	3301      	adds	r3, #1
 8003e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	bf38      	it	cc
 8003e88:	2304      	movcc	r3, #4
 8003e8a:	e04f      	b.n	8003f2c <HAL_I2C_Init+0x1a4>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d111      	bne.n	8003eb8 <HAL_I2C_Init+0x130>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	1e58      	subs	r0, r3, #1
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6859      	ldr	r1, [r3, #4]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	440b      	add	r3, r1
 8003ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	bf0c      	ite	eq
 8003eb0:	2301      	moveq	r3, #1
 8003eb2:	2300      	movne	r3, #0
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	e012      	b.n	8003ede <HAL_I2C_Init+0x156>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	1e58      	subs	r0, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6859      	ldr	r1, [r3, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	0099      	lsls	r1, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ece:	3301      	adds	r3, #1
 8003ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_I2C_Init+0x15e>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e022      	b.n	8003f2c <HAL_I2C_Init+0x1a4>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10e      	bne.n	8003f0c <HAL_I2C_Init+0x184>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1e58      	subs	r0, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6859      	ldr	r1, [r3, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	440b      	add	r3, r1
 8003efc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f00:	3301      	adds	r3, #1
 8003f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f0a:	e00f      	b.n	8003f2c <HAL_I2C_Init+0x1a4>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	1e58      	subs	r0, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6859      	ldr	r1, [r3, #4]
 8003f14:	460b      	mov	r3, r1
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	0099      	lsls	r1, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f2c:	6879      	ldr	r1, [r7, #4]
 8003f2e:	6809      	ldr	r1, [r1, #0]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69da      	ldr	r2, [r3, #28]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6911      	ldr	r1, [r2, #16]
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	68d2      	ldr	r2, [r2, #12]
 8003f66:	4311      	orrs	r1, r2
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	430b      	orrs	r3, r1
 8003f6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	431a      	orrs	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0201 	orr.w	r2, r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	000186a0 	.word	0x000186a0
 8003fc8:	001e847f 	.word	0x001e847f
 8003fcc:	003d08ff 	.word	0x003d08ff
 8003fd0:	431bde83 	.word	0x431bde83
 8003fd4:	10624dd3 	.word	0x10624dd3

08003fd8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af02      	add	r7, sp, #8
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	4611      	mov	r1, r2
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	817b      	strh	r3, [r7, #10]
 8003fea:	460b      	mov	r3, r1
 8003fec:	813b      	strh	r3, [r7, #8]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ff2:	f7fe ff53 	bl	8002e9c <HAL_GetTick>
 8003ff6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b20      	cmp	r3, #32
 8004002:	f040 80d9 	bne.w	80041b8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	2319      	movs	r3, #25
 800400c:	2201      	movs	r2, #1
 800400e:	496d      	ldr	r1, [pc, #436]	; (80041c4 <HAL_I2C_Mem_Write+0x1ec>)
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 fc6b 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800401c:	2302      	movs	r3, #2
 800401e:	e0cc      	b.n	80041ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004026:	2b01      	cmp	r3, #1
 8004028:	d101      	bne.n	800402e <HAL_I2C_Mem_Write+0x56>
 800402a:	2302      	movs	r3, #2
 800402c:	e0c5      	b.n	80041ba <HAL_I2C_Mem_Write+0x1e2>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b01      	cmp	r3, #1
 8004042:	d007      	beq.n	8004054 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004062:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2221      	movs	r2, #33	; 0x21
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2240      	movs	r2, #64	; 0x40
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a3a      	ldr	r2, [r7, #32]
 800407e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004084:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4a4d      	ldr	r2, [pc, #308]	; (80041c8 <HAL_I2C_Mem_Write+0x1f0>)
 8004094:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004096:	88f8      	ldrh	r0, [r7, #6]
 8004098:	893a      	ldrh	r2, [r7, #8]
 800409a:	8979      	ldrh	r1, [r7, #10]
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	9301      	str	r3, [sp, #4]
 80040a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	4603      	mov	r3, r0
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 fac6 	bl	8004638 <I2C_RequestMemoryWrite>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d052      	beq.n	8004158 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e081      	b.n	80041ba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 fcec 	bl	8004a98 <I2C_WaitOnTXEFlagUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00d      	beq.n	80040e2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d107      	bne.n	80040de <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e06b      	b.n	80041ba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e6:	781a      	ldrb	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f2:	1c5a      	adds	r2, r3, #1
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040fc:	3b01      	subs	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	f003 0304 	and.w	r3, r3, #4
 800411c:	2b04      	cmp	r3, #4
 800411e:	d11b      	bne.n	8004158 <HAL_I2C_Mem_Write+0x180>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004124:	2b00      	cmp	r3, #0
 8004126:	d017      	beq.n	8004158 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	781a      	ldrb	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	1c5a      	adds	r2, r3, #1
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004142:	3b01      	subs	r3, #1
 8004144:	b29a      	uxth	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800414e:	b29b      	uxth	r3, r3
 8004150:	3b01      	subs	r3, #1
 8004152:	b29a      	uxth	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1aa      	bne.n	80040b6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 fcd8 	bl	8004b1a <I2C_WaitOnBTFFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00d      	beq.n	800418c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	2b04      	cmp	r3, #4
 8004176:	d107      	bne.n	8004188 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004186:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e016      	b.n	80041ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800419a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	e000      	b.n	80041ba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80041b8:	2302      	movs	r3, #2
  }
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	00100002 	.word	0x00100002
 80041c8:	ffff0000 	.word	0xffff0000

080041cc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b08c      	sub	sp, #48	; 0x30
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	461a      	mov	r2, r3
 80041da:	4603      	mov	r3, r0
 80041dc:	817b      	strh	r3, [r7, #10]
 80041de:	460b      	mov	r3, r1
 80041e0:	813b      	strh	r3, [r7, #8]
 80041e2:	4613      	mov	r3, r2
 80041e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041e6:	f7fe fe59 	bl	8002e9c <HAL_GetTick>
 80041ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b20      	cmp	r3, #32
 80041f6:	f040 8218 	bne.w	800462a <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	2319      	movs	r3, #25
 8004200:	2201      	movs	r2, #1
 8004202:	4981      	ldr	r1, [pc, #516]	; (8004408 <HAL_I2C_Mem_Read+0x23c>)
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 fb71 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004210:	2302      	movs	r3, #2
 8004212:	e20b      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_I2C_Mem_Read+0x56>
 800421e:	2302      	movs	r3, #2
 8004220:	e204      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b01      	cmp	r3, #1
 8004236:	d007      	beq.n	8004248 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0201 	orr.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004256:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2222      	movs	r2, #34	; 0x22
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2240      	movs	r2, #64	; 0x40
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004272:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004278:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	4a61      	ldr	r2, [pc, #388]	; (800440c <HAL_I2C_Mem_Read+0x240>)
 8004288:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800428a:	88f8      	ldrh	r0, [r7, #6]
 800428c:	893a      	ldrh	r2, [r7, #8]
 800428e:	8979      	ldrh	r1, [r7, #10]
 8004290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004292:	9301      	str	r3, [sp, #4]
 8004294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004296:	9300      	str	r3, [sp, #0]
 8004298:	4603      	mov	r3, r0
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 fa56 	bl	800474c <I2C_RequestMemoryRead>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e1c0      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d113      	bne.n	80042da <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b2:	2300      	movs	r3, #0
 80042b4:	623b      	str	r3, [r7, #32]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	623b      	str	r3, [r7, #32]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	623b      	str	r3, [r7, #32]
 80042c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	e194      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d11d      	bne.n	800431e <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80042f2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042f4:	2300      	movs	r3, #0
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	61fb      	str	r3, [r7, #28]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	61fb      	str	r3, [r7, #28]
 8004308:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004318:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800431a:	b662      	cpsie	i
 800431c:	e172      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004322:	2b02      	cmp	r3, #2
 8004324:	d11d      	bne.n	8004362 <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004334:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004336:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004338:	2300      	movs	r3, #0
 800433a:	61bb      	str	r3, [r7, #24]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	61bb      	str	r3, [r7, #24]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	61bb      	str	r3, [r7, #24]
 800434c:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800435c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800435e:	b662      	cpsie	i
 8004360:	e150      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004370:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	617b      	str	r3, [r7, #20]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004388:	e13c      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800438e:	2b03      	cmp	r3, #3
 8004390:	f200 80f5 	bhi.w	800457e <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004398:	2b01      	cmp	r3, #1
 800439a:	d123      	bne.n	80043e4 <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800439c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800439e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 fbfb 	bl	8004b9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e13d      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	691a      	ldr	r2, [r3, #16]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	1c5a      	adds	r2, r3, #1
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d8:	b29b      	uxth	r3, r3
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043e2:	e10f      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d150      	bne.n	800448e <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043f2:	2200      	movs	r2, #0
 80043f4:	4906      	ldr	r1, [pc, #24]	; (8004410 <HAL_I2C_Mem_Read+0x244>)
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 fa78 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d008      	beq.n	8004414 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e112      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
 8004406:	bf00      	nop
 8004408:	00100002 	.word	0x00100002
 800440c:	ffff0000 	.word	0xffff0000
 8004410:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004414:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004424:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	b2d2      	uxtb	r2, r2
 8004432:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004442:	3b01      	subs	r3, #1
 8004444:	b29a      	uxth	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800444e:	b29b      	uxth	r3, r3
 8004450:	3b01      	subs	r3, #1
 8004452:	b29a      	uxth	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004458:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	691a      	ldr	r2, [r3, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800448c:	e0ba      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004494:	2200      	movs	r2, #0
 8004496:	4967      	ldr	r1, [pc, #412]	; (8004634 <HAL_I2C_Mem_Read+0x468>)
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 fa27 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e0c1      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80044b8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	b2d2      	uxtb	r2, r2
 80044c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	1c5a      	adds	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29a      	uxth	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f2:	2200      	movs	r2, #0
 80044f4:	494f      	ldr	r1, [pc, #316]	; (8004634 <HAL_I2C_Mem_Read+0x468>)
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f9f8 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e092      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004514:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	b2d2      	uxtb	r2, r2
 8004522:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453e:	b29b      	uxth	r3, r3
 8004540:	3b01      	subs	r3, #1
 8004542:	b29a      	uxth	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004548:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	691a      	ldr	r2, [r3, #16]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	b2d2      	uxtb	r2, r2
 8004556:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004566:	3b01      	subs	r3, #1
 8004568:	b29a      	uxth	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004572:	b29b      	uxth	r3, r3
 8004574:	3b01      	subs	r3, #1
 8004576:	b29a      	uxth	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800457c:	e042      	b.n	8004604 <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800457e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004580:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 fb0a 	bl	8004b9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e04c      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	691a      	ldr	r2, [r3, #16]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d118      	bne.n	8004604 <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	691a      	ldr	r2, [r3, #16]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045dc:	b2d2      	uxtb	r2, r2
 80045de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ee:	3b01      	subs	r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	3b01      	subs	r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004608:	2b00      	cmp	r3, #0
 800460a:	f47f aebe 	bne.w	800438a <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2220      	movs	r2, #32
 8004612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004626:	2300      	movs	r3, #0
 8004628:	e000      	b.n	800462c <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 800462a:	2302      	movs	r3, #2
  }
}
 800462c:	4618      	mov	r0, r3
 800462e:	3728      	adds	r7, #40	; 0x28
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	00010004 	.word	0x00010004

08004638 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af02      	add	r7, sp, #8
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	4608      	mov	r0, r1
 8004642:	4611      	mov	r1, r2
 8004644:	461a      	mov	r2, r3
 8004646:	4603      	mov	r3, r0
 8004648:	817b      	strh	r3, [r7, #10]
 800464a:	460b      	mov	r3, r1
 800464c:	813b      	strh	r3, [r7, #8]
 800464e:	4613      	mov	r3, r2
 8004650:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004660:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	2200      	movs	r2, #0
 800466a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 f93c 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e05f      	b.n	800473e <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800467e:	897b      	ldrh	r3, [r7, #10]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	461a      	mov	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800468c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	6a3a      	ldr	r2, [r7, #32]
 8004692:	492d      	ldr	r1, [pc, #180]	; (8004748 <I2C_RequestMemoryWrite+0x110>)
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 f980 	bl	800499a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e04c      	b.n	800473e <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046bc:	6a39      	ldr	r1, [r7, #32]
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 f9ea 	bl	8004a98 <I2C_WaitOnTXEFlagUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00d      	beq.n	80046e6 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d107      	bne.n	80046e2 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e02b      	b.n	800473e <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046e6:	88fb      	ldrh	r3, [r7, #6]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d105      	bne.n	80046f8 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046ec:	893b      	ldrh	r3, [r7, #8]
 80046ee:	b2da      	uxtb	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	611a      	str	r2, [r3, #16]
 80046f6:	e021      	b.n	800473c <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046f8:	893b      	ldrh	r3, [r7, #8]
 80046fa:	0a1b      	lsrs	r3, r3, #8
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004708:	6a39      	ldr	r1, [r7, #32]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f000 f9c4 	bl	8004a98 <I2C_WaitOnTXEFlagUntilTimeout>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00d      	beq.n	8004732 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	2b04      	cmp	r3, #4
 800471c:	d107      	bne.n	800472e <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800472c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e005      	b.n	800473e <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004732:	893b      	ldrh	r3, [r7, #8]
 8004734:	b2da      	uxtb	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	00010002 	.word	0x00010002

0800474c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af02      	add	r7, sp, #8
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	4608      	mov	r0, r1
 8004756:	4611      	mov	r1, r2
 8004758:	461a      	mov	r2, r3
 800475a:	4603      	mov	r3, r0
 800475c:	817b      	strh	r3, [r7, #10]
 800475e:	460b      	mov	r3, r1
 8004760:	813b      	strh	r3, [r7, #8]
 8004762:	4613      	mov	r3, r2
 8004764:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004774:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004784:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	6a3b      	ldr	r3, [r7, #32]
 800478c:	2200      	movs	r2, #0
 800478e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004792:	68f8      	ldr	r0, [r7, #12]
 8004794:	f000 f8aa 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d001      	beq.n	80047a2 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e09e      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047a2:	897b      	ldrh	r3, [r7, #10]
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	461a      	mov	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b4:	6a3a      	ldr	r2, [r7, #32]
 80047b6:	494c      	ldr	r1, [pc, #304]	; (80048e8 <I2C_RequestMemoryRead+0x19c>)
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	f000 f8ee 	bl	800499a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e08b      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	617b      	str	r3, [r7, #20]
 80047dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e0:	6a39      	ldr	r1, [r7, #32]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 f958 	bl	8004a98 <I2C_WaitOnTXEFlagUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00d      	beq.n	800480a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d107      	bne.n	8004806 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004804:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e06a      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800480a:	88fb      	ldrh	r3, [r7, #6]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d105      	bne.n	800481c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004810:	893b      	ldrh	r3, [r7, #8]
 8004812:	b2da      	uxtb	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	611a      	str	r2, [r3, #16]
 800481a:	e021      	b.n	8004860 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800481c:	893b      	ldrh	r3, [r7, #8]
 800481e:	0a1b      	lsrs	r3, r3, #8
 8004820:	b29b      	uxth	r3, r3
 8004822:	b2da      	uxtb	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800482a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800482c:	6a39      	ldr	r1, [r7, #32]
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 f932 	bl	8004a98 <I2C_WaitOnTXEFlagUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00d      	beq.n	8004856 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	2b04      	cmp	r3, #4
 8004840:	d107      	bne.n	8004852 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004850:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e044      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004856:	893b      	ldrh	r3, [r7, #8]
 8004858:	b2da      	uxtb	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004860:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004862:	6a39      	ldr	r1, [r7, #32]
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 f917 	bl	8004a98 <I2C_WaitOnTXEFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00d      	beq.n	800488c <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	2b04      	cmp	r3, #4
 8004876:	d107      	bne.n	8004888 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004886:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e029      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800489a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 f81f 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e013      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80048b8:	897b      	ldrh	r3, [r7, #10]
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	6a3a      	ldr	r2, [r7, #32]
 80048cc:	4906      	ldr	r1, [pc, #24]	; (80048e8 <I2C_RequestMemoryRead+0x19c>)
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 f863 	bl	800499a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e000      	b.n	80048e0 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	00010002 	.word	0x00010002

080048ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	4613      	mov	r3, r2
 80048fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048fc:	e025      	b.n	800494a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004904:	d021      	beq.n	800494a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004906:	f7fe fac9 	bl	8002e9c <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d302      	bcc.n	800491c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d116      	bne.n	800494a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2220      	movs	r2, #32
 8004926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	f043 0220 	orr.w	r2, r3, #32
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e023      	b.n	8004992 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	0c1b      	lsrs	r3, r3, #16
 800494e:	b2db      	uxtb	r3, r3
 8004950:	2b01      	cmp	r3, #1
 8004952:	d10d      	bne.n	8004970 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	43da      	mvns	r2, r3
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	4013      	ands	r3, r2
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	bf0c      	ite	eq
 8004966:	2301      	moveq	r3, #1
 8004968:	2300      	movne	r3, #0
 800496a:	b2db      	uxtb	r3, r3
 800496c:	461a      	mov	r2, r3
 800496e:	e00c      	b.n	800498a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	43da      	mvns	r2, r3
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	4013      	ands	r3, r2
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	bf0c      	ite	eq
 8004982:	2301      	moveq	r3, #1
 8004984:	2300      	movne	r3, #0
 8004986:	b2db      	uxtb	r3, r3
 8004988:	461a      	mov	r2, r3
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	429a      	cmp	r2, r3
 800498e:	d0b6      	beq.n	80048fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
 80049a6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049a8:	e051      	b.n	8004a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b8:	d123      	bne.n	8004a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049c8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049d2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2220      	movs	r2, #32
 80049de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f043 0204 	orr.w	r2, r3, #4
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e046      	b.n	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a08:	d021      	beq.n	8004a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a0a:	f7fe fa47 	bl	8002e9c <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d302      	bcc.n	8004a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d116      	bne.n	8004a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2220      	movs	r2, #32
 8004a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	f043 0220 	orr.w	r2, r3, #32
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e020      	b.n	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	0c1b      	lsrs	r3, r3, #16
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d10c      	bne.n	8004a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	43da      	mvns	r2, r3
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	4013      	ands	r3, r2
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bf14      	ite	ne
 8004a6a:	2301      	movne	r3, #1
 8004a6c:	2300      	moveq	r3, #0
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	e00b      	b.n	8004a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	43da      	mvns	r2, r3
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bf14      	ite	ne
 8004a84:	2301      	movne	r3, #1
 8004a86:	2300      	moveq	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d18d      	bne.n	80049aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004aa4:	e02d      	b.n	8004b02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 f8ce 	bl	8004c48 <I2C_IsAcknowledgeFailed>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e02d      	b.n	8004b12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d021      	beq.n	8004b02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004abe:	f7fe f9ed 	bl	8002e9c <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d302      	bcc.n	8004ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d116      	bne.n	8004b02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2220      	movs	r2, #32
 8004ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	f043 0220 	orr.w	r2, r3, #32
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e007      	b.n	8004b12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0c:	2b80      	cmp	r3, #128	; 0x80
 8004b0e:	d1ca      	bne.n	8004aa6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b084      	sub	sp, #16
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	60f8      	str	r0, [r7, #12]
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b26:	e02d      	b.n	8004b84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f88d 	bl	8004c48 <I2C_IsAcknowledgeFailed>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e02d      	b.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3e:	d021      	beq.n	8004b84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b40:	f7fe f9ac 	bl	8002e9c <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d302      	bcc.n	8004b56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d116      	bne.n	8004b84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	f043 0220 	orr.w	r2, r3, #32
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e007      	b.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	d1ca      	bne.n	8004b28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ba8:	e042      	b.n	8004c30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	f003 0310 	and.w	r3, r3, #16
 8004bb4:	2b10      	cmp	r3, #16
 8004bb6:	d119      	bne.n	8004bec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f06f 0210 	mvn.w	r2, #16
 8004bc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2220      	movs	r2, #32
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e029      	b.n	8004c40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bec:	f7fe f956 	bl	8002e9c <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d302      	bcc.n	8004c02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d116      	bne.n	8004c30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	f043 0220 	orr.w	r2, r3, #32
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e007      	b.n	8004c40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3a:	2b40      	cmp	r3, #64	; 0x40
 8004c3c:	d1b5      	bne.n	8004baa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c5e:	d11b      	bne.n	8004c98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2220      	movs	r2, #32
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c84:	f043 0204 	orr.w	r2, r3, #4
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e000      	b.n	8004c9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bc80      	pop	{r7}
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004ca8:	4b03      	ldr	r3, [pc, #12]	; (8004cb8 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004caa:	2201      	movs	r2, #1
 8004cac:	601a      	str	r2, [r3, #0]
}
 8004cae:	bf00      	nop
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bc80      	pop	{r7}
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	420e0020 	.word	0x420e0020

08004cbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e26c      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 8087 	beq.w	8004dea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cdc:	4b92      	ldr	r3, [pc, #584]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f003 030c 	and.w	r3, r3, #12
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d00c      	beq.n	8004d02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ce8:	4b8f      	ldr	r3, [pc, #572]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f003 030c 	and.w	r3, r3, #12
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d112      	bne.n	8004d1a <HAL_RCC_OscConfig+0x5e>
 8004cf4:	4b8c      	ldr	r3, [pc, #560]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d00:	d10b      	bne.n	8004d1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d02:	4b89      	ldr	r3, [pc, #548]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d06c      	beq.n	8004de8 <HAL_RCC_OscConfig+0x12c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d168      	bne.n	8004de8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e246      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d22:	d106      	bne.n	8004d32 <HAL_RCC_OscConfig+0x76>
 8004d24:	4b80      	ldr	r3, [pc, #512]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a7f      	ldr	r2, [pc, #508]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d2e:	6013      	str	r3, [r2, #0]
 8004d30:	e02e      	b.n	8004d90 <HAL_RCC_OscConfig+0xd4>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10c      	bne.n	8004d54 <HAL_RCC_OscConfig+0x98>
 8004d3a:	4b7b      	ldr	r3, [pc, #492]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a7a      	ldr	r2, [pc, #488]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d44:	6013      	str	r3, [r2, #0]
 8004d46:	4b78      	ldr	r3, [pc, #480]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a77      	ldr	r2, [pc, #476]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	e01d      	b.n	8004d90 <HAL_RCC_OscConfig+0xd4>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d5c:	d10c      	bne.n	8004d78 <HAL_RCC_OscConfig+0xbc>
 8004d5e:	4b72      	ldr	r3, [pc, #456]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a71      	ldr	r2, [pc, #452]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d68:	6013      	str	r3, [r2, #0]
 8004d6a:	4b6f      	ldr	r3, [pc, #444]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a6e      	ldr	r2, [pc, #440]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d74:	6013      	str	r3, [r2, #0]
 8004d76:	e00b      	b.n	8004d90 <HAL_RCC_OscConfig+0xd4>
 8004d78:	4b6b      	ldr	r3, [pc, #428]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a6a      	ldr	r2, [pc, #424]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d82:	6013      	str	r3, [r2, #0]
 8004d84:	4b68      	ldr	r3, [pc, #416]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a67      	ldr	r2, [pc, #412]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004d8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d013      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d98:	f7fe f880 	bl	8002e9c <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da0:	f7fe f87c 	bl	8002e9c <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b64      	cmp	r3, #100	; 0x64
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e1fa      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db2:	4b5d      	ldr	r3, [pc, #372]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCC_OscConfig+0xe4>
 8004dbe:	e014      	b.n	8004dea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc0:	f7fe f86c 	bl	8002e9c <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dc8:	f7fe f868 	bl	8002e9c <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b64      	cmp	r3, #100	; 0x64
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e1e6      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dda:	4b53      	ldr	r3, [pc, #332]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f0      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x10c>
 8004de6:	e000      	b.n	8004dea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d063      	beq.n	8004ebe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004df6:	4b4c      	ldr	r3, [pc, #304]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f003 030c 	and.w	r3, r3, #12
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00b      	beq.n	8004e1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e02:	4b49      	ldr	r3, [pc, #292]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f003 030c 	and.w	r3, r3, #12
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d11c      	bne.n	8004e48 <HAL_RCC_OscConfig+0x18c>
 8004e0e:	4b46      	ldr	r3, [pc, #280]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d116      	bne.n	8004e48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e1a:	4b43      	ldr	r3, [pc, #268]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d005      	beq.n	8004e32 <HAL_RCC_OscConfig+0x176>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d001      	beq.n	8004e32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e1ba      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e32:	4b3d      	ldr	r3, [pc, #244]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4939      	ldr	r1, [pc, #228]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e46:	e03a      	b.n	8004ebe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d020      	beq.n	8004e92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e50:	4b36      	ldr	r3, [pc, #216]	; (8004f2c <HAL_RCC_OscConfig+0x270>)
 8004e52:	2201      	movs	r2, #1
 8004e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e56:	f7fe f821 	bl	8002e9c <HAL_GetTick>
 8004e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e5c:	e008      	b.n	8004e70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e5e:	f7fe f81d 	bl	8002e9c <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d901      	bls.n	8004e70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e19b      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e70:	4b2d      	ldr	r3, [pc, #180]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d0f0      	beq.n	8004e5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e7c:	4b2a      	ldr	r3, [pc, #168]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	4927      	ldr	r1, [pc, #156]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	600b      	str	r3, [r1, #0]
 8004e90:	e015      	b.n	8004ebe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e92:	4b26      	ldr	r3, [pc, #152]	; (8004f2c <HAL_RCC_OscConfig+0x270>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e98:	f7fe f800 	bl	8002e9c <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ea0:	f7fd fffc 	bl	8002e9c <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e17a      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eb2:	4b1d      	ldr	r3, [pc, #116]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f0      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0308 	and.w	r3, r3, #8
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d03a      	beq.n	8004f40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d019      	beq.n	8004f06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ed2:	4b17      	ldr	r3, [pc, #92]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ed8:	f7fd ffe0 	bl	8002e9c <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ede:	e008      	b.n	8004ef2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ee0:	f7fd ffdc 	bl	8002e9c <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e15a      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ef2:	4b0d      	ldr	r3, [pc, #52]	; (8004f28 <HAL_RCC_OscConfig+0x26c>)
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d0f0      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004efe:	2001      	movs	r0, #1
 8004f00:	f000 fada 	bl	80054b8 <RCC_Delay>
 8004f04:	e01c      	b.n	8004f40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f06:	4b0a      	ldr	r3, [pc, #40]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f0c:	f7fd ffc6 	bl	8002e9c <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f12:	e00f      	b.n	8004f34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f14:	f7fd ffc2 	bl	8002e9c <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d908      	bls.n	8004f34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e140      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
 8004f26:	bf00      	nop
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	42420000 	.word	0x42420000
 8004f30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f34:	4b9e      	ldr	r3, [pc, #632]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1e9      	bne.n	8004f14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 80a6 	beq.w	800509a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f52:	4b97      	ldr	r3, [pc, #604]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10d      	bne.n	8004f7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f5e:	4b94      	ldr	r3, [pc, #592]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	4a93      	ldr	r2, [pc, #588]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f68:	61d3      	str	r3, [r2, #28]
 8004f6a:	4b91      	ldr	r3, [pc, #580]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f72:	60bb      	str	r3, [r7, #8]
 8004f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f76:	2301      	movs	r3, #1
 8004f78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f7a:	4b8e      	ldr	r3, [pc, #568]	; (80051b4 <HAL_RCC_OscConfig+0x4f8>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d118      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f86:	4b8b      	ldr	r3, [pc, #556]	; (80051b4 <HAL_RCC_OscConfig+0x4f8>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a8a      	ldr	r2, [pc, #552]	; (80051b4 <HAL_RCC_OscConfig+0x4f8>)
 8004f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f92:	f7fd ff83 	bl	8002e9c <HAL_GetTick>
 8004f96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f98:	e008      	b.n	8004fac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f9a:	f7fd ff7f 	bl	8002e9c <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b64      	cmp	r3, #100	; 0x64
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e0fd      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fac:	4b81      	ldr	r3, [pc, #516]	; (80051b4 <HAL_RCC_OscConfig+0x4f8>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0f0      	beq.n	8004f9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d106      	bne.n	8004fce <HAL_RCC_OscConfig+0x312>
 8004fc0:	4b7b      	ldr	r3, [pc, #492]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	4a7a      	ldr	r2, [pc, #488]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004fc6:	f043 0301 	orr.w	r3, r3, #1
 8004fca:	6213      	str	r3, [r2, #32]
 8004fcc:	e02d      	b.n	800502a <HAL_RCC_OscConfig+0x36e>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d10c      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x334>
 8004fd6:	4b76      	ldr	r3, [pc, #472]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	4a75      	ldr	r2, [pc, #468]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004fdc:	f023 0301 	bic.w	r3, r3, #1
 8004fe0:	6213      	str	r3, [r2, #32]
 8004fe2:	4b73      	ldr	r3, [pc, #460]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	4a72      	ldr	r2, [pc, #456]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004fe8:	f023 0304 	bic.w	r3, r3, #4
 8004fec:	6213      	str	r3, [r2, #32]
 8004fee:	e01c      	b.n	800502a <HAL_RCC_OscConfig+0x36e>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	2b05      	cmp	r3, #5
 8004ff6:	d10c      	bne.n	8005012 <HAL_RCC_OscConfig+0x356>
 8004ff8:	4b6d      	ldr	r3, [pc, #436]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	4a6c      	ldr	r2, [pc, #432]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8004ffe:	f043 0304 	orr.w	r3, r3, #4
 8005002:	6213      	str	r3, [r2, #32]
 8005004:	4b6a      	ldr	r3, [pc, #424]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005006:	6a1b      	ldr	r3, [r3, #32]
 8005008:	4a69      	ldr	r2, [pc, #420]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 800500a:	f043 0301 	orr.w	r3, r3, #1
 800500e:	6213      	str	r3, [r2, #32]
 8005010:	e00b      	b.n	800502a <HAL_RCC_OscConfig+0x36e>
 8005012:	4b67      	ldr	r3, [pc, #412]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	4a66      	ldr	r2, [pc, #408]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005018:	f023 0301 	bic.w	r3, r3, #1
 800501c:	6213      	str	r3, [r2, #32]
 800501e:	4b64      	ldr	r3, [pc, #400]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	4a63      	ldr	r2, [pc, #396]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005024:	f023 0304 	bic.w	r3, r3, #4
 8005028:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d015      	beq.n	800505e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005032:	f7fd ff33 	bl	8002e9c <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005038:	e00a      	b.n	8005050 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503a:	f7fd ff2f 	bl	8002e9c <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	f241 3288 	movw	r2, #5000	; 0x1388
 8005048:	4293      	cmp	r3, r2
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e0ab      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005050:	4b57      	ldr	r3, [pc, #348]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0ee      	beq.n	800503a <HAL_RCC_OscConfig+0x37e>
 800505c:	e014      	b.n	8005088 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800505e:	f7fd ff1d 	bl	8002e9c <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005064:	e00a      	b.n	800507c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005066:	f7fd ff19 	bl	8002e9c <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	f241 3288 	movw	r2, #5000	; 0x1388
 8005074:	4293      	cmp	r3, r2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e095      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800507c:	4b4c      	ldr	r3, [pc, #304]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1ee      	bne.n	8005066 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005088:	7dfb      	ldrb	r3, [r7, #23]
 800508a:	2b01      	cmp	r3, #1
 800508c:	d105      	bne.n	800509a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800508e:	4b48      	ldr	r3, [pc, #288]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	4a47      	ldr	r2, [pc, #284]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005098:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 8081 	beq.w	80051a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050a4:	4b42      	ldr	r3, [pc, #264]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 030c 	and.w	r3, r3, #12
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d061      	beq.n	8005174 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	69db      	ldr	r3, [r3, #28]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d146      	bne.n	8005146 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b8:	4b3f      	ldr	r3, [pc, #252]	; (80051b8 <HAL_RCC_OscConfig+0x4fc>)
 80050ba:	2200      	movs	r2, #0
 80050bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050be:	f7fd feed 	bl	8002e9c <HAL_GetTick>
 80050c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c6:	f7fd fee9 	bl	8002e9c <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e067      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050d8:	4b35      	ldr	r3, [pc, #212]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1f0      	bne.n	80050c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050ec:	d108      	bne.n	8005100 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050ee:	4b30      	ldr	r3, [pc, #192]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	492d      	ldr	r1, [pc, #180]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005100:	4b2b      	ldr	r3, [pc, #172]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a19      	ldr	r1, [r3, #32]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	430b      	orrs	r3, r1
 8005112:	4927      	ldr	r1, [pc, #156]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005114:	4313      	orrs	r3, r2
 8005116:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005118:	4b27      	ldr	r3, [pc, #156]	; (80051b8 <HAL_RCC_OscConfig+0x4fc>)
 800511a:	2201      	movs	r2, #1
 800511c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800511e:	f7fd febd 	bl	8002e9c <HAL_GetTick>
 8005122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005124:	e008      	b.n	8005138 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005126:	f7fd feb9 	bl	8002e9c <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	2b02      	cmp	r3, #2
 8005132:	d901      	bls.n	8005138 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e037      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005138:	4b1d      	ldr	r3, [pc, #116]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0f0      	beq.n	8005126 <HAL_RCC_OscConfig+0x46a>
 8005144:	e02f      	b.n	80051a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005146:	4b1c      	ldr	r3, [pc, #112]	; (80051b8 <HAL_RCC_OscConfig+0x4fc>)
 8005148:	2200      	movs	r2, #0
 800514a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800514c:	f7fd fea6 	bl	8002e9c <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005154:	f7fd fea2 	bl	8002e9c <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b02      	cmp	r3, #2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e020      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005166:	4b12      	ldr	r3, [pc, #72]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f0      	bne.n	8005154 <HAL_RCC_OscConfig+0x498>
 8005172:	e018      	b.n	80051a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e013      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005180:	4b0b      	ldr	r3, [pc, #44]	; (80051b0 <HAL_RCC_OscConfig+0x4f4>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	429a      	cmp	r2, r3
 8005192:	d106      	bne.n	80051a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519e:	429a      	cmp	r2, r3
 80051a0:	d001      	beq.n	80051a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e000      	b.n	80051a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40021000 	.word	0x40021000
 80051b4:	40007000 	.word	0x40007000
 80051b8:	42420060 	.word	0x42420060

080051bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e0d0      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051d0:	4b6a      	ldr	r3, [pc, #424]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d910      	bls.n	8005200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051de:	4b67      	ldr	r3, [pc, #412]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f023 0207 	bic.w	r2, r3, #7
 80051e6:	4965      	ldr	r1, [pc, #404]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ee:	4b63      	ldr	r3, [pc, #396]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0307 	and.w	r3, r3, #7
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d001      	beq.n	8005200 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0b8      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d020      	beq.n	800524e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0304 	and.w	r3, r3, #4
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005218:	4b59      	ldr	r3, [pc, #356]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	4a58      	ldr	r2, [pc, #352]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800521e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005222:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0308 	and.w	r3, r3, #8
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005230:	4b53      	ldr	r3, [pc, #332]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	4a52      	ldr	r2, [pc, #328]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005236:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800523a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800523c:	4b50      	ldr	r3, [pc, #320]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	494d      	ldr	r1, [pc, #308]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800524a:	4313      	orrs	r3, r2
 800524c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d040      	beq.n	80052dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d107      	bne.n	8005272 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005262:	4b47      	ldr	r3, [pc, #284]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d115      	bne.n	800529a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e07f      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2b02      	cmp	r3, #2
 8005278:	d107      	bne.n	800528a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800527a:	4b41      	ldr	r3, [pc, #260]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d109      	bne.n	800529a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e073      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800528a:	4b3d      	ldr	r3, [pc, #244]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e06b      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800529a:	4b39      	ldr	r3, [pc, #228]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f023 0203 	bic.w	r2, r3, #3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	4936      	ldr	r1, [pc, #216]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052ac:	f7fd fdf6 	bl	8002e9c <HAL_GetTick>
 80052b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052b2:	e00a      	b.n	80052ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b4:	f7fd fdf2 	bl	8002e9c <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e053      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ca:	4b2d      	ldr	r3, [pc, #180]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f003 020c 	and.w	r2, r3, #12
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	429a      	cmp	r2, r3
 80052da:	d1eb      	bne.n	80052b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052dc:	4b27      	ldr	r3, [pc, #156]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0307 	and.w	r3, r3, #7
 80052e4:	683a      	ldr	r2, [r7, #0]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d210      	bcs.n	800530c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ea:	4b24      	ldr	r3, [pc, #144]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f023 0207 	bic.w	r2, r3, #7
 80052f2:	4922      	ldr	r1, [pc, #136]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052fa:	4b20      	ldr	r3, [pc, #128]	; (800537c <HAL_RCC_ClockConfig+0x1c0>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0307 	and.w	r3, r3, #7
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	429a      	cmp	r2, r3
 8005306:	d001      	beq.n	800530c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e032      	b.n	8005372 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0304 	and.w	r3, r3, #4
 8005314:	2b00      	cmp	r3, #0
 8005316:	d008      	beq.n	800532a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005318:	4b19      	ldr	r3, [pc, #100]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4916      	ldr	r1, [pc, #88]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005326:	4313      	orrs	r3, r2
 8005328:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0308 	and.w	r3, r3, #8
 8005332:	2b00      	cmp	r3, #0
 8005334:	d009      	beq.n	800534a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005336:	4b12      	ldr	r3, [pc, #72]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	00db      	lsls	r3, r3, #3
 8005344:	490e      	ldr	r1, [pc, #56]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005346:	4313      	orrs	r3, r2
 8005348:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800534a:	f000 f821 	bl	8005390 <HAL_RCC_GetSysClockFreq>
 800534e:	4601      	mov	r1, r0
 8005350:	4b0b      	ldr	r3, [pc, #44]	; (8005380 <HAL_RCC_ClockConfig+0x1c4>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	091b      	lsrs	r3, r3, #4
 8005356:	f003 030f 	and.w	r3, r3, #15
 800535a:	4a0a      	ldr	r2, [pc, #40]	; (8005384 <HAL_RCC_ClockConfig+0x1c8>)
 800535c:	5cd3      	ldrb	r3, [r2, r3]
 800535e:	fa21 f303 	lsr.w	r3, r1, r3
 8005362:	4a09      	ldr	r2, [pc, #36]	; (8005388 <HAL_RCC_ClockConfig+0x1cc>)
 8005364:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005366:	4b09      	ldr	r3, [pc, #36]	; (800538c <HAL_RCC_ClockConfig+0x1d0>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4618      	mov	r0, r3
 800536c:	f7fd fd54 	bl	8002e18 <HAL_InitTick>

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	40022000 	.word	0x40022000
 8005380:	40021000 	.word	0x40021000
 8005384:	08009018 	.word	0x08009018
 8005388:	20000000 	.word	0x20000000
 800538c:	20000004 	.word	0x20000004

08005390 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005390:	b490      	push	{r4, r7}
 8005392:	b08a      	sub	sp, #40	; 0x28
 8005394:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005396:	4b2a      	ldr	r3, [pc, #168]	; (8005440 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005398:	1d3c      	adds	r4, r7, #4
 800539a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800539c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80053a0:	4b28      	ldr	r3, [pc, #160]	; (8005444 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053a2:	881b      	ldrh	r3, [r3, #0]
 80053a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053a6:	2300      	movs	r3, #0
 80053a8:	61fb      	str	r3, [r7, #28]
 80053aa:	2300      	movs	r3, #0
 80053ac:	61bb      	str	r3, [r7, #24]
 80053ae:	2300      	movs	r3, #0
 80053b0:	627b      	str	r3, [r7, #36]	; 0x24
 80053b2:	2300      	movs	r3, #0
 80053b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80053ba:	4b23      	ldr	r3, [pc, #140]	; (8005448 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	f003 030c 	and.w	r3, r3, #12
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	d002      	beq.n	80053d0 <HAL_RCC_GetSysClockFreq+0x40>
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d003      	beq.n	80053d6 <HAL_RCC_GetSysClockFreq+0x46>
 80053ce:	e02d      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053d0:	4b1e      	ldr	r3, [pc, #120]	; (800544c <HAL_RCC_GetSysClockFreq+0xbc>)
 80053d2:	623b      	str	r3, [r7, #32]
      break;
 80053d4:	e02d      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	0c9b      	lsrs	r3, r3, #18
 80053da:	f003 030f 	and.w	r3, r3, #15
 80053de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053e2:	4413      	add	r3, r2
 80053e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80053e8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d013      	beq.n	800541c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053f4:	4b14      	ldr	r3, [pc, #80]	; (8005448 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	0c5b      	lsrs	r3, r3, #17
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005402:	4413      	add	r3, r2
 8005404:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005408:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	4a0f      	ldr	r2, [pc, #60]	; (800544c <HAL_RCC_GetSysClockFreq+0xbc>)
 800540e:	fb02 f203 	mul.w	r2, r2, r3
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	fbb2 f3f3 	udiv	r3, r2, r3
 8005418:	627b      	str	r3, [r7, #36]	; 0x24
 800541a:	e004      	b.n	8005426 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	4a0c      	ldr	r2, [pc, #48]	; (8005450 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005420:	fb02 f303 	mul.w	r3, r2, r3
 8005424:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005428:	623b      	str	r3, [r7, #32]
      break;
 800542a:	e002      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b07      	ldr	r3, [pc, #28]	; (800544c <HAL_RCC_GetSysClockFreq+0xbc>)
 800542e:	623b      	str	r3, [r7, #32]
      break;
 8005430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005432:	6a3b      	ldr	r3, [r7, #32]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3728      	adds	r7, #40	; 0x28
 8005438:	46bd      	mov	sp, r7
 800543a:	bc90      	pop	{r4, r7}
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	08008ff0 	.word	0x08008ff0
 8005444:	08009000 	.word	0x08009000
 8005448:	40021000 	.word	0x40021000
 800544c:	007a1200 	.word	0x007a1200
 8005450:	003d0900 	.word	0x003d0900

08005454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005458:	4b02      	ldr	r3, [pc, #8]	; (8005464 <HAL_RCC_GetHCLKFreq+0x10>)
 800545a:	681b      	ldr	r3, [r3, #0]
}
 800545c:	4618      	mov	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr
 8005464:	20000000 	.word	0x20000000

08005468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800546c:	f7ff fff2 	bl	8005454 <HAL_RCC_GetHCLKFreq>
 8005470:	4601      	mov	r1, r0
 8005472:	4b05      	ldr	r3, [pc, #20]	; (8005488 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	0a1b      	lsrs	r3, r3, #8
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	4a03      	ldr	r2, [pc, #12]	; (800548c <HAL_RCC_GetPCLK1Freq+0x24>)
 800547e:	5cd3      	ldrb	r3, [r2, r3]
 8005480:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005484:	4618      	mov	r0, r3
 8005486:	bd80      	pop	{r7, pc}
 8005488:	40021000 	.word	0x40021000
 800548c:	08009028 	.word	0x08009028

08005490 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005494:	f7ff ffde 	bl	8005454 <HAL_RCC_GetHCLKFreq>
 8005498:	4601      	mov	r1, r0
 800549a:	4b05      	ldr	r3, [pc, #20]	; (80054b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	0adb      	lsrs	r3, r3, #11
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	4a03      	ldr	r2, [pc, #12]	; (80054b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054a6:	5cd3      	ldrb	r3, [r2, r3]
 80054a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021000 	.word	0x40021000
 80054b4:	08009028 	.word	0x08009028

080054b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80054c0:	4b0a      	ldr	r3, [pc, #40]	; (80054ec <RCC_Delay+0x34>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <RCC_Delay+0x38>)
 80054c6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ca:	0a5b      	lsrs	r3, r3, #9
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	fb02 f303 	mul.w	r3, r2, r3
 80054d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80054d4:	bf00      	nop
  }
  while (Delay --);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	1e5a      	subs	r2, r3, #1
 80054da:	60fa      	str	r2, [r7, #12]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f9      	bne.n	80054d4 <RCC_Delay+0x1c>
}
 80054e0:	bf00      	nop
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bc80      	pop	{r7}
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	20000000 	.word	0x20000000
 80054f0:	10624dd3 	.word	0x10624dd3

080054f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]
 8005500:	2300      	movs	r3, #0
 8005502:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d07d      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005510:	2300      	movs	r3, #0
 8005512:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005514:	4b4f      	ldr	r3, [pc, #316]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10d      	bne.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005520:	4b4c      	ldr	r3, [pc, #304]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	4a4b      	ldr	r2, [pc, #300]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800552a:	61d3      	str	r3, [r2, #28]
 800552c:	4b49      	ldr	r3, [pc, #292]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005534:	60bb      	str	r3, [r7, #8]
 8005536:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005538:	2301      	movs	r3, #1
 800553a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800553c:	4b46      	ldr	r3, [pc, #280]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005544:	2b00      	cmp	r3, #0
 8005546:	d118      	bne.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005548:	4b43      	ldr	r3, [pc, #268]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a42      	ldr	r2, [pc, #264]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800554e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005552:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005554:	f7fd fca2 	bl	8002e9c <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800555a:	e008      	b.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800555c:	f7fd fc9e 	bl	8002e9c <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b64      	cmp	r3, #100	; 0x64
 8005568:	d901      	bls.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e06d      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800556e:	4b3a      	ldr	r3, [pc, #232]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800557a:	4b36      	ldr	r3, [pc, #216]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005582:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d02e      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	429a      	cmp	r2, r3
 8005596:	d027      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005598:	4b2e      	ldr	r3, [pc, #184]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055a2:	4b2e      	ldr	r3, [pc, #184]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055a4:	2201      	movs	r2, #1
 80055a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055a8:	4b2c      	ldr	r3, [pc, #176]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055ae:	4a29      	ldr	r2, [pc, #164]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d014      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055be:	f7fd fc6d 	bl	8002e9c <HAL_GetTick>
 80055c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c4:	e00a      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c6:	f7fd fc69 	bl	8002e9c <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d901      	bls.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e036      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055dc:	4b1d      	ldr	r3, [pc, #116]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d0ee      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055e8:	4b1a      	ldr	r3, [pc, #104]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	4917      	ldr	r1, [pc, #92]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055fa:	7dfb      	ldrb	r3, [r7, #23]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d105      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005600:	4b14      	ldr	r3, [pc, #80]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005602:	69db      	ldr	r3, [r3, #28]
 8005604:	4a13      	ldr	r2, [pc, #76]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005606:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800560a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d008      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005618:	4b0e      	ldr	r3, [pc, #56]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	490b      	ldr	r1, [pc, #44]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005626:	4313      	orrs	r3, r2
 8005628:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0310 	and.w	r3, r3, #16
 8005632:	2b00      	cmp	r3, #0
 8005634:	d008      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005636:	4b07      	ldr	r3, [pc, #28]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	4904      	ldr	r1, [pc, #16]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005644:	4313      	orrs	r3, r2
 8005646:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	40021000 	.word	0x40021000
 8005658:	40007000 	.word	0x40007000
 800565c:	42420440 	.word	0x42420440

08005660 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005660:	b590      	push	{r4, r7, lr}
 8005662:	b08d      	sub	sp, #52	; 0x34
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005668:	4b55      	ldr	r3, [pc, #340]	; (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800566a:	f107 040c 	add.w	r4, r7, #12
 800566e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005670:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005674:	4b53      	ldr	r3, [pc, #332]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005676:	881b      	ldrh	r3, [r3, #0]
 8005678:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
 800567e:	2300      	movs	r3, #0
 8005680:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005682:	2300      	movs	r3, #0
 8005684:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005686:	2300      	movs	r3, #0
 8005688:	61fb      	str	r3, [r7, #28]
 800568a:	2300      	movs	r3, #0
 800568c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b02      	cmp	r3, #2
 8005692:	d07f      	beq.n	8005794 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8005694:	2b10      	cmp	r3, #16
 8005696:	d002      	beq.n	800569e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8005698:	2b01      	cmp	r3, #1
 800569a:	d048      	beq.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800569c:	e08b      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800569e:	4b4a      	ldr	r3, [pc, #296]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80056a4:	4b48      	ldr	r3, [pc, #288]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d07f      	beq.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	0c9b      	lsrs	r3, r3, #18
 80056b4:	f003 030f 	and.w	r3, r3, #15
 80056b8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80056bc:	4413      	add	r3, r2
 80056be:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80056c2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d018      	beq.n	8005700 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80056ce:	4b3e      	ldr	r3, [pc, #248]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	0c5b      	lsrs	r3, r3, #17
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80056dc:	4413      	add	r3, r2
 80056de:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00d      	beq.n	800570a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80056ee:	4a37      	ldr	r2, [pc, #220]	; (80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	fb02 f303 	mul.w	r3, r2, r3
 80056fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056fe:	e004      	b.n	800570a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	4a33      	ldr	r2, [pc, #204]	; (80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005704:	fb02 f303 	mul.w	r3, r2, r3
 8005708:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800570a:	4b2f      	ldr	r3, [pc, #188]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005712:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005716:	d102      	bne.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8005718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800571a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800571c:	e048      	b.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800571e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	4a2c      	ldr	r2, [pc, #176]	; (80057d4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005724:	fba2 2303 	umull	r2, r3, r2, r3
 8005728:	085b      	lsrs	r3, r3, #1
 800572a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800572c:	e040      	b.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800572e:	4b26      	ldr	r3, [pc, #152]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800573a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800573e:	d108      	bne.n	8005752 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d003      	beq.n	8005752 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 800574a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800574e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005750:	e01f      	b.n	8005792 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800575c:	d109      	bne.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800575e:	4b1a      	ldr	r3, [pc, #104]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800576a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800576e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005770:	e00f      	b.n	8005792 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005778:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800577c:	d11a      	bne.n	80057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800577e:	4b12      	ldr	r3, [pc, #72]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d014      	beq.n	80057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800578a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800578e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005790:	e010      	b.n	80057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005792:	e00f      	b.n	80057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005794:	f7ff fe7c 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 8005798:	4602      	mov	r2, r0
 800579a:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	0b9b      	lsrs	r3, r3, #14
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	3301      	adds	r3, #1
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ac:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80057ae:	e002      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80057b0:	bf00      	nop
 80057b2:	e000      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80057b4:	bf00      	nop
    }
  }
  return (frequency);
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3734      	adds	r7, #52	; 0x34
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd90      	pop	{r4, r7, pc}
 80057c0:	08009004 	.word	0x08009004
 80057c4:	08009014 	.word	0x08009014
 80057c8:	40021000 	.word	0x40021000
 80057cc:	007a1200 	.word	0x007a1200
 80057d0:	003d0900 	.word	0x003d0900
 80057d4:	aaaaaaab 	.word	0xaaaaaaab

080057d8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80057e0:	2300      	movs	r3, #0
 80057e2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e084      	b.n	80058f8 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	7c5b      	ldrb	r3, [r3, #17]
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d105      	bne.n	8005804 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7fd f98a 	bl	8002b18 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 faa0 	bl	8005d50 <HAL_RTC_WaitForSynchro>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d004      	beq.n	8005820 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2204      	movs	r2, #4
 800581a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e06b      	b.n	80058f8 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 fb59 	bl	8005ed8 <RTC_EnterInitMode>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d004      	beq.n	8005836 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2204      	movs	r2, #4
 8005830:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e060      	b.n	80058f8 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0207 	bic.w	r2, r2, #7
 8005844:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d005      	beq.n	800585a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800584e:	4b2c      	ldr	r3, [pc, #176]	; (8005900 <HAL_RTC_Init+0x128>)
 8005850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005852:	4a2b      	ldr	r2, [pc, #172]	; (8005900 <HAL_RTC_Init+0x128>)
 8005854:	f023 0301 	bic.w	r3, r3, #1
 8005858:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800585a:	4b29      	ldr	r3, [pc, #164]	; (8005900 <HAL_RTC_Init+0x128>)
 800585c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	4926      	ldr	r1, [pc, #152]	; (8005900 <HAL_RTC_Init+0x128>)
 8005868:	4313      	orrs	r3, r2
 800586a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005874:	d003      	beq.n	800587e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	e00e      	b.n	800589c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800587e:	2001      	movs	r0, #1
 8005880:	f7ff feee 	bl	8005660 <HAL_RCCEx_GetPeriphCLKFreq>
 8005884:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d104      	bne.n	8005896 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2204      	movs	r2, #4
 8005890:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e030      	b.n	80058f8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	3b01      	subs	r3, #1
 800589a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f023 010f 	bic.w	r1, r3, #15
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	0c1a      	lsrs	r2, r3, #16
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	0c1b      	lsrs	r3, r3, #16
 80058ba:	041b      	lsls	r3, r3, #16
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	b291      	uxth	r1, r2
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	6812      	ldr	r2, [r2, #0]
 80058c4:	430b      	orrs	r3, r1
 80058c6:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 fb2d 	bl	8005f28 <RTC_ExitInitMode>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d004      	beq.n	80058de <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2204      	movs	r2, #4
 80058d8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e00c      	b.n	80058f8 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80058f6:	2300      	movs	r3, #0
  }
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	40006c00 	.word	0x40006c00

08005904 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b087      	sub	sp, #28
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	2300      	movs	r3, #0
 8005916:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <HAL_RTC_SetTime+0x20>
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d101      	bne.n	8005928 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e080      	b.n	8005a2a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	7c1b      	ldrb	r3, [r3, #16]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d101      	bne.n	8005934 <HAL_RTC_SetTime+0x30>
 8005930:	2302      	movs	r3, #2
 8005932:	e07a      	b.n	8005a2a <HAL_RTC_SetTime+0x126>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2201      	movs	r2, #1
 8005938:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2202      	movs	r2, #2
 800593e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d113      	bne.n	800596e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	461a      	mov	r2, r3
 800594c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005950:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	785b      	ldrb	r3, [r3, #1]
 8005958:	4619      	mov	r1, r3
 800595a:	460b      	mov	r3, r1
 800595c:	011b      	lsls	r3, r3, #4
 800595e:	1a5b      	subs	r3, r3, r1
 8005960:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005962:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005968:	4413      	add	r3, r2
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	e01e      	b.n	80059ac <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fb1d 	bl	8005fb2 <RTC_Bcd2ToByte>
 8005978:	4603      	mov	r3, r0
 800597a:	461a      	mov	r2, r3
 800597c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005980:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	785b      	ldrb	r3, [r3, #1]
 8005988:	4618      	mov	r0, r3
 800598a:	f000 fb12 	bl	8005fb2 <RTC_Bcd2ToByte>
 800598e:	4603      	mov	r3, r0
 8005990:	461a      	mov	r2, r3
 8005992:	4613      	mov	r3, r2
 8005994:	011b      	lsls	r3, r3, #4
 8005996:	1a9b      	subs	r3, r3, r2
 8005998:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800599a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	789b      	ldrb	r3, [r3, #2]
 80059a0:	4618      	mov	r0, r3
 80059a2:	f000 fb06 	bl	8005fb2 <RTC_Bcd2ToByte>
 80059a6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059a8:	4423      	add	r3, r4
 80059aa:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80059ac:	6979      	ldr	r1, [r7, #20]
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 fa2b 	bl	8005e0a <RTC_WriteTimeCounter>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d007      	beq.n	80059ca <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2204      	movs	r2, #4
 80059be:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e02f      	b.n	8005a2a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	685a      	ldr	r2, [r3, #4]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0205 	bic.w	r2, r2, #5
 80059d8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f000 fa3c 	bl	8005e58 <RTC_ReadAlarmCounter>
 80059e0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e8:	d018      	beq.n	8005a1c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d214      	bcs.n	8005a1c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80059f8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80059fc:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80059fe:	6939      	ldr	r1, [r7, #16]
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 fa42 	bl	8005e8a <RTC_WriteAlarmCounter>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d007      	beq.n	8005a1c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2204      	movs	r2, #4
 8005a10:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e006      	b.n	8005a2a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005a28:	2300      	movs	r3, #0
  }
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	371c      	adds	r7, #28
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd90      	pop	{r4, r7, pc}
	...

08005a34 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b088      	sub	sp, #32
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	61bb      	str	r3, [r7, #24]
 8005a44:	2300      	movs	r3, #0
 8005a46:	61fb      	str	r3, [r7, #28]
 8005a48:	2300      	movs	r3, #0
 8005a4a:	617b      	str	r3, [r7, #20]
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <HAL_RTC_GetTime+0x28>
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0b5      	b.n	8005bcc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e0ac      	b.n	8005bcc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 f999 	bl	8005daa <RTC_ReadTimeCounter>
 8005a78:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	4a55      	ldr	r2, [pc, #340]	; (8005bd4 <HAL_RTC_GetTime+0x1a0>)
 8005a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a82:	0adb      	lsrs	r3, r3, #11
 8005a84:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	4b52      	ldr	r3, [pc, #328]	; (8005bd4 <HAL_RTC_GetTime+0x1a0>)
 8005a8a:	fba3 1302 	umull	r1, r3, r3, r2
 8005a8e:	0adb      	lsrs	r3, r3, #11
 8005a90:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005a94:	fb01 f303 	mul.w	r3, r1, r3
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	4a4f      	ldr	r2, [pc, #316]	; (8005bd8 <HAL_RTC_GetTime+0x1a4>)
 8005a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa0:	095b      	lsrs	r3, r3, #5
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	4a4a      	ldr	r2, [pc, #296]	; (8005bd4 <HAL_RTC_GetTime+0x1a0>)
 8005aac:	fba2 1203 	umull	r1, r2, r2, r3
 8005ab0:	0ad2      	lsrs	r2, r2, #11
 8005ab2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005ab6:	fb01 f202 	mul.w	r2, r1, r2
 8005aba:	1a9a      	subs	r2, r3, r2
 8005abc:	4b46      	ldr	r3, [pc, #280]	; (8005bd8 <HAL_RTC_GetTime+0x1a4>)
 8005abe:	fba3 1302 	umull	r1, r3, r3, r2
 8005ac2:	0959      	lsrs	r1, r3, #5
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	1a5b      	subs	r3, r3, r1
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	1ad1      	subs	r1, r2, r3
 8005ace:	b2ca      	uxtb	r2, r1
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	2b17      	cmp	r3, #23
 8005ad8:	d955      	bls.n	8005b86 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	4a3f      	ldr	r2, [pc, #252]	; (8005bdc <HAL_RTC_GetTime+0x1a8>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	091b      	lsrs	r3, r3, #4
 8005ae4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8005ae6:	6939      	ldr	r1, [r7, #16]
 8005ae8:	4b3c      	ldr	r3, [pc, #240]	; (8005bdc <HAL_RTC_GetTime+0x1a8>)
 8005aea:	fba3 2301 	umull	r2, r3, r3, r1
 8005aee:	091a      	lsrs	r2, r3, #4
 8005af0:	4613      	mov	r3, r2
 8005af2:	005b      	lsls	r3, r3, #1
 8005af4:	4413      	add	r3, r2
 8005af6:	00db      	lsls	r3, r3, #3
 8005af8:	1aca      	subs	r2, r1, r3
 8005afa:	b2d2      	uxtb	r2, r2
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 f9a9 	bl	8005e58 <RTC_ReadAlarmCounter>
 8005b06:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0e:	d008      	beq.n	8005b22 <HAL_RTC_GetTime+0xee>
 8005b10:	69fa      	ldr	r2, [r7, #28]
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d904      	bls.n	8005b22 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005b18:	69fa      	ldr	r2, [r7, #28]
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	61fb      	str	r3, [r7, #28]
 8005b20:	e002      	b.n	8005b28 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8005b22:	f04f 33ff 	mov.w	r3, #4294967295
 8005b26:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	4a2d      	ldr	r2, [pc, #180]	; (8005be0 <HAL_RTC_GetTime+0x1ac>)
 8005b2c:	fb02 f303 	mul.w	r3, r2, r3
 8005b30:	69ba      	ldr	r2, [r7, #24]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005b36:	69b9      	ldr	r1, [r7, #24]
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 f966 	bl	8005e0a <RTC_WriteTimeCounter>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d001      	beq.n	8005b48 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e041      	b.n	8005bcc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4e:	d00c      	beq.n	8005b6a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005b50:	69fa      	ldr	r2, [r7, #28]
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	4413      	add	r3, r2
 8005b56:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005b58:	69f9      	ldr	r1, [r7, #28]
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f995 	bl	8005e8a <RTC_WriteAlarmCounter>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e030      	b.n	8005bcc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005b6a:	69f9      	ldr	r1, [r7, #28]
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 f98c 	bl	8005e8a <RTC_WriteAlarmCounter>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e027      	b.n	8005bcc <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005b7c:	6979      	ldr	r1, [r7, #20]
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 fa34 	bl	8005fec <RTC_DateUpdate>
 8005b84:	e003      	b.n	8005b8e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d01a      	beq.n	8005bca <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 f9ed 	bl	8005f78 <RTC_ByteToBcd2>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	785b      	ldrb	r3, [r3, #1]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 f9e4 	bl	8005f78 <RTC_ByteToBcd2>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	789b      	ldrb	r3, [r3, #2]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f000 f9db 	bl	8005f78 <RTC_ByteToBcd2>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3720      	adds	r7, #32
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	91a2b3c5 	.word	0x91a2b3c5
 8005bd8:	88888889 	.word	0x88888889
 8005bdc:	aaaaaaab 	.word	0xaaaaaaab
 8005be0:	00015180 	.word	0x00015180

08005be4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b088      	sub	sp, #32
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	61fb      	str	r3, [r7, #28]
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	61bb      	str	r3, [r7, #24]
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d002      	beq.n	8005c08 <HAL_RTC_SetDate+0x24>
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e097      	b.n	8005d3c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	7c1b      	ldrb	r3, [r3, #16]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d101      	bne.n	8005c18 <HAL_RTC_SetDate+0x34>
 8005c14:	2302      	movs	r3, #2
 8005c16:	e091      	b.n	8005d3c <HAL_RTC_SetDate+0x158>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2202      	movs	r2, #2
 8005c22:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10c      	bne.n	8005c44 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	78da      	ldrb	r2, [r3, #3]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	785a      	ldrb	r2, [r3, #1]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	789a      	ldrb	r2, [r3, #2]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	739a      	strb	r2, [r3, #14]
 8005c42:	e01a      	b.n	8005c7a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	78db      	ldrb	r3, [r3, #3]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 f9b2 	bl	8005fb2 <RTC_Bcd2ToByte>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	461a      	mov	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	785b      	ldrb	r3, [r3, #1]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 f9a9 	bl	8005fb2 <RTC_Bcd2ToByte>
 8005c60:	4603      	mov	r3, r0
 8005c62:	461a      	mov	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	789b      	ldrb	r3, [r3, #2]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 f9a0 	bl	8005fb2 <RTC_Bcd2ToByte>
 8005c72:	4603      	mov	r3, r0
 8005c74:	461a      	mov	r2, r3
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	7bdb      	ldrb	r3, [r3, #15]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	7b59      	ldrb	r1, [r3, #13]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	7b9b      	ldrb	r3, [r3, #14]
 8005c88:	461a      	mov	r2, r3
 8005c8a:	f000 fa8b 	bl	80061a4 <RTC_WeekDayNum>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	461a      	mov	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	7b1a      	ldrb	r2, [r3, #12]
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 f883 	bl	8005daa <RTC_ReadTimeCounter>
 8005ca4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	4a26      	ldr	r2, [pc, #152]	; (8005d44 <HAL_RTC_SetDate+0x160>)
 8005caa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cae:	0adb      	lsrs	r3, r3, #11
 8005cb0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2b18      	cmp	r3, #24
 8005cb6:	d93a      	bls.n	8005d2e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	4a23      	ldr	r2, [pc, #140]	; (8005d48 <HAL_RTC_SetDate+0x164>)
 8005cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc0:	091b      	lsrs	r3, r3, #4
 8005cc2:	4a22      	ldr	r2, [pc, #136]	; (8005d4c <HAL_RTC_SetDate+0x168>)
 8005cc4:	fb02 f303 	mul.w	r3, r2, r3
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005cce:	69f9      	ldr	r1, [r7, #28]
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f000 f89a 	bl	8005e0a <RTC_WriteTimeCounter>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d007      	beq.n	8005cec <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2204      	movs	r2, #4
 8005ce0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e027      	b.n	8005d3c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f000 f8b3 	bl	8005e58 <RTC_ReadAlarmCounter>
 8005cf2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfa:	d018      	beq.n	8005d2e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005cfc:	69ba      	ldr	r2, [r7, #24]
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d214      	bcs.n	8005d2e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005d0a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005d0e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005d10:	69b9      	ldr	r1, [r7, #24]
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f000 f8b9 	bl	8005e8a <RTC_WriteAlarmCounter>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d007      	beq.n	8005d2e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2204      	movs	r2, #4
 8005d22:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e006      	b.n	8005d3c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3720      	adds	r7, #32
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	91a2b3c5 	.word	0x91a2b3c5
 8005d48:	aaaaaaab 	.word	0xaaaaaaab
 8005d4c:	00015180 	.word	0x00015180

08005d50 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e01d      	b.n	8005da2 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	685a      	ldr	r2, [r3, #4]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 0208 	bic.w	r2, r2, #8
 8005d74:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005d76:	f7fd f891 	bl	8002e9c <HAL_GetTick>
 8005d7a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005d7c:	e009      	b.n	8005d92 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005d7e:	f7fd f88d 	bl	8002e9c <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d8c:	d901      	bls.n	8005d92 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e007      	b.n	8005da2 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f003 0308 	and.w	r3, r3, #8
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d0ee      	beq.n	8005d7e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005daa:	b480      	push	{r7}
 8005dac:	b087      	sub	sp, #28
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	827b      	strh	r3, [r7, #18]
 8005db6:	2300      	movs	r3, #0
 8005db8:	823b      	strh	r3, [r7, #16]
 8005dba:	2300      	movs	r3, #0
 8005dbc:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	699b      	ldr	r3, [r3, #24]
 8005dd8:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005dda:	8a7a      	ldrh	r2, [r7, #18]
 8005ddc:	8a3b      	ldrh	r3, [r7, #16]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d008      	beq.n	8005df4 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005de2:	8a3b      	ldrh	r3, [r7, #16]
 8005de4:	041a      	lsls	r2, r3, #16
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	69db      	ldr	r3, [r3, #28]
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	4313      	orrs	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
 8005df2:	e004      	b.n	8005dfe <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005df4:	8a7b      	ldrh	r3, [r7, #18]
 8005df6:	041a      	lsls	r2, r3, #16
 8005df8:	89fb      	ldrh	r3, [r7, #14]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005dfe:	697b      	ldr	r3, [r7, #20]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bc80      	pop	{r7}
 8005e08:	4770      	bx	lr

08005e0a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b084      	sub	sp, #16
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
 8005e12:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e14:	2300      	movs	r3, #0
 8005e16:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f85d 	bl	8005ed8 <RTC_EnterInitMode>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	73fb      	strb	r3, [r7, #15]
 8005e28:	e011      	b.n	8005e4e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	0c12      	lsrs	r2, r2, #16
 8005e32:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	b292      	uxth	r2, r2
 8005e3c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f872 	bl	8005f28 <RTC_ExitInitMode>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d001      	beq.n	8005e4e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	81fb      	strh	r3, [r7, #14]
 8005e64:	2300      	movs	r3, #0
 8005e66:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005e78:	89fb      	ldrh	r3, [r7, #14]
 8005e7a:	041a      	lsls	r2, r3, #16
 8005e7c:	89bb      	ldrh	r3, [r7, #12]
 8005e7e:	4313      	orrs	r3, r2
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3714      	adds	r7, #20
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bc80      	pop	{r7}
 8005e88:	4770      	bx	lr

08005e8a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
 8005e92:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e94:	2300      	movs	r3, #0
 8005e96:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f81d 	bl	8005ed8 <RTC_EnterInitMode>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d002      	beq.n	8005eaa <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	73fb      	strb	r3, [r7, #15]
 8005ea8:	e011      	b.n	8005ece <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	683a      	ldr	r2, [r7, #0]
 8005eb0:	0c12      	lsrs	r2, r2, #16
 8005eb2:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	b292      	uxth	r2, r2
 8005ebc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f832 	bl	8005f28 <RTC_ExitInitMode>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3710      	adds	r7, #16
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8005ee4:	f7fc ffda 	bl	8002e9c <HAL_GetTick>
 8005ee8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005eea:	e009      	b.n	8005f00 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005eec:	f7fc ffd6 	bl	8002e9c <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005efa:	d901      	bls.n	8005f00 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e00f      	b.n	8005f20 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f003 0320 	and.w	r3, r3, #32
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d0ee      	beq.n	8005eec <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f042 0210 	orr.w	r2, r2, #16
 8005f1c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f30:	2300      	movs	r3, #0
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f022 0210 	bic.w	r2, r2, #16
 8005f42:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005f44:	f7fc ffaa 	bl	8002e9c <HAL_GetTick>
 8005f48:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005f4a:	e009      	b.n	8005f60 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005f4c:	f7fc ffa6 	bl	8002e9c <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f5a:	d901      	bls.n	8005f60 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e007      	b.n	8005f70 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f003 0320 	and.w	r3, r3, #32
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d0ee      	beq.n	8005f4c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3710      	adds	r7, #16
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	4603      	mov	r3, r0
 8005f80:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005f86:	e005      	b.n	8005f94 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005f8e:	79fb      	ldrb	r3, [r7, #7]
 8005f90:	3b0a      	subs	r3, #10
 8005f92:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005f94:	79fb      	ldrb	r3, [r7, #7]
 8005f96:	2b09      	cmp	r3, #9
 8005f98:	d8f6      	bhi.n	8005f88 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	011b      	lsls	r3, r3, #4
 8005fa0:	b2da      	uxtb	r2, r3
 8005fa2:	79fb      	ldrb	r3, [r7, #7]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	b2db      	uxtb	r3, r3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3714      	adds	r7, #20
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bc80      	pop	{r7}
 8005fb0:	4770      	bx	lr

08005fb2 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005fb2:	b480      	push	{r7}
 8005fb4:	b085      	sub	sp, #20
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	4603      	mov	r3, r0
 8005fba:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005fc0:	79fb      	ldrb	r3, [r7, #7]
 8005fc2:	091b      	lsrs	r3, r3, #4
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4613      	mov	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4413      	add	r3, r2
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005fd2:	79fb      	ldrb	r3, [r7, #7]
 8005fd4:	f003 030f 	and.w	r3, r3, #15
 8005fd8:	b2da      	uxtb	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	4413      	add	r3, r2
 8005fe0:	b2db      	uxtb	r3, r3
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bc80      	pop	{r7}
 8005fea:	4770      	bx	lr

08005fec <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b086      	sub	sp, #24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	613b      	str	r3, [r7, #16]
 8005ffe:	2300      	movs	r3, #0
 8006000:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8006002:	2300      	movs	r3, #0
 8006004:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	7bdb      	ldrb	r3, [r3, #15]
 800600a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	7b5b      	ldrb	r3, [r3, #13]
 8006010:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	7b9b      	ldrb	r3, [r3, #14]
 8006016:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8006018:	2300      	movs	r3, #0
 800601a:	60bb      	str	r3, [r7, #8]
 800601c:	e06f      	b.n	80060fe <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d011      	beq.n	8006048 <RTC_DateUpdate+0x5c>
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	2b03      	cmp	r3, #3
 8006028:	d00e      	beq.n	8006048 <RTC_DateUpdate+0x5c>
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	2b05      	cmp	r3, #5
 800602e:	d00b      	beq.n	8006048 <RTC_DateUpdate+0x5c>
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	2b07      	cmp	r3, #7
 8006034:	d008      	beq.n	8006048 <RTC_DateUpdate+0x5c>
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	2b08      	cmp	r3, #8
 800603a:	d005      	beq.n	8006048 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	2b0a      	cmp	r3, #10
 8006040:	d002      	beq.n	8006048 <RTC_DateUpdate+0x5c>
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	2b0c      	cmp	r3, #12
 8006046:	d117      	bne.n	8006078 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2b1e      	cmp	r3, #30
 800604c:	d803      	bhi.n	8006056 <RTC_DateUpdate+0x6a>
      {
        day++;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	3301      	adds	r3, #1
 8006052:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006054:	e050      	b.n	80060f8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	2b0c      	cmp	r3, #12
 800605a:	d005      	beq.n	8006068 <RTC_DateUpdate+0x7c>
        {
          month++;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	3301      	adds	r3, #1
 8006060:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006062:	2301      	movs	r3, #1
 8006064:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006066:	e047      	b.n	80060f8 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8006068:	2301      	movs	r3, #1
 800606a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800606c:	2301      	movs	r3, #1
 800606e:	60fb      	str	r3, [r7, #12]
          year++;
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	3301      	adds	r3, #1
 8006074:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8006076:	e03f      	b.n	80060f8 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	2b04      	cmp	r3, #4
 800607c:	d008      	beq.n	8006090 <RTC_DateUpdate+0xa4>
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	2b06      	cmp	r3, #6
 8006082:	d005      	beq.n	8006090 <RTC_DateUpdate+0xa4>
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	2b09      	cmp	r3, #9
 8006088:	d002      	beq.n	8006090 <RTC_DateUpdate+0xa4>
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	2b0b      	cmp	r3, #11
 800608e:	d10c      	bne.n	80060aa <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2b1d      	cmp	r3, #29
 8006094:	d803      	bhi.n	800609e <RTC_DateUpdate+0xb2>
      {
        day++;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3301      	adds	r3, #1
 800609a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800609c:	e02c      	b.n	80060f8 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	3301      	adds	r3, #1
 80060a2:	613b      	str	r3, [r7, #16]
        day = 1U;
 80060a4:	2301      	movs	r3, #1
 80060a6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80060a8:	e026      	b.n	80060f8 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d123      	bne.n	80060f8 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b1b      	cmp	r3, #27
 80060b4:	d803      	bhi.n	80060be <RTC_DateUpdate+0xd2>
      {
        day++;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3301      	adds	r3, #1
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	e01c      	b.n	80060f8 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2b1c      	cmp	r3, #28
 80060c2:	d111      	bne.n	80060e8 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 f839 	bl	8006140 <RTC_IsLeapYear>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d003      	beq.n	80060dc <RTC_DateUpdate+0xf0>
        {
          day++;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	3301      	adds	r3, #1
 80060d8:	60fb      	str	r3, [r7, #12]
 80060da:	e00d      	b.n	80060f8 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	3301      	adds	r3, #1
 80060e0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80060e2:	2301      	movs	r3, #1
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	e007      	b.n	80060f8 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2b1d      	cmp	r3, #29
 80060ec:	d104      	bne.n	80060f8 <RTC_DateUpdate+0x10c>
      {
        month++;
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	3301      	adds	r3, #1
 80060f2:	613b      	str	r3, [r7, #16]
        day = 1U;
 80060f4:	2301      	movs	r3, #1
 80060f6:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	3301      	adds	r3, #1
 80060fc:	60bb      	str	r3, [r7, #8]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d38b      	bcc.n	800601e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	b2da      	uxtb	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	b2da      	uxtb	r2, r3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	b2da      	uxtb	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	b2db      	uxtb	r3, r3
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	b2d2      	uxtb	r2, r2
 8006126:	4619      	mov	r1, r3
 8006128:	6978      	ldr	r0, [r7, #20]
 800612a:	f000 f83b 	bl	80061a4 <RTC_WeekDayNum>
 800612e:	4603      	mov	r3, r0
 8006130:	461a      	mov	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	731a      	strb	r2, [r3, #12]
}
 8006136:	bf00      	nop
 8006138:	3718      	adds	r7, #24
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
	...

08006140 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	4603      	mov	r3, r0
 8006148:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800614a:	88fb      	ldrh	r3, [r7, #6]
 800614c:	f003 0303 	and.w	r3, r3, #3
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	e01d      	b.n	8006196 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	4a10      	ldr	r2, [pc, #64]	; (80061a0 <RTC_IsLeapYear+0x60>)
 800615e:	fba2 1203 	umull	r1, r2, r2, r3
 8006162:	0952      	lsrs	r2, r2, #5
 8006164:	2164      	movs	r1, #100	; 0x64
 8006166:	fb01 f202 	mul.w	r2, r1, r2
 800616a:	1a9b      	subs	r3, r3, r2
 800616c:	b29b      	uxth	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006172:	2301      	movs	r3, #1
 8006174:	e00f      	b.n	8006196 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8006176:	88fb      	ldrh	r3, [r7, #6]
 8006178:	4a09      	ldr	r2, [pc, #36]	; (80061a0 <RTC_IsLeapYear+0x60>)
 800617a:	fba2 1203 	umull	r1, r2, r2, r3
 800617e:	09d2      	lsrs	r2, r2, #7
 8006180:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006184:	fb01 f202 	mul.w	r2, r1, r2
 8006188:	1a9b      	subs	r3, r3, r2
 800618a:	b29b      	uxth	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006194:	2300      	movs	r3, #0
  }
}
 8006196:	4618      	mov	r0, r3
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr
 80061a0:	51eb851f 	.word	0x51eb851f

080061a4 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	70fb      	strb	r3, [r7, #3]
 80061b0:	4613      	mov	r3, r2
 80061b2:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	60bb      	str	r3, [r7, #8]
 80061b8:	2300      	movs	r3, #0
 80061ba:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80061c2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80061c4:	78fb      	ldrb	r3, [r7, #3]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d82d      	bhi.n	8006226 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80061ca:	78fa      	ldrb	r2, [r7, #3]
 80061cc:	4613      	mov	r3, r2
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	4413      	add	r3, r2
 80061d2:	00db      	lsls	r3, r3, #3
 80061d4:	1a9b      	subs	r3, r3, r2
 80061d6:	4a2c      	ldr	r2, [pc, #176]	; (8006288 <RTC_WeekDayNum+0xe4>)
 80061d8:	fba2 2303 	umull	r2, r3, r2, r3
 80061dc:	085a      	lsrs	r2, r3, #1
 80061de:	78bb      	ldrb	r3, [r7, #2]
 80061e0:	441a      	add	r2, r3
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	441a      	add	r2, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	3b01      	subs	r3, #1
 80061ea:	089b      	lsrs	r3, r3, #2
 80061ec:	441a      	add	r2, r3
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	3b01      	subs	r3, #1
 80061f2:	4926      	ldr	r1, [pc, #152]	; (800628c <RTC_WeekDayNum+0xe8>)
 80061f4:	fba1 1303 	umull	r1, r3, r1, r3
 80061f8:	095b      	lsrs	r3, r3, #5
 80061fa:	1ad2      	subs	r2, r2, r3
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	3b01      	subs	r3, #1
 8006200:	4922      	ldr	r1, [pc, #136]	; (800628c <RTC_WeekDayNum+0xe8>)
 8006202:	fba1 1303 	umull	r1, r3, r1, r3
 8006206:	09db      	lsrs	r3, r3, #7
 8006208:	4413      	add	r3, r2
 800620a:	1d1a      	adds	r2, r3, #4
 800620c:	4b20      	ldr	r3, [pc, #128]	; (8006290 <RTC_WeekDayNum+0xec>)
 800620e:	fba3 1302 	umull	r1, r3, r3, r2
 8006212:	1ad1      	subs	r1, r2, r3
 8006214:	0849      	lsrs	r1, r1, #1
 8006216:	440b      	add	r3, r1
 8006218:	0899      	lsrs	r1, r3, #2
 800621a:	460b      	mov	r3, r1
 800621c:	00db      	lsls	r3, r3, #3
 800621e:	1a5b      	subs	r3, r3, r1
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	60fb      	str	r3, [r7, #12]
 8006224:	e029      	b.n	800627a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8006226:	78fa      	ldrb	r2, [r7, #3]
 8006228:	4613      	mov	r3, r2
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	4413      	add	r3, r2
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	1a9b      	subs	r3, r3, r2
 8006232:	4a15      	ldr	r2, [pc, #84]	; (8006288 <RTC_WeekDayNum+0xe4>)
 8006234:	fba2 2303 	umull	r2, r3, r2, r3
 8006238:	085a      	lsrs	r2, r3, #1
 800623a:	78bb      	ldrb	r3, [r7, #2]
 800623c:	441a      	add	r2, r3
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	441a      	add	r2, r3
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	089b      	lsrs	r3, r3, #2
 8006246:	441a      	add	r2, r3
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	4910      	ldr	r1, [pc, #64]	; (800628c <RTC_WeekDayNum+0xe8>)
 800624c:	fba1 1303 	umull	r1, r3, r1, r3
 8006250:	095b      	lsrs	r3, r3, #5
 8006252:	1ad2      	subs	r2, r2, r3
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	490d      	ldr	r1, [pc, #52]	; (800628c <RTC_WeekDayNum+0xe8>)
 8006258:	fba1 1303 	umull	r1, r3, r1, r3
 800625c:	09db      	lsrs	r3, r3, #7
 800625e:	4413      	add	r3, r2
 8006260:	1c9a      	adds	r2, r3, #2
 8006262:	4b0b      	ldr	r3, [pc, #44]	; (8006290 <RTC_WeekDayNum+0xec>)
 8006264:	fba3 1302 	umull	r1, r3, r3, r2
 8006268:	1ad1      	subs	r1, r2, r3
 800626a:	0849      	lsrs	r1, r1, #1
 800626c:	440b      	add	r3, r1
 800626e:	0899      	lsrs	r1, r3, #2
 8006270:	460b      	mov	r3, r1
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	1a5b      	subs	r3, r3, r1
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	b2db      	uxtb	r3, r3
}
 800627e:	4618      	mov	r0, r3
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	bc80      	pop	{r7}
 8006286:	4770      	bx	lr
 8006288:	38e38e39 	.word	0x38e38e39
 800628c:	51eb851f 	.word	0x51eb851f
 8006290:	24924925 	.word	0x24924925

08006294 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e03f      	b.n	8006326 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d106      	bne.n	80062c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7fc fc50 	bl	8002b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2224      	movs	r2, #36	; 0x24
 80062c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 fb8d 	bl	80069f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	691a      	ldr	r2, [r3, #16]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80062ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	695a      	ldr	r2, [r3, #20]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68da      	ldr	r2, [r3, #12]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800630c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2220      	movs	r2, #32
 8006318:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2220      	movs	r2, #32
 8006320:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b088      	sub	sp, #32
 8006332:	af02      	add	r7, sp, #8
 8006334:	60f8      	str	r0, [r7, #12]
 8006336:	60b9      	str	r1, [r7, #8]
 8006338:	603b      	str	r3, [r7, #0]
 800633a:	4613      	mov	r3, r2
 800633c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006348:	b2db      	uxtb	r3, r3
 800634a:	2b20      	cmp	r3, #32
 800634c:	f040 8083 	bne.w	8006456 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <HAL_UART_Transmit+0x2e>
 8006356:	88fb      	ldrh	r3, [r7, #6]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d101      	bne.n	8006360 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e07b      	b.n	8006458 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006366:	2b01      	cmp	r3, #1
 8006368:	d101      	bne.n	800636e <HAL_UART_Transmit+0x40>
 800636a:	2302      	movs	r3, #2
 800636c:	e074      	b.n	8006458 <HAL_UART_Transmit+0x12a>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2221      	movs	r2, #33	; 0x21
 8006380:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006384:	f7fc fd8a 	bl	8002e9c <HAL_GetTick>
 8006388:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	88fa      	ldrh	r2, [r7, #6]
 800638e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	88fa      	ldrh	r2, [r7, #6]
 8006394:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006396:	e042      	b.n	800641e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800639c:	b29b      	uxth	r3, r3
 800639e:	3b01      	subs	r3, #1
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063ae:	d122      	bne.n	80063f6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	2200      	movs	r2, #0
 80063b8:	2180      	movs	r1, #128	; 0x80
 80063ba:	68f8      	ldr	r0, [r7, #12]
 80063bc:	f000 f9b2 	bl	8006724 <UART_WaitOnFlagUntilTimeout>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e046      	b.n	8006458 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	881b      	ldrh	r3, [r3, #0]
 80063d2:	461a      	mov	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063dc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d103      	bne.n	80063ee <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	3302      	adds	r3, #2
 80063ea:	60bb      	str	r3, [r7, #8]
 80063ec:	e017      	b.n	800641e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	3301      	adds	r3, #1
 80063f2:	60bb      	str	r3, [r7, #8]
 80063f4:	e013      	b.n	800641e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2200      	movs	r2, #0
 80063fe:	2180      	movs	r1, #128	; 0x80
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f000 f98f 	bl	8006724 <UART_WaitOnFlagUntilTimeout>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e023      	b.n	8006458 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	60ba      	str	r2, [r7, #8]
 8006416:	781a      	ldrb	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006422:	b29b      	uxth	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1b7      	bne.n	8006398 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	2200      	movs	r2, #0
 8006430:	2140      	movs	r1, #64	; 0x40
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f000 f976 	bl	8006724 <UART_WaitOnFlagUntilTimeout>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e00a      	b.n	8006458 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2220      	movs	r2, #32
 8006446:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8006452:	2300      	movs	r3, #0
 8006454:	e000      	b.n	8006458 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006456:	2302      	movs	r3, #2
  }
}
 8006458:	4618      	mov	r0, r3
 800645a:	3718      	adds	r7, #24
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	4613      	mov	r3, r2
 800646c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b20      	cmp	r3, #32
 8006478:	d140      	bne.n	80064fc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d002      	beq.n	8006486 <HAL_UART_Receive_IT+0x26>
 8006480:	88fb      	ldrh	r3, [r7, #6]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d101      	bne.n	800648a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e039      	b.n	80064fe <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_UART_Receive_IT+0x38>
 8006494:	2302      	movs	r3, #2
 8006496:	e032      	b.n	80064fe <HAL_UART_Receive_IT+0x9e>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	88fa      	ldrh	r2, [r7, #6]
 80064aa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	88fa      	ldrh	r2, [r7, #6]
 80064b0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2222      	movs	r2, #34	; 0x22
 80064bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064d6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	695a      	ldr	r2, [r3, #20]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f042 0201 	orr.w	r2, r2, #1
 80064e6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0220 	orr.w	r2, r2, #32
 80064f6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80064f8:	2300      	movs	r3, #0
 80064fa:	e000      	b.n	80064fe <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80064fc:	2302      	movs	r3, #2
  }
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	bc80      	pop	{r7}
 8006506:	4770      	bx	lr

08006508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b088      	sub	sp, #32
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006528:	2300      	movs	r3, #0
 800652a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800652c:	2300      	movs	r3, #0
 800652e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	f003 030f 	and.w	r3, r3, #15
 8006536:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10d      	bne.n	800655a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	f003 0320 	and.w	r3, r3, #32
 8006544:	2b00      	cmp	r3, #0
 8006546:	d008      	beq.n	800655a <HAL_UART_IRQHandler+0x52>
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f9ce 	bl	80068f4 <UART_Receive_IT>
      return;
 8006558:	e0cc      	b.n	80066f4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 80ab 	beq.w	80066b8 <HAL_UART_IRQHandler+0x1b0>
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	2b00      	cmp	r3, #0
 800656a:	d105      	bne.n	8006578 <HAL_UART_IRQHandler+0x70>
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006572:	2b00      	cmp	r3, #0
 8006574:	f000 80a0 	beq.w	80066b8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00a      	beq.n	8006598 <HAL_UART_IRQHandler+0x90>
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006588:	2b00      	cmp	r3, #0
 800658a:	d005      	beq.n	8006598 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006590:	f043 0201 	orr.w	r2, r3, #1
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	f003 0304 	and.w	r3, r3, #4
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00a      	beq.n	80065b8 <HAL_UART_IRQHandler+0xb0>
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	f003 0301 	and.w	r3, r3, #1
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d005      	beq.n	80065b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065b0:	f043 0202 	orr.w	r2, r3, #2
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00a      	beq.n	80065d8 <HAL_UART_IRQHandler+0xd0>
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d005      	beq.n	80065d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d0:	f043 0204 	orr.w	r2, r3, #4
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	f003 0308 	and.w	r3, r3, #8
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <HAL_UART_IRQHandler+0xf0>
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d005      	beq.n	80065f8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f0:	f043 0208 	orr.w	r2, r3, #8
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d078      	beq.n	80066f2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b00      	cmp	r3, #0
 8006608:	d007      	beq.n	800661a <HAL_UART_IRQHandler+0x112>
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	f003 0320 	and.w	r3, r3, #32
 8006610:	2b00      	cmp	r3, #0
 8006612:	d002      	beq.n	800661a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f96d 	bl	80068f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006624:	2b00      	cmp	r3, #0
 8006626:	bf14      	ite	ne
 8006628:	2301      	movne	r3, #1
 800662a:	2300      	moveq	r3, #0
 800662c:	b2db      	uxtb	r3, r3
 800662e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006634:	f003 0308 	and.w	r3, r3, #8
 8006638:	2b00      	cmp	r3, #0
 800663a:	d102      	bne.n	8006642 <HAL_UART_IRQHandler+0x13a>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d031      	beq.n	80066a6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f8b8 	bl	80067b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006652:	2b00      	cmp	r3, #0
 8006654:	d023      	beq.n	800669e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	695a      	ldr	r2, [r3, #20]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006664:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800666a:	2b00      	cmp	r3, #0
 800666c:	d013      	beq.n	8006696 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006672:	4a22      	ldr	r2, [pc, #136]	; (80066fc <HAL_UART_IRQHandler+0x1f4>)
 8006674:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667a:	4618      	mov	r0, r3
 800667c:	f7fd f984 	bl	8003988 <HAL_DMA_Abort_IT>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d016      	beq.n	80066b4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006690:	4610      	mov	r0, r2
 8006692:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006694:	e00e      	b.n	80066b4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f83b 	bl	8006712 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800669c:	e00a      	b.n	80066b4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f837 	bl	8006712 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a4:	e006      	b.n	80066b4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f833 	bl	8006712 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80066b2:	e01e      	b.n	80066f2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b4:	bf00      	nop
    return;
 80066b6:	e01c      	b.n	80066f2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d008      	beq.n	80066d4 <HAL_UART_IRQHandler+0x1cc>
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d003      	beq.n	80066d4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f8a4 	bl	800681a <UART_Transmit_IT>
    return;
 80066d2:	e00f      	b.n	80066f4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <HAL_UART_IRQHandler+0x1ec>
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d005      	beq.n	80066f4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f8eb 	bl	80068c4 <UART_EndTransmit_IT>
    return;
 80066ee:	bf00      	nop
 80066f0:	e000      	b.n	80066f4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80066f2:	bf00      	nop
  }
}
 80066f4:	3720      	adds	r7, #32
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	080067f3 	.word	0x080067f3

08006700 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	bc80      	pop	{r7}
 8006710:	4770      	bx	lr

08006712 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800671a:	bf00      	nop
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	bc80      	pop	{r7}
 8006722:	4770      	bx	lr

08006724 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	603b      	str	r3, [r7, #0]
 8006730:	4613      	mov	r3, r2
 8006732:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006734:	e02c      	b.n	8006790 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800673c:	d028      	beq.n	8006790 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d007      	beq.n	8006754 <UART_WaitOnFlagUntilTimeout+0x30>
 8006744:	f7fc fbaa 	bl	8002e9c <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	429a      	cmp	r2, r3
 8006752:	d21d      	bcs.n	8006790 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006762:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	695a      	ldr	r2, [r3, #20]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0201 	bic.w	r2, r2, #1
 8006772:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2220      	movs	r2, #32
 8006780:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e00f      	b.n	80067b0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	4013      	ands	r3, r2
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	429a      	cmp	r2, r3
 800679e:	bf0c      	ite	eq
 80067a0:	2301      	moveq	r3, #1
 80067a2:	2300      	movne	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	461a      	mov	r2, r3
 80067a8:	79fb      	ldrb	r3, [r7, #7]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d0c3      	beq.n	8006736 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68da      	ldr	r2, [r3, #12]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067ce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	695a      	ldr	r2, [r3, #20]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0201 	bic.w	r2, r2, #1
 80067de:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bc80      	pop	{r7}
 80067f0:	4770      	bx	lr

080067f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b084      	sub	sp, #16
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f7ff ff80 	bl	8006712 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006812:	bf00      	nop
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}

0800681a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800681a:	b480      	push	{r7}
 800681c:	b085      	sub	sp, #20
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b21      	cmp	r3, #33	; 0x21
 800682c:	d144      	bne.n	80068b8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006836:	d11a      	bne.n	800686e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	881b      	ldrh	r3, [r3, #0]
 8006842:	461a      	mov	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800684c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d105      	bne.n	8006862 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	1c9a      	adds	r2, r3, #2
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	621a      	str	r2, [r3, #32]
 8006860:	e00e      	b.n	8006880 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	621a      	str	r2, [r3, #32]
 800686c:	e008      	b.n	8006880 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	1c59      	adds	r1, r3, #1
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	6211      	str	r1, [r2, #32]
 8006878:	781a      	ldrb	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006884:	b29b      	uxth	r3, r3
 8006886:	3b01      	subs	r3, #1
 8006888:	b29b      	uxth	r3, r3
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	4619      	mov	r1, r3
 800688e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10f      	bne.n	80068b4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e000      	b.n	80068ba <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	bc80      	pop	{r7}
 80068c2:	4770      	bx	lr

080068c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68da      	ldr	r2, [r3, #12]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2220      	movs	r2, #32
 80068e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f7ff ff0b 	bl	8006700 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006902:	b2db      	uxtb	r3, r3
 8006904:	2b22      	cmp	r3, #34	; 0x22
 8006906:	d171      	bne.n	80069ec <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006910:	d123      	bne.n	800695a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006916:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d10e      	bne.n	800693e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	b29b      	uxth	r3, r3
 8006928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800692c:	b29a      	uxth	r2, r3
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006936:	1c9a      	adds	r2, r3, #2
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	629a      	str	r2, [r3, #40]	; 0x28
 800693c:	e029      	b.n	8006992 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	b29b      	uxth	r3, r3
 8006946:	b2db      	uxtb	r3, r3
 8006948:	b29a      	uxth	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006952:	1c5a      	adds	r2, r3, #1
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	629a      	str	r2, [r3, #40]	; 0x28
 8006958:	e01b      	b.n	8006992 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10a      	bne.n	8006978 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6858      	ldr	r0, [r3, #4]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6291      	str	r1, [r2, #40]	; 0x28
 8006972:	b2c2      	uxtb	r2, r0
 8006974:	701a      	strb	r2, [r3, #0]
 8006976:	e00c      	b.n	8006992 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	b2da      	uxtb	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006984:	1c58      	adds	r0, r3, #1
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	6288      	str	r0, [r1, #40]	; 0x28
 800698a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800698e:	b2d2      	uxtb	r2, r2
 8006990:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	b29b      	uxth	r3, r3
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	4619      	mov	r1, r3
 80069a0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d120      	bne.n	80069e8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68da      	ldr	r2, [r3, #12]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f022 0220 	bic.w	r2, r2, #32
 80069b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68da      	ldr	r2, [r3, #12]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	695a      	ldr	r2, [r3, #20]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0201 	bic.w	r2, r2, #1
 80069d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2220      	movs	r2, #32
 80069da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f7fb fc2c 	bl	800223c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e002      	b.n	80069ee <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80069e8:	2300      	movs	r3, #0
 80069ea:	e000      	b.n	80069ee <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80069ec:	2302      	movs	r3, #2
  }
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
	...

080069f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	68da      	ldr	r2, [r3, #12]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	430a      	orrs	r2, r1
 8006a14:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	689a      	ldr	r2, [r3, #8]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	695b      	ldr	r3, [r3, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006a32:	f023 030c 	bic.w	r3, r3, #12
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	6812      	ldr	r2, [r2, #0]
 8006a3a:	68f9      	ldr	r1, [r7, #12]
 8006a3c:	430b      	orrs	r3, r1
 8006a3e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	699a      	ldr	r2, [r3, #24]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a52      	ldr	r2, [pc, #328]	; (8006ba4 <UART_SetConfig+0x1ac>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d14e      	bne.n	8006afe <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006a60:	f7fe fd16 	bl	8005490 <HAL_RCC_GetPCLK2Freq>
 8006a64:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a66:	68ba      	ldr	r2, [r7, #8]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	4413      	add	r3, r2
 8006a6e:	009a      	lsls	r2, r3, #2
 8006a70:	441a      	add	r2, r3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a7c:	4a4a      	ldr	r2, [pc, #296]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a82:	095b      	lsrs	r3, r3, #5
 8006a84:	0119      	lsls	r1, r3, #4
 8006a86:	68ba      	ldr	r2, [r7, #8]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	009a      	lsls	r2, r3, #2
 8006a90:	441a      	add	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a9c:	4b42      	ldr	r3, [pc, #264]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006a9e:	fba3 0302 	umull	r0, r3, r3, r2
 8006aa2:	095b      	lsrs	r3, r3, #5
 8006aa4:	2064      	movs	r0, #100	; 0x64
 8006aa6:	fb00 f303 	mul.w	r3, r0, r3
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	011b      	lsls	r3, r3, #4
 8006aae:	3332      	adds	r3, #50	; 0x32
 8006ab0:	4a3d      	ldr	r2, [pc, #244]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab6:	095b      	lsrs	r3, r3, #5
 8006ab8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006abc:	4419      	add	r1, r3
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	009a      	lsls	r2, r3, #2
 8006ac8:	441a      	add	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ad4:	4b34      	ldr	r3, [pc, #208]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006ad6:	fba3 0302 	umull	r0, r3, r3, r2
 8006ada:	095b      	lsrs	r3, r3, #5
 8006adc:	2064      	movs	r0, #100	; 0x64
 8006ade:	fb00 f303 	mul.w	r3, r0, r3
 8006ae2:	1ad3      	subs	r3, r2, r3
 8006ae4:	011b      	lsls	r3, r3, #4
 8006ae6:	3332      	adds	r3, #50	; 0x32
 8006ae8:	4a2f      	ldr	r2, [pc, #188]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006aea:	fba2 2303 	umull	r2, r3, r2, r3
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	f003 020f 	and.w	r2, r3, #15
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	440a      	add	r2, r1
 8006afa:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006afc:	e04d      	b.n	8006b9a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8006afe:	f7fe fcb3 	bl	8005468 <HAL_RCC_GetPCLK1Freq>
 8006b02:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	4613      	mov	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4413      	add	r3, r2
 8006b0c:	009a      	lsls	r2, r3, #2
 8006b0e:	441a      	add	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1a:	4a23      	ldr	r2, [pc, #140]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b20:	095b      	lsrs	r3, r3, #5
 8006b22:	0119      	lsls	r1, r3, #4
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	4613      	mov	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	009a      	lsls	r2, r3, #2
 8006b2e:	441a      	add	r2, r3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b3a:	4b1b      	ldr	r3, [pc, #108]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006b3c:	fba3 0302 	umull	r0, r3, r3, r2
 8006b40:	095b      	lsrs	r3, r3, #5
 8006b42:	2064      	movs	r0, #100	; 0x64
 8006b44:	fb00 f303 	mul.w	r3, r0, r3
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	3332      	adds	r3, #50	; 0x32
 8006b4e:	4a16      	ldr	r2, [pc, #88]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006b50:	fba2 2303 	umull	r2, r3, r2, r3
 8006b54:	095b      	lsrs	r3, r3, #5
 8006b56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b5a:	4419      	add	r1, r3
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	4413      	add	r3, r2
 8006b64:	009a      	lsls	r2, r3, #2
 8006b66:	441a      	add	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b72:	4b0d      	ldr	r3, [pc, #52]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006b74:	fba3 0302 	umull	r0, r3, r3, r2
 8006b78:	095b      	lsrs	r3, r3, #5
 8006b7a:	2064      	movs	r0, #100	; 0x64
 8006b7c:	fb00 f303 	mul.w	r3, r0, r3
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	011b      	lsls	r3, r3, #4
 8006b84:	3332      	adds	r3, #50	; 0x32
 8006b86:	4a08      	ldr	r2, [pc, #32]	; (8006ba8 <UART_SetConfig+0x1b0>)
 8006b88:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8c:	095b      	lsrs	r3, r3, #5
 8006b8e:	f003 020f 	and.w	r2, r3, #15
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	440a      	add	r2, r1
 8006b98:	609a      	str	r2, [r3, #8]
}
 8006b9a:	bf00      	nop
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	40013800 	.word	0x40013800
 8006ba8:	51eb851f 	.word	0x51eb851f

08006bac <__errno>:
 8006bac:	4b01      	ldr	r3, [pc, #4]	; (8006bb4 <__errno+0x8>)
 8006bae:	6818      	ldr	r0, [r3, #0]
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	2000000c 	.word	0x2000000c

08006bb8 <__libc_init_array>:
 8006bb8:	b570      	push	{r4, r5, r6, lr}
 8006bba:	2500      	movs	r5, #0
 8006bbc:	4e0c      	ldr	r6, [pc, #48]	; (8006bf0 <__libc_init_array+0x38>)
 8006bbe:	4c0d      	ldr	r4, [pc, #52]	; (8006bf4 <__libc_init_array+0x3c>)
 8006bc0:	1ba4      	subs	r4, r4, r6
 8006bc2:	10a4      	asrs	r4, r4, #2
 8006bc4:	42a5      	cmp	r5, r4
 8006bc6:	d109      	bne.n	8006bdc <__libc_init_array+0x24>
 8006bc8:	f002 f89c 	bl	8008d04 <_init>
 8006bcc:	2500      	movs	r5, #0
 8006bce:	4e0a      	ldr	r6, [pc, #40]	; (8006bf8 <__libc_init_array+0x40>)
 8006bd0:	4c0a      	ldr	r4, [pc, #40]	; (8006bfc <__libc_init_array+0x44>)
 8006bd2:	1ba4      	subs	r4, r4, r6
 8006bd4:	10a4      	asrs	r4, r4, #2
 8006bd6:	42a5      	cmp	r5, r4
 8006bd8:	d105      	bne.n	8006be6 <__libc_init_array+0x2e>
 8006bda:	bd70      	pop	{r4, r5, r6, pc}
 8006bdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006be0:	4798      	blx	r3
 8006be2:	3501      	adds	r5, #1
 8006be4:	e7ee      	b.n	8006bc4 <__libc_init_array+0xc>
 8006be6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006bea:	4798      	blx	r3
 8006bec:	3501      	adds	r5, #1
 8006bee:	e7f2      	b.n	8006bd6 <__libc_init_array+0x1e>
 8006bf0:	08009298 	.word	0x08009298
 8006bf4:	08009298 	.word	0x08009298
 8006bf8:	08009298 	.word	0x08009298
 8006bfc:	0800929c 	.word	0x0800929c

08006c00 <memset>:
 8006c00:	4603      	mov	r3, r0
 8006c02:	4402      	add	r2, r0
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d100      	bne.n	8006c0a <memset+0xa>
 8006c08:	4770      	bx	lr
 8006c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c0e:	e7f9      	b.n	8006c04 <memset+0x4>

08006c10 <__cvt>:
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c16:	461e      	mov	r6, r3
 8006c18:	bfbb      	ittet	lt
 8006c1a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006c1e:	461e      	movlt	r6, r3
 8006c20:	2300      	movge	r3, #0
 8006c22:	232d      	movlt	r3, #45	; 0x2d
 8006c24:	b088      	sub	sp, #32
 8006c26:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006c28:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8006c2c:	f027 0720 	bic.w	r7, r7, #32
 8006c30:	2f46      	cmp	r7, #70	; 0x46
 8006c32:	4614      	mov	r4, r2
 8006c34:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006c36:	700b      	strb	r3, [r1, #0]
 8006c38:	d004      	beq.n	8006c44 <__cvt+0x34>
 8006c3a:	2f45      	cmp	r7, #69	; 0x45
 8006c3c:	d100      	bne.n	8006c40 <__cvt+0x30>
 8006c3e:	3501      	adds	r5, #1
 8006c40:	2302      	movs	r3, #2
 8006c42:	e000      	b.n	8006c46 <__cvt+0x36>
 8006c44:	2303      	movs	r3, #3
 8006c46:	aa07      	add	r2, sp, #28
 8006c48:	9204      	str	r2, [sp, #16]
 8006c4a:	aa06      	add	r2, sp, #24
 8006c4c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006c50:	e9cd 3500 	strd	r3, r5, [sp]
 8006c54:	4622      	mov	r2, r4
 8006c56:	4633      	mov	r3, r6
 8006c58:	f000 fcf2 	bl	8007640 <_dtoa_r>
 8006c5c:	2f47      	cmp	r7, #71	; 0x47
 8006c5e:	4680      	mov	r8, r0
 8006c60:	d102      	bne.n	8006c68 <__cvt+0x58>
 8006c62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c64:	07db      	lsls	r3, r3, #31
 8006c66:	d526      	bpl.n	8006cb6 <__cvt+0xa6>
 8006c68:	2f46      	cmp	r7, #70	; 0x46
 8006c6a:	eb08 0905 	add.w	r9, r8, r5
 8006c6e:	d111      	bne.n	8006c94 <__cvt+0x84>
 8006c70:	f898 3000 	ldrb.w	r3, [r8]
 8006c74:	2b30      	cmp	r3, #48	; 0x30
 8006c76:	d10a      	bne.n	8006c8e <__cvt+0x7e>
 8006c78:	2200      	movs	r2, #0
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	4631      	mov	r1, r6
 8006c80:	f7f9 fe92 	bl	80009a8 <__aeabi_dcmpeq>
 8006c84:	b918      	cbnz	r0, 8006c8e <__cvt+0x7e>
 8006c86:	f1c5 0501 	rsb	r5, r5, #1
 8006c8a:	f8ca 5000 	str.w	r5, [sl]
 8006c8e:	f8da 3000 	ldr.w	r3, [sl]
 8006c92:	4499      	add	r9, r3
 8006c94:	2200      	movs	r2, #0
 8006c96:	2300      	movs	r3, #0
 8006c98:	4620      	mov	r0, r4
 8006c9a:	4631      	mov	r1, r6
 8006c9c:	f7f9 fe84 	bl	80009a8 <__aeabi_dcmpeq>
 8006ca0:	b938      	cbnz	r0, 8006cb2 <__cvt+0xa2>
 8006ca2:	2230      	movs	r2, #48	; 0x30
 8006ca4:	9b07      	ldr	r3, [sp, #28]
 8006ca6:	454b      	cmp	r3, r9
 8006ca8:	d205      	bcs.n	8006cb6 <__cvt+0xa6>
 8006caa:	1c59      	adds	r1, r3, #1
 8006cac:	9107      	str	r1, [sp, #28]
 8006cae:	701a      	strb	r2, [r3, #0]
 8006cb0:	e7f8      	b.n	8006ca4 <__cvt+0x94>
 8006cb2:	f8cd 901c 	str.w	r9, [sp, #28]
 8006cb6:	4640      	mov	r0, r8
 8006cb8:	9b07      	ldr	r3, [sp, #28]
 8006cba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006cbc:	eba3 0308 	sub.w	r3, r3, r8
 8006cc0:	6013      	str	r3, [r2, #0]
 8006cc2:	b008      	add	sp, #32
 8006cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006cc8 <__exponent>:
 8006cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cca:	2900      	cmp	r1, #0
 8006ccc:	bfb4      	ite	lt
 8006cce:	232d      	movlt	r3, #45	; 0x2d
 8006cd0:	232b      	movge	r3, #43	; 0x2b
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	bfb8      	it	lt
 8006cd6:	4249      	neglt	r1, r1
 8006cd8:	2909      	cmp	r1, #9
 8006cda:	f804 2b02 	strb.w	r2, [r4], #2
 8006cde:	7043      	strb	r3, [r0, #1]
 8006ce0:	dd21      	ble.n	8006d26 <__exponent+0x5e>
 8006ce2:	f10d 0307 	add.w	r3, sp, #7
 8006ce6:	461f      	mov	r7, r3
 8006ce8:	260a      	movs	r6, #10
 8006cea:	fb91 f5f6 	sdiv	r5, r1, r6
 8006cee:	fb06 1115 	mls	r1, r6, r5, r1
 8006cf2:	2d09      	cmp	r5, #9
 8006cf4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006cf8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006cfc:	f103 32ff 	add.w	r2, r3, #4294967295
 8006d00:	4629      	mov	r1, r5
 8006d02:	dc09      	bgt.n	8006d18 <__exponent+0x50>
 8006d04:	3130      	adds	r1, #48	; 0x30
 8006d06:	3b02      	subs	r3, #2
 8006d08:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006d0c:	42bb      	cmp	r3, r7
 8006d0e:	4622      	mov	r2, r4
 8006d10:	d304      	bcc.n	8006d1c <__exponent+0x54>
 8006d12:	1a10      	subs	r0, r2, r0
 8006d14:	b003      	add	sp, #12
 8006d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d18:	4613      	mov	r3, r2
 8006d1a:	e7e6      	b.n	8006cea <__exponent+0x22>
 8006d1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d20:	f804 2b01 	strb.w	r2, [r4], #1
 8006d24:	e7f2      	b.n	8006d0c <__exponent+0x44>
 8006d26:	2330      	movs	r3, #48	; 0x30
 8006d28:	4419      	add	r1, r3
 8006d2a:	7083      	strb	r3, [r0, #2]
 8006d2c:	1d02      	adds	r2, r0, #4
 8006d2e:	70c1      	strb	r1, [r0, #3]
 8006d30:	e7ef      	b.n	8006d12 <__exponent+0x4a>
	...

08006d34 <_printf_float>:
 8006d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d38:	b091      	sub	sp, #68	; 0x44
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8006d3e:	4693      	mov	fp, r2
 8006d40:	461e      	mov	r6, r3
 8006d42:	4605      	mov	r5, r0
 8006d44:	f001 fa30 	bl	80081a8 <_localeconv_r>
 8006d48:	6803      	ldr	r3, [r0, #0]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d4e:	f7f9 f9ff 	bl	8000150 <strlen>
 8006d52:	2300      	movs	r3, #0
 8006d54:	930e      	str	r3, [sp, #56]	; 0x38
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	900a      	str	r0, [sp, #40]	; 0x28
 8006d5a:	3307      	adds	r3, #7
 8006d5c:	f023 0307 	bic.w	r3, r3, #7
 8006d60:	f103 0208 	add.w	r2, r3, #8
 8006d64:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006d68:	f8d4 a000 	ldr.w	sl, [r4]
 8006d6c:	603a      	str	r2, [r7, #0]
 8006d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d76:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8006d7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d80:	f04f 32ff 	mov.w	r2, #4294967295
 8006d84:	4ba6      	ldr	r3, [pc, #664]	; (8007020 <_printf_float+0x2ec>)
 8006d86:	4638      	mov	r0, r7
 8006d88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d8a:	f7f9 fe3f 	bl	8000a0c <__aeabi_dcmpun>
 8006d8e:	bb68      	cbnz	r0, 8006dec <_printf_float+0xb8>
 8006d90:	f04f 32ff 	mov.w	r2, #4294967295
 8006d94:	4ba2      	ldr	r3, [pc, #648]	; (8007020 <_printf_float+0x2ec>)
 8006d96:	4638      	mov	r0, r7
 8006d98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d9a:	f7f9 fe19 	bl	80009d0 <__aeabi_dcmple>
 8006d9e:	bb28      	cbnz	r0, 8006dec <_printf_float+0xb8>
 8006da0:	2200      	movs	r2, #0
 8006da2:	2300      	movs	r3, #0
 8006da4:	4638      	mov	r0, r7
 8006da6:	4649      	mov	r1, r9
 8006da8:	f7f9 fe08 	bl	80009bc <__aeabi_dcmplt>
 8006dac:	b110      	cbz	r0, 8006db4 <_printf_float+0x80>
 8006dae:	232d      	movs	r3, #45	; 0x2d
 8006db0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006db4:	4f9b      	ldr	r7, [pc, #620]	; (8007024 <_printf_float+0x2f0>)
 8006db6:	4b9c      	ldr	r3, [pc, #624]	; (8007028 <_printf_float+0x2f4>)
 8006db8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006dbc:	bf98      	it	ls
 8006dbe:	461f      	movls	r7, r3
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	f04f 0900 	mov.w	r9, #0
 8006dc6:	6123      	str	r3, [r4, #16]
 8006dc8:	f02a 0304 	bic.w	r3, sl, #4
 8006dcc:	6023      	str	r3, [r4, #0]
 8006dce:	9600      	str	r6, [sp, #0]
 8006dd0:	465b      	mov	r3, fp
 8006dd2:	aa0f      	add	r2, sp, #60	; 0x3c
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f9e2 	bl	80071a0 <_printf_common>
 8006ddc:	3001      	adds	r0, #1
 8006dde:	f040 8090 	bne.w	8006f02 <_printf_float+0x1ce>
 8006de2:	f04f 30ff 	mov.w	r0, #4294967295
 8006de6:	b011      	add	sp, #68	; 0x44
 8006de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dec:	463a      	mov	r2, r7
 8006dee:	464b      	mov	r3, r9
 8006df0:	4638      	mov	r0, r7
 8006df2:	4649      	mov	r1, r9
 8006df4:	f7f9 fe0a 	bl	8000a0c <__aeabi_dcmpun>
 8006df8:	b110      	cbz	r0, 8006e00 <_printf_float+0xcc>
 8006dfa:	4f8c      	ldr	r7, [pc, #560]	; (800702c <_printf_float+0x2f8>)
 8006dfc:	4b8c      	ldr	r3, [pc, #560]	; (8007030 <_printf_float+0x2fc>)
 8006dfe:	e7db      	b.n	8006db8 <_printf_float+0x84>
 8006e00:	6863      	ldr	r3, [r4, #4]
 8006e02:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8006e06:	1c59      	adds	r1, r3, #1
 8006e08:	a80d      	add	r0, sp, #52	; 0x34
 8006e0a:	a90e      	add	r1, sp, #56	; 0x38
 8006e0c:	d140      	bne.n	8006e90 <_printf_float+0x15c>
 8006e0e:	2306      	movs	r3, #6
 8006e10:	6063      	str	r3, [r4, #4]
 8006e12:	f04f 0c00 	mov.w	ip, #0
 8006e16:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8006e1a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8006e1e:	6863      	ldr	r3, [r4, #4]
 8006e20:	6022      	str	r2, [r4, #0]
 8006e22:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006e26:	9300      	str	r3, [sp, #0]
 8006e28:	463a      	mov	r2, r7
 8006e2a:	464b      	mov	r3, r9
 8006e2c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006e30:	4628      	mov	r0, r5
 8006e32:	f7ff feed 	bl	8006c10 <__cvt>
 8006e36:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006e3a:	2b47      	cmp	r3, #71	; 0x47
 8006e3c:	4607      	mov	r7, r0
 8006e3e:	d109      	bne.n	8006e54 <_printf_float+0x120>
 8006e40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e42:	1cd8      	adds	r0, r3, #3
 8006e44:	db02      	blt.n	8006e4c <_printf_float+0x118>
 8006e46:	6862      	ldr	r2, [r4, #4]
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	dd47      	ble.n	8006edc <_printf_float+0x1a8>
 8006e4c:	f1a8 0802 	sub.w	r8, r8, #2
 8006e50:	fa5f f888 	uxtb.w	r8, r8
 8006e54:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006e58:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e5a:	d824      	bhi.n	8006ea6 <_printf_float+0x172>
 8006e5c:	3901      	subs	r1, #1
 8006e5e:	4642      	mov	r2, r8
 8006e60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e64:	910d      	str	r1, [sp, #52]	; 0x34
 8006e66:	f7ff ff2f 	bl	8006cc8 <__exponent>
 8006e6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e6c:	4681      	mov	r9, r0
 8006e6e:	1813      	adds	r3, r2, r0
 8006e70:	2a01      	cmp	r2, #1
 8006e72:	6123      	str	r3, [r4, #16]
 8006e74:	dc02      	bgt.n	8006e7c <_printf_float+0x148>
 8006e76:	6822      	ldr	r2, [r4, #0]
 8006e78:	07d1      	lsls	r1, r2, #31
 8006e7a:	d501      	bpl.n	8006e80 <_printf_float+0x14c>
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	6123      	str	r3, [r4, #16]
 8006e80:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0a2      	beq.n	8006dce <_printf_float+0x9a>
 8006e88:	232d      	movs	r3, #45	; 0x2d
 8006e8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e8e:	e79e      	b.n	8006dce <_printf_float+0x9a>
 8006e90:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8006e94:	f000 816e 	beq.w	8007174 <_printf_float+0x440>
 8006e98:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e9c:	d1b9      	bne.n	8006e12 <_printf_float+0xde>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1b7      	bne.n	8006e12 <_printf_float+0xde>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e7b4      	b.n	8006e10 <_printf_float+0xdc>
 8006ea6:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8006eaa:	d119      	bne.n	8006ee0 <_printf_float+0x1ac>
 8006eac:	2900      	cmp	r1, #0
 8006eae:	6863      	ldr	r3, [r4, #4]
 8006eb0:	dd0c      	ble.n	8006ecc <_printf_float+0x198>
 8006eb2:	6121      	str	r1, [r4, #16]
 8006eb4:	b913      	cbnz	r3, 8006ebc <_printf_float+0x188>
 8006eb6:	6822      	ldr	r2, [r4, #0]
 8006eb8:	07d2      	lsls	r2, r2, #31
 8006eba:	d502      	bpl.n	8006ec2 <_printf_float+0x18e>
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	440b      	add	r3, r1
 8006ec0:	6123      	str	r3, [r4, #16]
 8006ec2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ec4:	f04f 0900 	mov.w	r9, #0
 8006ec8:	65a3      	str	r3, [r4, #88]	; 0x58
 8006eca:	e7d9      	b.n	8006e80 <_printf_float+0x14c>
 8006ecc:	b913      	cbnz	r3, 8006ed4 <_printf_float+0x1a0>
 8006ece:	6822      	ldr	r2, [r4, #0]
 8006ed0:	07d0      	lsls	r0, r2, #31
 8006ed2:	d501      	bpl.n	8006ed8 <_printf_float+0x1a4>
 8006ed4:	3302      	adds	r3, #2
 8006ed6:	e7f3      	b.n	8006ec0 <_printf_float+0x18c>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e7f1      	b.n	8006ec0 <_printf_float+0x18c>
 8006edc:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006ee0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	db05      	blt.n	8006ef4 <_printf_float+0x1c0>
 8006ee8:	6822      	ldr	r2, [r4, #0]
 8006eea:	6123      	str	r3, [r4, #16]
 8006eec:	07d1      	lsls	r1, r2, #31
 8006eee:	d5e8      	bpl.n	8006ec2 <_printf_float+0x18e>
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	e7e5      	b.n	8006ec0 <_printf_float+0x18c>
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	bfcc      	ite	gt
 8006ef8:	2301      	movgt	r3, #1
 8006efa:	f1c3 0302 	rsble	r3, r3, #2
 8006efe:	4413      	add	r3, r2
 8006f00:	e7de      	b.n	8006ec0 <_printf_float+0x18c>
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	055a      	lsls	r2, r3, #21
 8006f06:	d407      	bmi.n	8006f18 <_printf_float+0x1e4>
 8006f08:	6923      	ldr	r3, [r4, #16]
 8006f0a:	463a      	mov	r2, r7
 8006f0c:	4659      	mov	r1, fp
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b0      	blx	r6
 8006f12:	3001      	adds	r0, #1
 8006f14:	d129      	bne.n	8006f6a <_printf_float+0x236>
 8006f16:	e764      	b.n	8006de2 <_printf_float+0xae>
 8006f18:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006f1c:	f240 80d7 	bls.w	80070ce <_printf_float+0x39a>
 8006f20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f24:	2200      	movs	r2, #0
 8006f26:	2300      	movs	r3, #0
 8006f28:	f7f9 fd3e 	bl	80009a8 <__aeabi_dcmpeq>
 8006f2c:	b388      	cbz	r0, 8006f92 <_printf_float+0x25e>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	4a40      	ldr	r2, [pc, #256]	; (8007034 <_printf_float+0x300>)
 8006f32:	4659      	mov	r1, fp
 8006f34:	4628      	mov	r0, r5
 8006f36:	47b0      	blx	r6
 8006f38:	3001      	adds	r0, #1
 8006f3a:	f43f af52 	beq.w	8006de2 <_printf_float+0xae>
 8006f3e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006f42:	429a      	cmp	r2, r3
 8006f44:	db02      	blt.n	8006f4c <_printf_float+0x218>
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	07d8      	lsls	r0, r3, #31
 8006f4a:	d50e      	bpl.n	8006f6a <_printf_float+0x236>
 8006f4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f50:	4659      	mov	r1, fp
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b0      	blx	r6
 8006f56:	3001      	adds	r0, #1
 8006f58:	f43f af43 	beq.w	8006de2 <_printf_float+0xae>
 8006f5c:	2700      	movs	r7, #0
 8006f5e:	f104 081a 	add.w	r8, r4, #26
 8006f62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f64:	3b01      	subs	r3, #1
 8006f66:	42bb      	cmp	r3, r7
 8006f68:	dc09      	bgt.n	8006f7e <_printf_float+0x24a>
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	079f      	lsls	r7, r3, #30
 8006f6e:	f100 80fd 	bmi.w	800716c <_printf_float+0x438>
 8006f72:	68e0      	ldr	r0, [r4, #12]
 8006f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f76:	4298      	cmp	r0, r3
 8006f78:	bfb8      	it	lt
 8006f7a:	4618      	movlt	r0, r3
 8006f7c:	e733      	b.n	8006de6 <_printf_float+0xb2>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	4642      	mov	r2, r8
 8006f82:	4659      	mov	r1, fp
 8006f84:	4628      	mov	r0, r5
 8006f86:	47b0      	blx	r6
 8006f88:	3001      	adds	r0, #1
 8006f8a:	f43f af2a 	beq.w	8006de2 <_printf_float+0xae>
 8006f8e:	3701      	adds	r7, #1
 8006f90:	e7e7      	b.n	8006f62 <_printf_float+0x22e>
 8006f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	dc2b      	bgt.n	8006ff0 <_printf_float+0x2bc>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4a26      	ldr	r2, [pc, #152]	; (8007034 <_printf_float+0x300>)
 8006f9c:	4659      	mov	r1, fp
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	47b0      	blx	r6
 8006fa2:	3001      	adds	r0, #1
 8006fa4:	f43f af1d 	beq.w	8006de2 <_printf_float+0xae>
 8006fa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006faa:	b923      	cbnz	r3, 8006fb6 <_printf_float+0x282>
 8006fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fae:	b913      	cbnz	r3, 8006fb6 <_printf_float+0x282>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	07d9      	lsls	r1, r3, #31
 8006fb4:	d5d9      	bpl.n	8006f6a <_printf_float+0x236>
 8006fb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fba:	4659      	mov	r1, fp
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b0      	blx	r6
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	f43f af0e 	beq.w	8006de2 <_printf_float+0xae>
 8006fc6:	f04f 0800 	mov.w	r8, #0
 8006fca:	f104 091a 	add.w	r9, r4, #26
 8006fce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd0:	425b      	negs	r3, r3
 8006fd2:	4543      	cmp	r3, r8
 8006fd4:	dc01      	bgt.n	8006fda <_printf_float+0x2a6>
 8006fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fd8:	e797      	b.n	8006f0a <_printf_float+0x1d6>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	464a      	mov	r2, r9
 8006fde:	4659      	mov	r1, fp
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	47b0      	blx	r6
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	f43f aefc 	beq.w	8006de2 <_printf_float+0xae>
 8006fea:	f108 0801 	add.w	r8, r8, #1
 8006fee:	e7ee      	b.n	8006fce <_printf_float+0x29a>
 8006ff0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ff2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	bfa8      	it	ge
 8006ff8:	461a      	movge	r2, r3
 8006ffa:	2a00      	cmp	r2, #0
 8006ffc:	4690      	mov	r8, r2
 8006ffe:	dd07      	ble.n	8007010 <_printf_float+0x2dc>
 8007000:	4613      	mov	r3, r2
 8007002:	4659      	mov	r1, fp
 8007004:	463a      	mov	r2, r7
 8007006:	4628      	mov	r0, r5
 8007008:	47b0      	blx	r6
 800700a:	3001      	adds	r0, #1
 800700c:	f43f aee9 	beq.w	8006de2 <_printf_float+0xae>
 8007010:	f104 031a 	add.w	r3, r4, #26
 8007014:	f04f 0a00 	mov.w	sl, #0
 8007018:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800701c:	930b      	str	r3, [sp, #44]	; 0x2c
 800701e:	e015      	b.n	800704c <_printf_float+0x318>
 8007020:	7fefffff 	.word	0x7fefffff
 8007024:	08009034 	.word	0x08009034
 8007028:	08009030 	.word	0x08009030
 800702c:	0800903c 	.word	0x0800903c
 8007030:	08009038 	.word	0x08009038
 8007034:	08009040 	.word	0x08009040
 8007038:	2301      	movs	r3, #1
 800703a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800703c:	4659      	mov	r1, fp
 800703e:	4628      	mov	r0, r5
 8007040:	47b0      	blx	r6
 8007042:	3001      	adds	r0, #1
 8007044:	f43f aecd 	beq.w	8006de2 <_printf_float+0xae>
 8007048:	f10a 0a01 	add.w	sl, sl, #1
 800704c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8007050:	eba9 0308 	sub.w	r3, r9, r8
 8007054:	4553      	cmp	r3, sl
 8007056:	dcef      	bgt.n	8007038 <_printf_float+0x304>
 8007058:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800705c:	429a      	cmp	r2, r3
 800705e:	444f      	add	r7, r9
 8007060:	db14      	blt.n	800708c <_printf_float+0x358>
 8007062:	6823      	ldr	r3, [r4, #0]
 8007064:	07da      	lsls	r2, r3, #31
 8007066:	d411      	bmi.n	800708c <_printf_float+0x358>
 8007068:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800706a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800706c:	eba3 0209 	sub.w	r2, r3, r9
 8007070:	eba3 0901 	sub.w	r9, r3, r1
 8007074:	4591      	cmp	r9, r2
 8007076:	bfa8      	it	ge
 8007078:	4691      	movge	r9, r2
 800707a:	f1b9 0f00 	cmp.w	r9, #0
 800707e:	dc0d      	bgt.n	800709c <_printf_float+0x368>
 8007080:	2700      	movs	r7, #0
 8007082:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007086:	f104 081a 	add.w	r8, r4, #26
 800708a:	e018      	b.n	80070be <_printf_float+0x38a>
 800708c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007090:	4659      	mov	r1, fp
 8007092:	4628      	mov	r0, r5
 8007094:	47b0      	blx	r6
 8007096:	3001      	adds	r0, #1
 8007098:	d1e6      	bne.n	8007068 <_printf_float+0x334>
 800709a:	e6a2      	b.n	8006de2 <_printf_float+0xae>
 800709c:	464b      	mov	r3, r9
 800709e:	463a      	mov	r2, r7
 80070a0:	4659      	mov	r1, fp
 80070a2:	4628      	mov	r0, r5
 80070a4:	47b0      	blx	r6
 80070a6:	3001      	adds	r0, #1
 80070a8:	d1ea      	bne.n	8007080 <_printf_float+0x34c>
 80070aa:	e69a      	b.n	8006de2 <_printf_float+0xae>
 80070ac:	2301      	movs	r3, #1
 80070ae:	4642      	mov	r2, r8
 80070b0:	4659      	mov	r1, fp
 80070b2:	4628      	mov	r0, r5
 80070b4:	47b0      	blx	r6
 80070b6:	3001      	adds	r0, #1
 80070b8:	f43f ae93 	beq.w	8006de2 <_printf_float+0xae>
 80070bc:	3701      	adds	r7, #1
 80070be:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80070c2:	1a9b      	subs	r3, r3, r2
 80070c4:	eba3 0309 	sub.w	r3, r3, r9
 80070c8:	42bb      	cmp	r3, r7
 80070ca:	dcef      	bgt.n	80070ac <_printf_float+0x378>
 80070cc:	e74d      	b.n	8006f6a <_printf_float+0x236>
 80070ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070d0:	2a01      	cmp	r2, #1
 80070d2:	dc01      	bgt.n	80070d8 <_printf_float+0x3a4>
 80070d4:	07db      	lsls	r3, r3, #31
 80070d6:	d538      	bpl.n	800714a <_printf_float+0x416>
 80070d8:	2301      	movs	r3, #1
 80070da:	463a      	mov	r2, r7
 80070dc:	4659      	mov	r1, fp
 80070de:	4628      	mov	r0, r5
 80070e0:	47b0      	blx	r6
 80070e2:	3001      	adds	r0, #1
 80070e4:	f43f ae7d 	beq.w	8006de2 <_printf_float+0xae>
 80070e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070ec:	4659      	mov	r1, fp
 80070ee:	4628      	mov	r0, r5
 80070f0:	47b0      	blx	r6
 80070f2:	3001      	adds	r0, #1
 80070f4:	f107 0701 	add.w	r7, r7, #1
 80070f8:	f43f ae73 	beq.w	8006de2 <_printf_float+0xae>
 80070fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007102:	2200      	movs	r2, #0
 8007104:	f103 38ff 	add.w	r8, r3, #4294967295
 8007108:	2300      	movs	r3, #0
 800710a:	f7f9 fc4d 	bl	80009a8 <__aeabi_dcmpeq>
 800710e:	b9c0      	cbnz	r0, 8007142 <_printf_float+0x40e>
 8007110:	4643      	mov	r3, r8
 8007112:	463a      	mov	r2, r7
 8007114:	4659      	mov	r1, fp
 8007116:	4628      	mov	r0, r5
 8007118:	47b0      	blx	r6
 800711a:	3001      	adds	r0, #1
 800711c:	d10d      	bne.n	800713a <_printf_float+0x406>
 800711e:	e660      	b.n	8006de2 <_printf_float+0xae>
 8007120:	2301      	movs	r3, #1
 8007122:	4642      	mov	r2, r8
 8007124:	4659      	mov	r1, fp
 8007126:	4628      	mov	r0, r5
 8007128:	47b0      	blx	r6
 800712a:	3001      	adds	r0, #1
 800712c:	f43f ae59 	beq.w	8006de2 <_printf_float+0xae>
 8007130:	3701      	adds	r7, #1
 8007132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007134:	3b01      	subs	r3, #1
 8007136:	42bb      	cmp	r3, r7
 8007138:	dcf2      	bgt.n	8007120 <_printf_float+0x3ec>
 800713a:	464b      	mov	r3, r9
 800713c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007140:	e6e4      	b.n	8006f0c <_printf_float+0x1d8>
 8007142:	2700      	movs	r7, #0
 8007144:	f104 081a 	add.w	r8, r4, #26
 8007148:	e7f3      	b.n	8007132 <_printf_float+0x3fe>
 800714a:	2301      	movs	r3, #1
 800714c:	e7e1      	b.n	8007112 <_printf_float+0x3de>
 800714e:	2301      	movs	r3, #1
 8007150:	4642      	mov	r2, r8
 8007152:	4659      	mov	r1, fp
 8007154:	4628      	mov	r0, r5
 8007156:	47b0      	blx	r6
 8007158:	3001      	adds	r0, #1
 800715a:	f43f ae42 	beq.w	8006de2 <_printf_float+0xae>
 800715e:	3701      	adds	r7, #1
 8007160:	68e3      	ldr	r3, [r4, #12]
 8007162:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007164:	1a9b      	subs	r3, r3, r2
 8007166:	42bb      	cmp	r3, r7
 8007168:	dcf1      	bgt.n	800714e <_printf_float+0x41a>
 800716a:	e702      	b.n	8006f72 <_printf_float+0x23e>
 800716c:	2700      	movs	r7, #0
 800716e:	f104 0819 	add.w	r8, r4, #25
 8007172:	e7f5      	b.n	8007160 <_printf_float+0x42c>
 8007174:	2b00      	cmp	r3, #0
 8007176:	f43f ae94 	beq.w	8006ea2 <_printf_float+0x16e>
 800717a:	f04f 0c00 	mov.w	ip, #0
 800717e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8007182:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8007186:	6022      	str	r2, [r4, #0]
 8007188:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800718c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	463a      	mov	r2, r7
 8007194:	464b      	mov	r3, r9
 8007196:	4628      	mov	r0, r5
 8007198:	f7ff fd3a 	bl	8006c10 <__cvt>
 800719c:	4607      	mov	r7, r0
 800719e:	e64f      	b.n	8006e40 <_printf_float+0x10c>

080071a0 <_printf_common>:
 80071a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a4:	4691      	mov	r9, r2
 80071a6:	461f      	mov	r7, r3
 80071a8:	688a      	ldr	r2, [r1, #8]
 80071aa:	690b      	ldr	r3, [r1, #16]
 80071ac:	4606      	mov	r6, r0
 80071ae:	4293      	cmp	r3, r2
 80071b0:	bfb8      	it	lt
 80071b2:	4613      	movlt	r3, r2
 80071b4:	f8c9 3000 	str.w	r3, [r9]
 80071b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071bc:	460c      	mov	r4, r1
 80071be:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071c2:	b112      	cbz	r2, 80071ca <_printf_common+0x2a>
 80071c4:	3301      	adds	r3, #1
 80071c6:	f8c9 3000 	str.w	r3, [r9]
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	0699      	lsls	r1, r3, #26
 80071ce:	bf42      	ittt	mi
 80071d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80071d4:	3302      	addmi	r3, #2
 80071d6:	f8c9 3000 	strmi.w	r3, [r9]
 80071da:	6825      	ldr	r5, [r4, #0]
 80071dc:	f015 0506 	ands.w	r5, r5, #6
 80071e0:	d107      	bne.n	80071f2 <_printf_common+0x52>
 80071e2:	f104 0a19 	add.w	sl, r4, #25
 80071e6:	68e3      	ldr	r3, [r4, #12]
 80071e8:	f8d9 2000 	ldr.w	r2, [r9]
 80071ec:	1a9b      	subs	r3, r3, r2
 80071ee:	42ab      	cmp	r3, r5
 80071f0:	dc29      	bgt.n	8007246 <_printf_common+0xa6>
 80071f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	3300      	adds	r3, #0
 80071fa:	bf18      	it	ne
 80071fc:	2301      	movne	r3, #1
 80071fe:	0692      	lsls	r2, r2, #26
 8007200:	d42e      	bmi.n	8007260 <_printf_common+0xc0>
 8007202:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007206:	4639      	mov	r1, r7
 8007208:	4630      	mov	r0, r6
 800720a:	47c0      	blx	r8
 800720c:	3001      	adds	r0, #1
 800720e:	d021      	beq.n	8007254 <_printf_common+0xb4>
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	68e5      	ldr	r5, [r4, #12]
 8007214:	f003 0306 	and.w	r3, r3, #6
 8007218:	2b04      	cmp	r3, #4
 800721a:	bf18      	it	ne
 800721c:	2500      	movne	r5, #0
 800721e:	f8d9 2000 	ldr.w	r2, [r9]
 8007222:	f04f 0900 	mov.w	r9, #0
 8007226:	bf08      	it	eq
 8007228:	1aad      	subeq	r5, r5, r2
 800722a:	68a3      	ldr	r3, [r4, #8]
 800722c:	6922      	ldr	r2, [r4, #16]
 800722e:	bf08      	it	eq
 8007230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007234:	4293      	cmp	r3, r2
 8007236:	bfc4      	itt	gt
 8007238:	1a9b      	subgt	r3, r3, r2
 800723a:	18ed      	addgt	r5, r5, r3
 800723c:	341a      	adds	r4, #26
 800723e:	454d      	cmp	r5, r9
 8007240:	d11a      	bne.n	8007278 <_printf_common+0xd8>
 8007242:	2000      	movs	r0, #0
 8007244:	e008      	b.n	8007258 <_printf_common+0xb8>
 8007246:	2301      	movs	r3, #1
 8007248:	4652      	mov	r2, sl
 800724a:	4639      	mov	r1, r7
 800724c:	4630      	mov	r0, r6
 800724e:	47c0      	blx	r8
 8007250:	3001      	adds	r0, #1
 8007252:	d103      	bne.n	800725c <_printf_common+0xbc>
 8007254:	f04f 30ff 	mov.w	r0, #4294967295
 8007258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800725c:	3501      	adds	r5, #1
 800725e:	e7c2      	b.n	80071e6 <_printf_common+0x46>
 8007260:	2030      	movs	r0, #48	; 0x30
 8007262:	18e1      	adds	r1, r4, r3
 8007264:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007268:	1c5a      	adds	r2, r3, #1
 800726a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800726e:	4422      	add	r2, r4
 8007270:	3302      	adds	r3, #2
 8007272:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007276:	e7c4      	b.n	8007202 <_printf_common+0x62>
 8007278:	2301      	movs	r3, #1
 800727a:	4622      	mov	r2, r4
 800727c:	4639      	mov	r1, r7
 800727e:	4630      	mov	r0, r6
 8007280:	47c0      	blx	r8
 8007282:	3001      	adds	r0, #1
 8007284:	d0e6      	beq.n	8007254 <_printf_common+0xb4>
 8007286:	f109 0901 	add.w	r9, r9, #1
 800728a:	e7d8      	b.n	800723e <_printf_common+0x9e>

0800728c <_printf_i>:
 800728c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007290:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007294:	460c      	mov	r4, r1
 8007296:	7e09      	ldrb	r1, [r1, #24]
 8007298:	b085      	sub	sp, #20
 800729a:	296e      	cmp	r1, #110	; 0x6e
 800729c:	4617      	mov	r7, r2
 800729e:	4606      	mov	r6, r0
 80072a0:	4698      	mov	r8, r3
 80072a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072a4:	f000 80b3 	beq.w	800740e <_printf_i+0x182>
 80072a8:	d822      	bhi.n	80072f0 <_printf_i+0x64>
 80072aa:	2963      	cmp	r1, #99	; 0x63
 80072ac:	d036      	beq.n	800731c <_printf_i+0x90>
 80072ae:	d80a      	bhi.n	80072c6 <_printf_i+0x3a>
 80072b0:	2900      	cmp	r1, #0
 80072b2:	f000 80b9 	beq.w	8007428 <_printf_i+0x19c>
 80072b6:	2958      	cmp	r1, #88	; 0x58
 80072b8:	f000 8083 	beq.w	80073c2 <_printf_i+0x136>
 80072bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80072c4:	e032      	b.n	800732c <_printf_i+0xa0>
 80072c6:	2964      	cmp	r1, #100	; 0x64
 80072c8:	d001      	beq.n	80072ce <_printf_i+0x42>
 80072ca:	2969      	cmp	r1, #105	; 0x69
 80072cc:	d1f6      	bne.n	80072bc <_printf_i+0x30>
 80072ce:	6820      	ldr	r0, [r4, #0]
 80072d0:	6813      	ldr	r3, [r2, #0]
 80072d2:	0605      	lsls	r5, r0, #24
 80072d4:	f103 0104 	add.w	r1, r3, #4
 80072d8:	d52a      	bpl.n	8007330 <_printf_i+0xa4>
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6011      	str	r1, [r2, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	da03      	bge.n	80072ea <_printf_i+0x5e>
 80072e2:	222d      	movs	r2, #45	; 0x2d
 80072e4:	425b      	negs	r3, r3
 80072e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80072ea:	486f      	ldr	r0, [pc, #444]	; (80074a8 <_printf_i+0x21c>)
 80072ec:	220a      	movs	r2, #10
 80072ee:	e039      	b.n	8007364 <_printf_i+0xd8>
 80072f0:	2973      	cmp	r1, #115	; 0x73
 80072f2:	f000 809d 	beq.w	8007430 <_printf_i+0x1a4>
 80072f6:	d808      	bhi.n	800730a <_printf_i+0x7e>
 80072f8:	296f      	cmp	r1, #111	; 0x6f
 80072fa:	d020      	beq.n	800733e <_printf_i+0xb2>
 80072fc:	2970      	cmp	r1, #112	; 0x70
 80072fe:	d1dd      	bne.n	80072bc <_printf_i+0x30>
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	f043 0320 	orr.w	r3, r3, #32
 8007306:	6023      	str	r3, [r4, #0]
 8007308:	e003      	b.n	8007312 <_printf_i+0x86>
 800730a:	2975      	cmp	r1, #117	; 0x75
 800730c:	d017      	beq.n	800733e <_printf_i+0xb2>
 800730e:	2978      	cmp	r1, #120	; 0x78
 8007310:	d1d4      	bne.n	80072bc <_printf_i+0x30>
 8007312:	2378      	movs	r3, #120	; 0x78
 8007314:	4865      	ldr	r0, [pc, #404]	; (80074ac <_printf_i+0x220>)
 8007316:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800731a:	e055      	b.n	80073c8 <_printf_i+0x13c>
 800731c:	6813      	ldr	r3, [r2, #0]
 800731e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007322:	1d19      	adds	r1, r3, #4
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6011      	str	r1, [r2, #0]
 8007328:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800732c:	2301      	movs	r3, #1
 800732e:	e08c      	b.n	800744a <_printf_i+0x1be>
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007336:	6011      	str	r1, [r2, #0]
 8007338:	bf18      	it	ne
 800733a:	b21b      	sxthne	r3, r3
 800733c:	e7cf      	b.n	80072de <_printf_i+0x52>
 800733e:	6813      	ldr	r3, [r2, #0]
 8007340:	6825      	ldr	r5, [r4, #0]
 8007342:	1d18      	adds	r0, r3, #4
 8007344:	6010      	str	r0, [r2, #0]
 8007346:	0628      	lsls	r0, r5, #24
 8007348:	d501      	bpl.n	800734e <_printf_i+0xc2>
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	e002      	b.n	8007354 <_printf_i+0xc8>
 800734e:	0668      	lsls	r0, r5, #25
 8007350:	d5fb      	bpl.n	800734a <_printf_i+0xbe>
 8007352:	881b      	ldrh	r3, [r3, #0]
 8007354:	296f      	cmp	r1, #111	; 0x6f
 8007356:	bf14      	ite	ne
 8007358:	220a      	movne	r2, #10
 800735a:	2208      	moveq	r2, #8
 800735c:	4852      	ldr	r0, [pc, #328]	; (80074a8 <_printf_i+0x21c>)
 800735e:	2100      	movs	r1, #0
 8007360:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007364:	6865      	ldr	r5, [r4, #4]
 8007366:	2d00      	cmp	r5, #0
 8007368:	60a5      	str	r5, [r4, #8]
 800736a:	f2c0 8095 	blt.w	8007498 <_printf_i+0x20c>
 800736e:	6821      	ldr	r1, [r4, #0]
 8007370:	f021 0104 	bic.w	r1, r1, #4
 8007374:	6021      	str	r1, [r4, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d13d      	bne.n	80073f6 <_printf_i+0x16a>
 800737a:	2d00      	cmp	r5, #0
 800737c:	f040 808e 	bne.w	800749c <_printf_i+0x210>
 8007380:	4665      	mov	r5, ip
 8007382:	2a08      	cmp	r2, #8
 8007384:	d10b      	bne.n	800739e <_printf_i+0x112>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	07db      	lsls	r3, r3, #31
 800738a:	d508      	bpl.n	800739e <_printf_i+0x112>
 800738c:	6923      	ldr	r3, [r4, #16]
 800738e:	6862      	ldr	r2, [r4, #4]
 8007390:	429a      	cmp	r2, r3
 8007392:	bfde      	ittt	le
 8007394:	2330      	movle	r3, #48	; 0x30
 8007396:	f805 3c01 	strble.w	r3, [r5, #-1]
 800739a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800739e:	ebac 0305 	sub.w	r3, ip, r5
 80073a2:	6123      	str	r3, [r4, #16]
 80073a4:	f8cd 8000 	str.w	r8, [sp]
 80073a8:	463b      	mov	r3, r7
 80073aa:	aa03      	add	r2, sp, #12
 80073ac:	4621      	mov	r1, r4
 80073ae:	4630      	mov	r0, r6
 80073b0:	f7ff fef6 	bl	80071a0 <_printf_common>
 80073b4:	3001      	adds	r0, #1
 80073b6:	d14d      	bne.n	8007454 <_printf_i+0x1c8>
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	b005      	add	sp, #20
 80073be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073c2:	4839      	ldr	r0, [pc, #228]	; (80074a8 <_printf_i+0x21c>)
 80073c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80073c8:	6813      	ldr	r3, [r2, #0]
 80073ca:	6821      	ldr	r1, [r4, #0]
 80073cc:	1d1d      	adds	r5, r3, #4
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6015      	str	r5, [r2, #0]
 80073d2:	060a      	lsls	r2, r1, #24
 80073d4:	d50b      	bpl.n	80073ee <_printf_i+0x162>
 80073d6:	07ca      	lsls	r2, r1, #31
 80073d8:	bf44      	itt	mi
 80073da:	f041 0120 	orrmi.w	r1, r1, #32
 80073de:	6021      	strmi	r1, [r4, #0]
 80073e0:	b91b      	cbnz	r3, 80073ea <_printf_i+0x15e>
 80073e2:	6822      	ldr	r2, [r4, #0]
 80073e4:	f022 0220 	bic.w	r2, r2, #32
 80073e8:	6022      	str	r2, [r4, #0]
 80073ea:	2210      	movs	r2, #16
 80073ec:	e7b7      	b.n	800735e <_printf_i+0xd2>
 80073ee:	064d      	lsls	r5, r1, #25
 80073f0:	bf48      	it	mi
 80073f2:	b29b      	uxthmi	r3, r3
 80073f4:	e7ef      	b.n	80073d6 <_printf_i+0x14a>
 80073f6:	4665      	mov	r5, ip
 80073f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80073fc:	fb02 3311 	mls	r3, r2, r1, r3
 8007400:	5cc3      	ldrb	r3, [r0, r3]
 8007402:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007406:	460b      	mov	r3, r1
 8007408:	2900      	cmp	r1, #0
 800740a:	d1f5      	bne.n	80073f8 <_printf_i+0x16c>
 800740c:	e7b9      	b.n	8007382 <_printf_i+0xf6>
 800740e:	6813      	ldr	r3, [r2, #0]
 8007410:	6825      	ldr	r5, [r4, #0]
 8007412:	1d18      	adds	r0, r3, #4
 8007414:	6961      	ldr	r1, [r4, #20]
 8007416:	6010      	str	r0, [r2, #0]
 8007418:	0628      	lsls	r0, r5, #24
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	d501      	bpl.n	8007422 <_printf_i+0x196>
 800741e:	6019      	str	r1, [r3, #0]
 8007420:	e002      	b.n	8007428 <_printf_i+0x19c>
 8007422:	066a      	lsls	r2, r5, #25
 8007424:	d5fb      	bpl.n	800741e <_printf_i+0x192>
 8007426:	8019      	strh	r1, [r3, #0]
 8007428:	2300      	movs	r3, #0
 800742a:	4665      	mov	r5, ip
 800742c:	6123      	str	r3, [r4, #16]
 800742e:	e7b9      	b.n	80073a4 <_printf_i+0x118>
 8007430:	6813      	ldr	r3, [r2, #0]
 8007432:	1d19      	adds	r1, r3, #4
 8007434:	6011      	str	r1, [r2, #0]
 8007436:	681d      	ldr	r5, [r3, #0]
 8007438:	6862      	ldr	r2, [r4, #4]
 800743a:	2100      	movs	r1, #0
 800743c:	4628      	mov	r0, r5
 800743e:	f000 fec9 	bl	80081d4 <memchr>
 8007442:	b108      	cbz	r0, 8007448 <_printf_i+0x1bc>
 8007444:	1b40      	subs	r0, r0, r5
 8007446:	6060      	str	r0, [r4, #4]
 8007448:	6863      	ldr	r3, [r4, #4]
 800744a:	6123      	str	r3, [r4, #16]
 800744c:	2300      	movs	r3, #0
 800744e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007452:	e7a7      	b.n	80073a4 <_printf_i+0x118>
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	462a      	mov	r2, r5
 8007458:	4639      	mov	r1, r7
 800745a:	4630      	mov	r0, r6
 800745c:	47c0      	blx	r8
 800745e:	3001      	adds	r0, #1
 8007460:	d0aa      	beq.n	80073b8 <_printf_i+0x12c>
 8007462:	6823      	ldr	r3, [r4, #0]
 8007464:	079b      	lsls	r3, r3, #30
 8007466:	d413      	bmi.n	8007490 <_printf_i+0x204>
 8007468:	68e0      	ldr	r0, [r4, #12]
 800746a:	9b03      	ldr	r3, [sp, #12]
 800746c:	4298      	cmp	r0, r3
 800746e:	bfb8      	it	lt
 8007470:	4618      	movlt	r0, r3
 8007472:	e7a3      	b.n	80073bc <_printf_i+0x130>
 8007474:	2301      	movs	r3, #1
 8007476:	464a      	mov	r2, r9
 8007478:	4639      	mov	r1, r7
 800747a:	4630      	mov	r0, r6
 800747c:	47c0      	blx	r8
 800747e:	3001      	adds	r0, #1
 8007480:	d09a      	beq.n	80073b8 <_printf_i+0x12c>
 8007482:	3501      	adds	r5, #1
 8007484:	68e3      	ldr	r3, [r4, #12]
 8007486:	9a03      	ldr	r2, [sp, #12]
 8007488:	1a9b      	subs	r3, r3, r2
 800748a:	42ab      	cmp	r3, r5
 800748c:	dcf2      	bgt.n	8007474 <_printf_i+0x1e8>
 800748e:	e7eb      	b.n	8007468 <_printf_i+0x1dc>
 8007490:	2500      	movs	r5, #0
 8007492:	f104 0919 	add.w	r9, r4, #25
 8007496:	e7f5      	b.n	8007484 <_printf_i+0x1f8>
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1ac      	bne.n	80073f6 <_printf_i+0x16a>
 800749c:	7803      	ldrb	r3, [r0, #0]
 800749e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074a6:	e76c      	b.n	8007382 <_printf_i+0xf6>
 80074a8:	08009042 	.word	0x08009042
 80074ac:	08009053 	.word	0x08009053

080074b0 <siprintf>:
 80074b0:	b40e      	push	{r1, r2, r3}
 80074b2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80074b6:	b500      	push	{lr}
 80074b8:	b09c      	sub	sp, #112	; 0x70
 80074ba:	ab1d      	add	r3, sp, #116	; 0x74
 80074bc:	9002      	str	r0, [sp, #8]
 80074be:	9006      	str	r0, [sp, #24]
 80074c0:	9107      	str	r1, [sp, #28]
 80074c2:	9104      	str	r1, [sp, #16]
 80074c4:	4808      	ldr	r0, [pc, #32]	; (80074e8 <siprintf+0x38>)
 80074c6:	4909      	ldr	r1, [pc, #36]	; (80074ec <siprintf+0x3c>)
 80074c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80074cc:	9105      	str	r1, [sp, #20]
 80074ce:	6800      	ldr	r0, [r0, #0]
 80074d0:	a902      	add	r1, sp, #8
 80074d2:	9301      	str	r3, [sp, #4]
 80074d4:	f001 fa82 	bl	80089dc <_svfiprintf_r>
 80074d8:	2200      	movs	r2, #0
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	701a      	strb	r2, [r3, #0]
 80074de:	b01c      	add	sp, #112	; 0x70
 80074e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80074e4:	b003      	add	sp, #12
 80074e6:	4770      	bx	lr
 80074e8:	2000000c 	.word	0x2000000c
 80074ec:	ffff0208 	.word	0xffff0208

080074f0 <strstr>:
 80074f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074f2:	7803      	ldrb	r3, [r0, #0]
 80074f4:	b17b      	cbz	r3, 8007516 <strstr+0x26>
 80074f6:	4604      	mov	r4, r0
 80074f8:	7823      	ldrb	r3, [r4, #0]
 80074fa:	4620      	mov	r0, r4
 80074fc:	1c66      	adds	r6, r4, #1
 80074fe:	b17b      	cbz	r3, 8007520 <strstr+0x30>
 8007500:	1e4a      	subs	r2, r1, #1
 8007502:	1e63      	subs	r3, r4, #1
 8007504:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8007508:	b14d      	cbz	r5, 800751e <strstr+0x2e>
 800750a:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800750e:	4634      	mov	r4, r6
 8007510:	42af      	cmp	r7, r5
 8007512:	d0f7      	beq.n	8007504 <strstr+0x14>
 8007514:	e7f0      	b.n	80074f8 <strstr+0x8>
 8007516:	780b      	ldrb	r3, [r1, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	bf18      	it	ne
 800751c:	2000      	movne	r0, #0
 800751e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007520:	4618      	mov	r0, r3
 8007522:	e7fc      	b.n	800751e <strstr+0x2e>

08007524 <quorem>:
 8007524:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007528:	6903      	ldr	r3, [r0, #16]
 800752a:	690c      	ldr	r4, [r1, #16]
 800752c:	4680      	mov	r8, r0
 800752e:	42a3      	cmp	r3, r4
 8007530:	f2c0 8084 	blt.w	800763c <quorem+0x118>
 8007534:	3c01      	subs	r4, #1
 8007536:	f101 0714 	add.w	r7, r1, #20
 800753a:	f100 0614 	add.w	r6, r0, #20
 800753e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007542:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007546:	3501      	adds	r5, #1
 8007548:	fbb0 f5f5 	udiv	r5, r0, r5
 800754c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007550:	eb06 030c 	add.w	r3, r6, ip
 8007554:	eb07 090c 	add.w	r9, r7, ip
 8007558:	9301      	str	r3, [sp, #4]
 800755a:	b39d      	cbz	r5, 80075c4 <quorem+0xa0>
 800755c:	f04f 0a00 	mov.w	sl, #0
 8007560:	4638      	mov	r0, r7
 8007562:	46b6      	mov	lr, r6
 8007564:	46d3      	mov	fp, sl
 8007566:	f850 2b04 	ldr.w	r2, [r0], #4
 800756a:	b293      	uxth	r3, r2
 800756c:	fb05 a303 	mla	r3, r5, r3, sl
 8007570:	0c12      	lsrs	r2, r2, #16
 8007572:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007576:	fb05 a202 	mla	r2, r5, r2, sl
 800757a:	b29b      	uxth	r3, r3
 800757c:	ebab 0303 	sub.w	r3, fp, r3
 8007580:	f8de b000 	ldr.w	fp, [lr]
 8007584:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007588:	fa1f fb8b 	uxth.w	fp, fp
 800758c:	445b      	add	r3, fp
 800758e:	fa1f fb82 	uxth.w	fp, r2
 8007592:	f8de 2000 	ldr.w	r2, [lr]
 8007596:	4581      	cmp	r9, r0
 8007598:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800759c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075a6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80075aa:	f84e 3b04 	str.w	r3, [lr], #4
 80075ae:	d2da      	bcs.n	8007566 <quorem+0x42>
 80075b0:	f856 300c 	ldr.w	r3, [r6, ip]
 80075b4:	b933      	cbnz	r3, 80075c4 <quorem+0xa0>
 80075b6:	9b01      	ldr	r3, [sp, #4]
 80075b8:	3b04      	subs	r3, #4
 80075ba:	429e      	cmp	r6, r3
 80075bc:	461a      	mov	r2, r3
 80075be:	d331      	bcc.n	8007624 <quorem+0x100>
 80075c0:	f8c8 4010 	str.w	r4, [r8, #16]
 80075c4:	4640      	mov	r0, r8
 80075c6:	f001 f833 	bl	8008630 <__mcmp>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	db26      	blt.n	800761c <quorem+0xf8>
 80075ce:	4630      	mov	r0, r6
 80075d0:	f04f 0c00 	mov.w	ip, #0
 80075d4:	3501      	adds	r5, #1
 80075d6:	f857 1b04 	ldr.w	r1, [r7], #4
 80075da:	f8d0 e000 	ldr.w	lr, [r0]
 80075de:	b28b      	uxth	r3, r1
 80075e0:	ebac 0303 	sub.w	r3, ip, r3
 80075e4:	fa1f f28e 	uxth.w	r2, lr
 80075e8:	4413      	add	r3, r2
 80075ea:	0c0a      	lsrs	r2, r1, #16
 80075ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80075f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075fa:	45b9      	cmp	r9, r7
 80075fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007600:	f840 3b04 	str.w	r3, [r0], #4
 8007604:	d2e7      	bcs.n	80075d6 <quorem+0xb2>
 8007606:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800760a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800760e:	b92a      	cbnz	r2, 800761c <quorem+0xf8>
 8007610:	3b04      	subs	r3, #4
 8007612:	429e      	cmp	r6, r3
 8007614:	461a      	mov	r2, r3
 8007616:	d30b      	bcc.n	8007630 <quorem+0x10c>
 8007618:	f8c8 4010 	str.w	r4, [r8, #16]
 800761c:	4628      	mov	r0, r5
 800761e:	b003      	add	sp, #12
 8007620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007624:	6812      	ldr	r2, [r2, #0]
 8007626:	3b04      	subs	r3, #4
 8007628:	2a00      	cmp	r2, #0
 800762a:	d1c9      	bne.n	80075c0 <quorem+0x9c>
 800762c:	3c01      	subs	r4, #1
 800762e:	e7c4      	b.n	80075ba <quorem+0x96>
 8007630:	6812      	ldr	r2, [r2, #0]
 8007632:	3b04      	subs	r3, #4
 8007634:	2a00      	cmp	r2, #0
 8007636:	d1ef      	bne.n	8007618 <quorem+0xf4>
 8007638:	3c01      	subs	r4, #1
 800763a:	e7ea      	b.n	8007612 <quorem+0xee>
 800763c:	2000      	movs	r0, #0
 800763e:	e7ee      	b.n	800761e <quorem+0xfa>

08007640 <_dtoa_r>:
 8007640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	4616      	mov	r6, r2
 8007646:	461f      	mov	r7, r3
 8007648:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800764a:	b095      	sub	sp, #84	; 0x54
 800764c:	4604      	mov	r4, r0
 800764e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8007652:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007656:	b93d      	cbnz	r5, 8007668 <_dtoa_r+0x28>
 8007658:	2010      	movs	r0, #16
 800765a:	f000 fdb3 	bl	80081c4 <malloc>
 800765e:	6260      	str	r0, [r4, #36]	; 0x24
 8007660:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007664:	6005      	str	r5, [r0, #0]
 8007666:	60c5      	str	r5, [r0, #12]
 8007668:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800766a:	6819      	ldr	r1, [r3, #0]
 800766c:	b151      	cbz	r1, 8007684 <_dtoa_r+0x44>
 800766e:	685a      	ldr	r2, [r3, #4]
 8007670:	2301      	movs	r3, #1
 8007672:	4093      	lsls	r3, r2
 8007674:	604a      	str	r2, [r1, #4]
 8007676:	608b      	str	r3, [r1, #8]
 8007678:	4620      	mov	r0, r4
 800767a:	f000 fdf8 	bl	800826e <_Bfree>
 800767e:	2200      	movs	r2, #0
 8007680:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	1e3b      	subs	r3, r7, #0
 8007686:	bfaf      	iteee	ge
 8007688:	2300      	movge	r3, #0
 800768a:	2201      	movlt	r2, #1
 800768c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007690:	9303      	strlt	r3, [sp, #12]
 8007692:	bfac      	ite	ge
 8007694:	f8c8 3000 	strge.w	r3, [r8]
 8007698:	f8c8 2000 	strlt.w	r2, [r8]
 800769c:	4bae      	ldr	r3, [pc, #696]	; (8007958 <_dtoa_r+0x318>)
 800769e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80076a2:	ea33 0308 	bics.w	r3, r3, r8
 80076a6:	d11b      	bne.n	80076e0 <_dtoa_r+0xa0>
 80076a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80076ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	9b02      	ldr	r3, [sp, #8]
 80076b2:	b923      	cbnz	r3, 80076be <_dtoa_r+0x7e>
 80076b4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80076b8:	2800      	cmp	r0, #0
 80076ba:	f000 8545 	beq.w	8008148 <_dtoa_r+0xb08>
 80076be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076c0:	b953      	cbnz	r3, 80076d8 <_dtoa_r+0x98>
 80076c2:	4ba6      	ldr	r3, [pc, #664]	; (800795c <_dtoa_r+0x31c>)
 80076c4:	e021      	b.n	800770a <_dtoa_r+0xca>
 80076c6:	4ba6      	ldr	r3, [pc, #664]	; (8007960 <_dtoa_r+0x320>)
 80076c8:	9306      	str	r3, [sp, #24]
 80076ca:	3308      	adds	r3, #8
 80076cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80076ce:	6013      	str	r3, [r2, #0]
 80076d0:	9806      	ldr	r0, [sp, #24]
 80076d2:	b015      	add	sp, #84	; 0x54
 80076d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d8:	4ba0      	ldr	r3, [pc, #640]	; (800795c <_dtoa_r+0x31c>)
 80076da:	9306      	str	r3, [sp, #24]
 80076dc:	3303      	adds	r3, #3
 80076de:	e7f5      	b.n	80076cc <_dtoa_r+0x8c>
 80076e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80076e4:	2200      	movs	r2, #0
 80076e6:	2300      	movs	r3, #0
 80076e8:	4630      	mov	r0, r6
 80076ea:	4639      	mov	r1, r7
 80076ec:	f7f9 f95c 	bl	80009a8 <__aeabi_dcmpeq>
 80076f0:	4682      	mov	sl, r0
 80076f2:	b160      	cbz	r0, 800770e <_dtoa_r+0xce>
 80076f4:	2301      	movs	r3, #1
 80076f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80076f8:	6013      	str	r3, [r2, #0]
 80076fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f000 8520 	beq.w	8008142 <_dtoa_r+0xb02>
 8007702:	4b98      	ldr	r3, [pc, #608]	; (8007964 <_dtoa_r+0x324>)
 8007704:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	3b01      	subs	r3, #1
 800770a:	9306      	str	r3, [sp, #24]
 800770c:	e7e0      	b.n	80076d0 <_dtoa_r+0x90>
 800770e:	ab12      	add	r3, sp, #72	; 0x48
 8007710:	9301      	str	r3, [sp, #4]
 8007712:	ab13      	add	r3, sp, #76	; 0x4c
 8007714:	9300      	str	r3, [sp, #0]
 8007716:	4632      	mov	r2, r6
 8007718:	463b      	mov	r3, r7
 800771a:	4620      	mov	r0, r4
 800771c:	f001 f800 	bl	8008720 <__d2b>
 8007720:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007724:	4683      	mov	fp, r0
 8007726:	2d00      	cmp	r5, #0
 8007728:	d07d      	beq.n	8007826 <_dtoa_r+0x1e6>
 800772a:	46b0      	mov	r8, r6
 800772c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007730:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8007734:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8007738:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800773c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8007740:	2200      	movs	r2, #0
 8007742:	4b89      	ldr	r3, [pc, #548]	; (8007968 <_dtoa_r+0x328>)
 8007744:	4640      	mov	r0, r8
 8007746:	4649      	mov	r1, r9
 8007748:	f7f8 fd0e 	bl	8000168 <__aeabi_dsub>
 800774c:	a37c      	add	r3, pc, #496	; (adr r3, 8007940 <_dtoa_r+0x300>)
 800774e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007752:	f7f8 fec1 	bl	80004d8 <__aeabi_dmul>
 8007756:	a37c      	add	r3, pc, #496	; (adr r3, 8007948 <_dtoa_r+0x308>)
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	f7f8 fd06 	bl	800016c <__adddf3>
 8007760:	4606      	mov	r6, r0
 8007762:	4628      	mov	r0, r5
 8007764:	460f      	mov	r7, r1
 8007766:	f7f8 fe4d 	bl	8000404 <__aeabi_i2d>
 800776a:	a379      	add	r3, pc, #484	; (adr r3, 8007950 <_dtoa_r+0x310>)
 800776c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007770:	f7f8 feb2 	bl	80004d8 <__aeabi_dmul>
 8007774:	4602      	mov	r2, r0
 8007776:	460b      	mov	r3, r1
 8007778:	4630      	mov	r0, r6
 800777a:	4639      	mov	r1, r7
 800777c:	f7f8 fcf6 	bl	800016c <__adddf3>
 8007780:	4606      	mov	r6, r0
 8007782:	460f      	mov	r7, r1
 8007784:	f7f9 f958 	bl	8000a38 <__aeabi_d2iz>
 8007788:	2200      	movs	r2, #0
 800778a:	4682      	mov	sl, r0
 800778c:	2300      	movs	r3, #0
 800778e:	4630      	mov	r0, r6
 8007790:	4639      	mov	r1, r7
 8007792:	f7f9 f913 	bl	80009bc <__aeabi_dcmplt>
 8007796:	b148      	cbz	r0, 80077ac <_dtoa_r+0x16c>
 8007798:	4650      	mov	r0, sl
 800779a:	f7f8 fe33 	bl	8000404 <__aeabi_i2d>
 800779e:	4632      	mov	r2, r6
 80077a0:	463b      	mov	r3, r7
 80077a2:	f7f9 f901 	bl	80009a8 <__aeabi_dcmpeq>
 80077a6:	b908      	cbnz	r0, 80077ac <_dtoa_r+0x16c>
 80077a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077ac:	f1ba 0f16 	cmp.w	sl, #22
 80077b0:	d85a      	bhi.n	8007868 <_dtoa_r+0x228>
 80077b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077b6:	496d      	ldr	r1, [pc, #436]	; (800796c <_dtoa_r+0x32c>)
 80077b8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80077bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077c0:	f7f9 f91a 	bl	80009f8 <__aeabi_dcmpgt>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d051      	beq.n	800786c <_dtoa_r+0x22c>
 80077c8:	2300      	movs	r3, #0
 80077ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077ce:	930d      	str	r3, [sp, #52]	; 0x34
 80077d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077d2:	1b5d      	subs	r5, r3, r5
 80077d4:	1e6b      	subs	r3, r5, #1
 80077d6:	9307      	str	r3, [sp, #28]
 80077d8:	bf43      	ittte	mi
 80077da:	2300      	movmi	r3, #0
 80077dc:	f1c5 0901 	rsbmi	r9, r5, #1
 80077e0:	9307      	strmi	r3, [sp, #28]
 80077e2:	f04f 0900 	movpl.w	r9, #0
 80077e6:	f1ba 0f00 	cmp.w	sl, #0
 80077ea:	db41      	blt.n	8007870 <_dtoa_r+0x230>
 80077ec:	9b07      	ldr	r3, [sp, #28]
 80077ee:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80077f2:	4453      	add	r3, sl
 80077f4:	9307      	str	r3, [sp, #28]
 80077f6:	2300      	movs	r3, #0
 80077f8:	9308      	str	r3, [sp, #32]
 80077fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80077fc:	2b09      	cmp	r3, #9
 80077fe:	f200 808f 	bhi.w	8007920 <_dtoa_r+0x2e0>
 8007802:	2b05      	cmp	r3, #5
 8007804:	bfc4      	itt	gt
 8007806:	3b04      	subgt	r3, #4
 8007808:	931e      	strgt	r3, [sp, #120]	; 0x78
 800780a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800780c:	bfc8      	it	gt
 800780e:	2500      	movgt	r5, #0
 8007810:	f1a3 0302 	sub.w	r3, r3, #2
 8007814:	bfd8      	it	le
 8007816:	2501      	movle	r5, #1
 8007818:	2b03      	cmp	r3, #3
 800781a:	f200 808d 	bhi.w	8007938 <_dtoa_r+0x2f8>
 800781e:	e8df f003 	tbb	[pc, r3]
 8007822:	7d7b      	.short	0x7d7b
 8007824:	6f2f      	.short	0x6f2f
 8007826:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800782a:	441d      	add	r5, r3
 800782c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007830:	2820      	cmp	r0, #32
 8007832:	dd13      	ble.n	800785c <_dtoa_r+0x21c>
 8007834:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007838:	9b02      	ldr	r3, [sp, #8]
 800783a:	fa08 f800 	lsl.w	r8, r8, r0
 800783e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007842:	fa23 f000 	lsr.w	r0, r3, r0
 8007846:	ea48 0000 	orr.w	r0, r8, r0
 800784a:	f7f8 fdcb 	bl	80003e4 <__aeabi_ui2d>
 800784e:	2301      	movs	r3, #1
 8007850:	4680      	mov	r8, r0
 8007852:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007856:	3d01      	subs	r5, #1
 8007858:	9310      	str	r3, [sp, #64]	; 0x40
 800785a:	e771      	b.n	8007740 <_dtoa_r+0x100>
 800785c:	9b02      	ldr	r3, [sp, #8]
 800785e:	f1c0 0020 	rsb	r0, r0, #32
 8007862:	fa03 f000 	lsl.w	r0, r3, r0
 8007866:	e7f0      	b.n	800784a <_dtoa_r+0x20a>
 8007868:	2301      	movs	r3, #1
 800786a:	e7b0      	b.n	80077ce <_dtoa_r+0x18e>
 800786c:	900d      	str	r0, [sp, #52]	; 0x34
 800786e:	e7af      	b.n	80077d0 <_dtoa_r+0x190>
 8007870:	f1ca 0300 	rsb	r3, sl, #0
 8007874:	9308      	str	r3, [sp, #32]
 8007876:	2300      	movs	r3, #0
 8007878:	eba9 090a 	sub.w	r9, r9, sl
 800787c:	930c      	str	r3, [sp, #48]	; 0x30
 800787e:	e7bc      	b.n	80077fa <_dtoa_r+0x1ba>
 8007880:	2301      	movs	r3, #1
 8007882:	9309      	str	r3, [sp, #36]	; 0x24
 8007884:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007886:	2b00      	cmp	r3, #0
 8007888:	dd74      	ble.n	8007974 <_dtoa_r+0x334>
 800788a:	4698      	mov	r8, r3
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	2200      	movs	r2, #0
 8007890:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007892:	6072      	str	r2, [r6, #4]
 8007894:	2204      	movs	r2, #4
 8007896:	f102 0014 	add.w	r0, r2, #20
 800789a:	4298      	cmp	r0, r3
 800789c:	6871      	ldr	r1, [r6, #4]
 800789e:	d96e      	bls.n	800797e <_dtoa_r+0x33e>
 80078a0:	4620      	mov	r0, r4
 80078a2:	f000 fcb0 	bl	8008206 <_Balloc>
 80078a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078a8:	6030      	str	r0, [r6, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f1b8 0f0e 	cmp.w	r8, #14
 80078b0:	9306      	str	r3, [sp, #24]
 80078b2:	f200 80ed 	bhi.w	8007a90 <_dtoa_r+0x450>
 80078b6:	2d00      	cmp	r5, #0
 80078b8:	f000 80ea 	beq.w	8007a90 <_dtoa_r+0x450>
 80078bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078c0:	f1ba 0f00 	cmp.w	sl, #0
 80078c4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80078c8:	dd77      	ble.n	80079ba <_dtoa_r+0x37a>
 80078ca:	4a28      	ldr	r2, [pc, #160]	; (800796c <_dtoa_r+0x32c>)
 80078cc:	f00a 030f 	and.w	r3, sl, #15
 80078d0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80078d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078d8:	06f0      	lsls	r0, r6, #27
 80078da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078de:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80078e2:	d568      	bpl.n	80079b6 <_dtoa_r+0x376>
 80078e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80078e8:	4b21      	ldr	r3, [pc, #132]	; (8007970 <_dtoa_r+0x330>)
 80078ea:	2503      	movs	r5, #3
 80078ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078f0:	f7f8 ff1c 	bl	800072c <__aeabi_ddiv>
 80078f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078f8:	f006 060f 	and.w	r6, r6, #15
 80078fc:	4f1c      	ldr	r7, [pc, #112]	; (8007970 <_dtoa_r+0x330>)
 80078fe:	e04f      	b.n	80079a0 <_dtoa_r+0x360>
 8007900:	2301      	movs	r3, #1
 8007902:	9309      	str	r3, [sp, #36]	; 0x24
 8007904:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007906:	4453      	add	r3, sl
 8007908:	f103 0801 	add.w	r8, r3, #1
 800790c:	9304      	str	r3, [sp, #16]
 800790e:	4643      	mov	r3, r8
 8007910:	2b01      	cmp	r3, #1
 8007912:	bfb8      	it	lt
 8007914:	2301      	movlt	r3, #1
 8007916:	e7ba      	b.n	800788e <_dtoa_r+0x24e>
 8007918:	2300      	movs	r3, #0
 800791a:	e7b2      	b.n	8007882 <_dtoa_r+0x242>
 800791c:	2300      	movs	r3, #0
 800791e:	e7f0      	b.n	8007902 <_dtoa_r+0x2c2>
 8007920:	2501      	movs	r5, #1
 8007922:	2300      	movs	r3, #0
 8007924:	9509      	str	r5, [sp, #36]	; 0x24
 8007926:	931e      	str	r3, [sp, #120]	; 0x78
 8007928:	f04f 33ff 	mov.w	r3, #4294967295
 800792c:	2200      	movs	r2, #0
 800792e:	9304      	str	r3, [sp, #16]
 8007930:	4698      	mov	r8, r3
 8007932:	2312      	movs	r3, #18
 8007934:	921f      	str	r2, [sp, #124]	; 0x7c
 8007936:	e7aa      	b.n	800788e <_dtoa_r+0x24e>
 8007938:	2301      	movs	r3, #1
 800793a:	9309      	str	r3, [sp, #36]	; 0x24
 800793c:	e7f4      	b.n	8007928 <_dtoa_r+0x2e8>
 800793e:	bf00      	nop
 8007940:	636f4361 	.word	0x636f4361
 8007944:	3fd287a7 	.word	0x3fd287a7
 8007948:	8b60c8b3 	.word	0x8b60c8b3
 800794c:	3fc68a28 	.word	0x3fc68a28
 8007950:	509f79fb 	.word	0x509f79fb
 8007954:	3fd34413 	.word	0x3fd34413
 8007958:	7ff00000 	.word	0x7ff00000
 800795c:	0800906d 	.word	0x0800906d
 8007960:	08009064 	.word	0x08009064
 8007964:	08009041 	.word	0x08009041
 8007968:	3ff80000 	.word	0x3ff80000
 800796c:	080090a0 	.word	0x080090a0
 8007970:	08009078 	.word	0x08009078
 8007974:	2301      	movs	r3, #1
 8007976:	9304      	str	r3, [sp, #16]
 8007978:	4698      	mov	r8, r3
 800797a:	461a      	mov	r2, r3
 800797c:	e7da      	b.n	8007934 <_dtoa_r+0x2f4>
 800797e:	3101      	adds	r1, #1
 8007980:	6071      	str	r1, [r6, #4]
 8007982:	0052      	lsls	r2, r2, #1
 8007984:	e787      	b.n	8007896 <_dtoa_r+0x256>
 8007986:	07f1      	lsls	r1, r6, #31
 8007988:	d508      	bpl.n	800799c <_dtoa_r+0x35c>
 800798a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800798e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007992:	f7f8 fda1 	bl	80004d8 <__aeabi_dmul>
 8007996:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800799a:	3501      	adds	r5, #1
 800799c:	1076      	asrs	r6, r6, #1
 800799e:	3708      	adds	r7, #8
 80079a0:	2e00      	cmp	r6, #0
 80079a2:	d1f0      	bne.n	8007986 <_dtoa_r+0x346>
 80079a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80079a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079ac:	f7f8 febe 	bl	800072c <__aeabi_ddiv>
 80079b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079b4:	e01b      	b.n	80079ee <_dtoa_r+0x3ae>
 80079b6:	2502      	movs	r5, #2
 80079b8:	e7a0      	b.n	80078fc <_dtoa_r+0x2bc>
 80079ba:	f000 80a4 	beq.w	8007b06 <_dtoa_r+0x4c6>
 80079be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80079c2:	f1ca 0600 	rsb	r6, sl, #0
 80079c6:	4ba0      	ldr	r3, [pc, #640]	; (8007c48 <_dtoa_r+0x608>)
 80079c8:	f006 020f 	and.w	r2, r6, #15
 80079cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d4:	f7f8 fd80 	bl	80004d8 <__aeabi_dmul>
 80079d8:	2502      	movs	r5, #2
 80079da:	2300      	movs	r3, #0
 80079dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079e0:	4f9a      	ldr	r7, [pc, #616]	; (8007c4c <_dtoa_r+0x60c>)
 80079e2:	1136      	asrs	r6, r6, #4
 80079e4:	2e00      	cmp	r6, #0
 80079e6:	f040 8083 	bne.w	8007af0 <_dtoa_r+0x4b0>
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d1e0      	bne.n	80079b0 <_dtoa_r+0x370>
 80079ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f000 808a 	beq.w	8007b0a <_dtoa_r+0x4ca>
 80079f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079fa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80079fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a02:	2200      	movs	r2, #0
 8007a04:	4b92      	ldr	r3, [pc, #584]	; (8007c50 <_dtoa_r+0x610>)
 8007a06:	f7f8 ffd9 	bl	80009bc <__aeabi_dcmplt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d07d      	beq.n	8007b0a <_dtoa_r+0x4ca>
 8007a0e:	f1b8 0f00 	cmp.w	r8, #0
 8007a12:	d07a      	beq.n	8007b0a <_dtoa_r+0x4ca>
 8007a14:	9b04      	ldr	r3, [sp, #16]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	dd36      	ble.n	8007a88 <_dtoa_r+0x448>
 8007a1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a1e:	2200      	movs	r2, #0
 8007a20:	4b8c      	ldr	r3, [pc, #560]	; (8007c54 <_dtoa_r+0x614>)
 8007a22:	f7f8 fd59 	bl	80004d8 <__aeabi_dmul>
 8007a26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a2a:	9e04      	ldr	r6, [sp, #16]
 8007a2c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8007a30:	3501      	adds	r5, #1
 8007a32:	4628      	mov	r0, r5
 8007a34:	f7f8 fce6 	bl	8000404 <__aeabi_i2d>
 8007a38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a3c:	f7f8 fd4c 	bl	80004d8 <__aeabi_dmul>
 8007a40:	2200      	movs	r2, #0
 8007a42:	4b85      	ldr	r3, [pc, #532]	; (8007c58 <_dtoa_r+0x618>)
 8007a44:	f7f8 fb92 	bl	800016c <__adddf3>
 8007a48:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8007a4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007a50:	950b      	str	r5, [sp, #44]	; 0x2c
 8007a52:	2e00      	cmp	r6, #0
 8007a54:	d15c      	bne.n	8007b10 <_dtoa_r+0x4d0>
 8007a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	4b7f      	ldr	r3, [pc, #508]	; (8007c5c <_dtoa_r+0x61c>)
 8007a5e:	f7f8 fb83 	bl	8000168 <__aeabi_dsub>
 8007a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a64:	462b      	mov	r3, r5
 8007a66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a6a:	f7f8 ffc5 	bl	80009f8 <__aeabi_dcmpgt>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f040 8281 	bne.w	8007f76 <_dtoa_r+0x936>
 8007a74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a7a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007a7e:	f7f8 ff9d 	bl	80009bc <__aeabi_dcmplt>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	f040 8275 	bne.w	8007f72 <_dtoa_r+0x932>
 8007a88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007a8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f2c0 814b 	blt.w	8007d2e <_dtoa_r+0x6ee>
 8007a98:	f1ba 0f0e 	cmp.w	sl, #14
 8007a9c:	f300 8147 	bgt.w	8007d2e <_dtoa_r+0x6ee>
 8007aa0:	4b69      	ldr	r3, [pc, #420]	; (8007c48 <_dtoa_r+0x608>)
 8007aa2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aaa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007aae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f280 80d7 	bge.w	8007c64 <_dtoa_r+0x624>
 8007ab6:	f1b8 0f00 	cmp.w	r8, #0
 8007aba:	f300 80d3 	bgt.w	8007c64 <_dtoa_r+0x624>
 8007abe:	f040 8257 	bne.w	8007f70 <_dtoa_r+0x930>
 8007ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	4b64      	ldr	r3, [pc, #400]	; (8007c5c <_dtoa_r+0x61c>)
 8007aca:	f7f8 fd05 	bl	80004d8 <__aeabi_dmul>
 8007ace:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ad2:	f7f8 ff87 	bl	80009e4 <__aeabi_dcmpge>
 8007ad6:	4646      	mov	r6, r8
 8007ad8:	4647      	mov	r7, r8
 8007ada:	2800      	cmp	r0, #0
 8007adc:	f040 822d 	bne.w	8007f3a <_dtoa_r+0x8fa>
 8007ae0:	9b06      	ldr	r3, [sp, #24]
 8007ae2:	9a06      	ldr	r2, [sp, #24]
 8007ae4:	1c5d      	adds	r5, r3, #1
 8007ae6:	2331      	movs	r3, #49	; 0x31
 8007ae8:	f10a 0a01 	add.w	sl, sl, #1
 8007aec:	7013      	strb	r3, [r2, #0]
 8007aee:	e228      	b.n	8007f42 <_dtoa_r+0x902>
 8007af0:	07f2      	lsls	r2, r6, #31
 8007af2:	d505      	bpl.n	8007b00 <_dtoa_r+0x4c0>
 8007af4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007af8:	f7f8 fcee 	bl	80004d8 <__aeabi_dmul>
 8007afc:	2301      	movs	r3, #1
 8007afe:	3501      	adds	r5, #1
 8007b00:	1076      	asrs	r6, r6, #1
 8007b02:	3708      	adds	r7, #8
 8007b04:	e76e      	b.n	80079e4 <_dtoa_r+0x3a4>
 8007b06:	2502      	movs	r5, #2
 8007b08:	e771      	b.n	80079ee <_dtoa_r+0x3ae>
 8007b0a:	4657      	mov	r7, sl
 8007b0c:	4646      	mov	r6, r8
 8007b0e:	e790      	b.n	8007a32 <_dtoa_r+0x3f2>
 8007b10:	4b4d      	ldr	r3, [pc, #308]	; (8007c48 <_dtoa_r+0x608>)
 8007b12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b16:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d048      	beq.n	8007bb2 <_dtoa_r+0x572>
 8007b20:	4602      	mov	r2, r0
 8007b22:	460b      	mov	r3, r1
 8007b24:	2000      	movs	r0, #0
 8007b26:	494e      	ldr	r1, [pc, #312]	; (8007c60 <_dtoa_r+0x620>)
 8007b28:	f7f8 fe00 	bl	800072c <__aeabi_ddiv>
 8007b2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007b30:	f7f8 fb1a 	bl	8000168 <__aeabi_dsub>
 8007b34:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007b38:	9d06      	ldr	r5, [sp, #24]
 8007b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b3e:	f7f8 ff7b 	bl	8000a38 <__aeabi_d2iz>
 8007b42:	9011      	str	r0, [sp, #68]	; 0x44
 8007b44:	f7f8 fc5e 	bl	8000404 <__aeabi_i2d>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b50:	f7f8 fb0a 	bl	8000168 <__aeabi_dsub>
 8007b54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b5a:	3330      	adds	r3, #48	; 0x30
 8007b5c:	f805 3b01 	strb.w	r3, [r5], #1
 8007b60:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007b64:	f7f8 ff2a 	bl	80009bc <__aeabi_dcmplt>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d163      	bne.n	8007c34 <_dtoa_r+0x5f4>
 8007b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b70:	2000      	movs	r0, #0
 8007b72:	4937      	ldr	r1, [pc, #220]	; (8007c50 <_dtoa_r+0x610>)
 8007b74:	f7f8 faf8 	bl	8000168 <__aeabi_dsub>
 8007b78:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007b7c:	f7f8 ff1e 	bl	80009bc <__aeabi_dcmplt>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	f040 80b5 	bne.w	8007cf0 <_dtoa_r+0x6b0>
 8007b86:	9b06      	ldr	r3, [sp, #24]
 8007b88:	1aeb      	subs	r3, r5, r3
 8007b8a:	429e      	cmp	r6, r3
 8007b8c:	f77f af7c 	ble.w	8007a88 <_dtoa_r+0x448>
 8007b90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b94:	2200      	movs	r2, #0
 8007b96:	4b2f      	ldr	r3, [pc, #188]	; (8007c54 <_dtoa_r+0x614>)
 8007b98:	f7f8 fc9e 	bl	80004d8 <__aeabi_dmul>
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007ba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ba6:	4b2b      	ldr	r3, [pc, #172]	; (8007c54 <_dtoa_r+0x614>)
 8007ba8:	f7f8 fc96 	bl	80004d8 <__aeabi_dmul>
 8007bac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bb0:	e7c3      	b.n	8007b3a <_dtoa_r+0x4fa>
 8007bb2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007bb6:	f7f8 fc8f 	bl	80004d8 <__aeabi_dmul>
 8007bba:	9b06      	ldr	r3, [sp, #24]
 8007bbc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007bc0:	199d      	adds	r5, r3, r6
 8007bc2:	461e      	mov	r6, r3
 8007bc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bc8:	f7f8 ff36 	bl	8000a38 <__aeabi_d2iz>
 8007bcc:	9011      	str	r0, [sp, #68]	; 0x44
 8007bce:	f7f8 fc19 	bl	8000404 <__aeabi_i2d>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bda:	f7f8 fac5 	bl	8000168 <__aeabi_dsub>
 8007bde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007be0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007be4:	3330      	adds	r3, #48	; 0x30
 8007be6:	f806 3b01 	strb.w	r3, [r6], #1
 8007bea:	42ae      	cmp	r6, r5
 8007bec:	f04f 0200 	mov.w	r2, #0
 8007bf0:	d124      	bne.n	8007c3c <_dtoa_r+0x5fc>
 8007bf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007bf6:	4b1a      	ldr	r3, [pc, #104]	; (8007c60 <_dtoa_r+0x620>)
 8007bf8:	f7f8 fab8 	bl	800016c <__adddf3>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c04:	f7f8 fef8 	bl	80009f8 <__aeabi_dcmpgt>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d171      	bne.n	8007cf0 <_dtoa_r+0x6b0>
 8007c0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007c10:	2000      	movs	r0, #0
 8007c12:	4913      	ldr	r1, [pc, #76]	; (8007c60 <_dtoa_r+0x620>)
 8007c14:	f7f8 faa8 	bl	8000168 <__aeabi_dsub>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c20:	f7f8 fecc 	bl	80009bc <__aeabi_dcmplt>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f43f af2f 	beq.w	8007a88 <_dtoa_r+0x448>
 8007c2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c2e:	1e6a      	subs	r2, r5, #1
 8007c30:	2b30      	cmp	r3, #48	; 0x30
 8007c32:	d001      	beq.n	8007c38 <_dtoa_r+0x5f8>
 8007c34:	46ba      	mov	sl, r7
 8007c36:	e04a      	b.n	8007cce <_dtoa_r+0x68e>
 8007c38:	4615      	mov	r5, r2
 8007c3a:	e7f6      	b.n	8007c2a <_dtoa_r+0x5ea>
 8007c3c:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <_dtoa_r+0x614>)
 8007c3e:	f7f8 fc4b 	bl	80004d8 <__aeabi_dmul>
 8007c42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c46:	e7bd      	b.n	8007bc4 <_dtoa_r+0x584>
 8007c48:	080090a0 	.word	0x080090a0
 8007c4c:	08009078 	.word	0x08009078
 8007c50:	3ff00000 	.word	0x3ff00000
 8007c54:	40240000 	.word	0x40240000
 8007c58:	401c0000 	.word	0x401c0000
 8007c5c:	40140000 	.word	0x40140000
 8007c60:	3fe00000 	.word	0x3fe00000
 8007c64:	9d06      	ldr	r5, [sp, #24]
 8007c66:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c6e:	4630      	mov	r0, r6
 8007c70:	4639      	mov	r1, r7
 8007c72:	f7f8 fd5b 	bl	800072c <__aeabi_ddiv>
 8007c76:	f7f8 fedf 	bl	8000a38 <__aeabi_d2iz>
 8007c7a:	4681      	mov	r9, r0
 8007c7c:	f7f8 fbc2 	bl	8000404 <__aeabi_i2d>
 8007c80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c84:	f7f8 fc28 	bl	80004d8 <__aeabi_dmul>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	4639      	mov	r1, r7
 8007c90:	f7f8 fa6a 	bl	8000168 <__aeabi_dsub>
 8007c94:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8007c98:	f805 6b01 	strb.w	r6, [r5], #1
 8007c9c:	9e06      	ldr	r6, [sp, #24]
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	1bae      	subs	r6, r5, r6
 8007ca2:	45b0      	cmp	r8, r6
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	d135      	bne.n	8007d14 <_dtoa_r+0x6d4>
 8007ca8:	f7f8 fa60 	bl	800016c <__adddf3>
 8007cac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cb0:	4606      	mov	r6, r0
 8007cb2:	460f      	mov	r7, r1
 8007cb4:	f7f8 fea0 	bl	80009f8 <__aeabi_dcmpgt>
 8007cb8:	b9c8      	cbnz	r0, 8007cee <_dtoa_r+0x6ae>
 8007cba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	4639      	mov	r1, r7
 8007cc2:	f7f8 fe71 	bl	80009a8 <__aeabi_dcmpeq>
 8007cc6:	b110      	cbz	r0, 8007cce <_dtoa_r+0x68e>
 8007cc8:	f019 0f01 	tst.w	r9, #1
 8007ccc:	d10f      	bne.n	8007cee <_dtoa_r+0x6ae>
 8007cce:	4659      	mov	r1, fp
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f000 facc 	bl	800826e <_Bfree>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007cda:	702b      	strb	r3, [r5, #0]
 8007cdc:	f10a 0301 	add.w	r3, sl, #1
 8007ce0:	6013      	str	r3, [r2, #0]
 8007ce2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f43f acf3 	beq.w	80076d0 <_dtoa_r+0x90>
 8007cea:	601d      	str	r5, [r3, #0]
 8007cec:	e4f0      	b.n	80076d0 <_dtoa_r+0x90>
 8007cee:	4657      	mov	r7, sl
 8007cf0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007cf4:	1e6b      	subs	r3, r5, #1
 8007cf6:	2a39      	cmp	r2, #57	; 0x39
 8007cf8:	d106      	bne.n	8007d08 <_dtoa_r+0x6c8>
 8007cfa:	9a06      	ldr	r2, [sp, #24]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d107      	bne.n	8007d10 <_dtoa_r+0x6d0>
 8007d00:	2330      	movs	r3, #48	; 0x30
 8007d02:	7013      	strb	r3, [r2, #0]
 8007d04:	4613      	mov	r3, r2
 8007d06:	3701      	adds	r7, #1
 8007d08:	781a      	ldrb	r2, [r3, #0]
 8007d0a:	3201      	adds	r2, #1
 8007d0c:	701a      	strb	r2, [r3, #0]
 8007d0e:	e791      	b.n	8007c34 <_dtoa_r+0x5f4>
 8007d10:	461d      	mov	r5, r3
 8007d12:	e7ed      	b.n	8007cf0 <_dtoa_r+0x6b0>
 8007d14:	2200      	movs	r2, #0
 8007d16:	4b99      	ldr	r3, [pc, #612]	; (8007f7c <_dtoa_r+0x93c>)
 8007d18:	f7f8 fbde 	bl	80004d8 <__aeabi_dmul>
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	2300      	movs	r3, #0
 8007d20:	4606      	mov	r6, r0
 8007d22:	460f      	mov	r7, r1
 8007d24:	f7f8 fe40 	bl	80009a8 <__aeabi_dcmpeq>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	d09e      	beq.n	8007c6a <_dtoa_r+0x62a>
 8007d2c:	e7cf      	b.n	8007cce <_dtoa_r+0x68e>
 8007d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d30:	2a00      	cmp	r2, #0
 8007d32:	f000 8088 	beq.w	8007e46 <_dtoa_r+0x806>
 8007d36:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007d38:	2a01      	cmp	r2, #1
 8007d3a:	dc6d      	bgt.n	8007e18 <_dtoa_r+0x7d8>
 8007d3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d3e:	2a00      	cmp	r2, #0
 8007d40:	d066      	beq.n	8007e10 <_dtoa_r+0x7d0>
 8007d42:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d46:	464d      	mov	r5, r9
 8007d48:	9e08      	ldr	r6, [sp, #32]
 8007d4a:	9a07      	ldr	r2, [sp, #28]
 8007d4c:	2101      	movs	r1, #1
 8007d4e:	441a      	add	r2, r3
 8007d50:	4620      	mov	r0, r4
 8007d52:	4499      	add	r9, r3
 8007d54:	9207      	str	r2, [sp, #28]
 8007d56:	f000 fb2a 	bl	80083ae <__i2b>
 8007d5a:	4607      	mov	r7, r0
 8007d5c:	2d00      	cmp	r5, #0
 8007d5e:	dd0b      	ble.n	8007d78 <_dtoa_r+0x738>
 8007d60:	9b07      	ldr	r3, [sp, #28]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	dd08      	ble.n	8007d78 <_dtoa_r+0x738>
 8007d66:	42ab      	cmp	r3, r5
 8007d68:	bfa8      	it	ge
 8007d6a:	462b      	movge	r3, r5
 8007d6c:	9a07      	ldr	r2, [sp, #28]
 8007d6e:	eba9 0903 	sub.w	r9, r9, r3
 8007d72:	1aed      	subs	r5, r5, r3
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	9307      	str	r3, [sp, #28]
 8007d78:	9b08      	ldr	r3, [sp, #32]
 8007d7a:	b1eb      	cbz	r3, 8007db8 <_dtoa_r+0x778>
 8007d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d065      	beq.n	8007e4e <_dtoa_r+0x80e>
 8007d82:	b18e      	cbz	r6, 8007da8 <_dtoa_r+0x768>
 8007d84:	4639      	mov	r1, r7
 8007d86:	4632      	mov	r2, r6
 8007d88:	4620      	mov	r0, r4
 8007d8a:	f000 fbaf 	bl	80084ec <__pow5mult>
 8007d8e:	465a      	mov	r2, fp
 8007d90:	4601      	mov	r1, r0
 8007d92:	4607      	mov	r7, r0
 8007d94:	4620      	mov	r0, r4
 8007d96:	f000 fb13 	bl	80083c0 <__multiply>
 8007d9a:	4659      	mov	r1, fp
 8007d9c:	900a      	str	r0, [sp, #40]	; 0x28
 8007d9e:	4620      	mov	r0, r4
 8007da0:	f000 fa65 	bl	800826e <_Bfree>
 8007da4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da6:	469b      	mov	fp, r3
 8007da8:	9b08      	ldr	r3, [sp, #32]
 8007daa:	1b9a      	subs	r2, r3, r6
 8007dac:	d004      	beq.n	8007db8 <_dtoa_r+0x778>
 8007dae:	4659      	mov	r1, fp
 8007db0:	4620      	mov	r0, r4
 8007db2:	f000 fb9b 	bl	80084ec <__pow5mult>
 8007db6:	4683      	mov	fp, r0
 8007db8:	2101      	movs	r1, #1
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 faf7 	bl	80083ae <__i2b>
 8007dc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	f000 81c6 	beq.w	8008156 <_dtoa_r+0xb16>
 8007dca:	461a      	mov	r2, r3
 8007dcc:	4601      	mov	r1, r0
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f000 fb8c 	bl	80084ec <__pow5mult>
 8007dd4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	dc3e      	bgt.n	8007e5a <_dtoa_r+0x81a>
 8007ddc:	9b02      	ldr	r3, [sp, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d137      	bne.n	8007e52 <_dtoa_r+0x812>
 8007de2:	9b03      	ldr	r3, [sp, #12]
 8007de4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d134      	bne.n	8007e56 <_dtoa_r+0x816>
 8007dec:	9b03      	ldr	r3, [sp, #12]
 8007dee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007df2:	0d1b      	lsrs	r3, r3, #20
 8007df4:	051b      	lsls	r3, r3, #20
 8007df6:	b12b      	cbz	r3, 8007e04 <_dtoa_r+0x7c4>
 8007df8:	9b07      	ldr	r3, [sp, #28]
 8007dfa:	f109 0901 	add.w	r9, r9, #1
 8007dfe:	3301      	adds	r3, #1
 8007e00:	9307      	str	r3, [sp, #28]
 8007e02:	2301      	movs	r3, #1
 8007e04:	9308      	str	r3, [sp, #32]
 8007e06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d128      	bne.n	8007e5e <_dtoa_r+0x81e>
 8007e0c:	2001      	movs	r0, #1
 8007e0e:	e02e      	b.n	8007e6e <_dtoa_r+0x82e>
 8007e10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e12:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e16:	e796      	b.n	8007d46 <_dtoa_r+0x706>
 8007e18:	9b08      	ldr	r3, [sp, #32]
 8007e1a:	f108 36ff 	add.w	r6, r8, #4294967295
 8007e1e:	42b3      	cmp	r3, r6
 8007e20:	bfb7      	itett	lt
 8007e22:	9b08      	ldrlt	r3, [sp, #32]
 8007e24:	1b9e      	subge	r6, r3, r6
 8007e26:	1af2      	sublt	r2, r6, r3
 8007e28:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8007e2a:	bfbf      	itttt	lt
 8007e2c:	9608      	strlt	r6, [sp, #32]
 8007e2e:	189b      	addlt	r3, r3, r2
 8007e30:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007e32:	2600      	movlt	r6, #0
 8007e34:	f1b8 0f00 	cmp.w	r8, #0
 8007e38:	bfb9      	ittee	lt
 8007e3a:	eba9 0508 	sublt.w	r5, r9, r8
 8007e3e:	2300      	movlt	r3, #0
 8007e40:	464d      	movge	r5, r9
 8007e42:	4643      	movge	r3, r8
 8007e44:	e781      	b.n	8007d4a <_dtoa_r+0x70a>
 8007e46:	9e08      	ldr	r6, [sp, #32]
 8007e48:	464d      	mov	r5, r9
 8007e4a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007e4c:	e786      	b.n	8007d5c <_dtoa_r+0x71c>
 8007e4e:	9a08      	ldr	r2, [sp, #32]
 8007e50:	e7ad      	b.n	8007dae <_dtoa_r+0x76e>
 8007e52:	2300      	movs	r3, #0
 8007e54:	e7d6      	b.n	8007e04 <_dtoa_r+0x7c4>
 8007e56:	9b02      	ldr	r3, [sp, #8]
 8007e58:	e7d4      	b.n	8007e04 <_dtoa_r+0x7c4>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	9308      	str	r3, [sp, #32]
 8007e5e:	6933      	ldr	r3, [r6, #16]
 8007e60:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007e64:	6918      	ldr	r0, [r3, #16]
 8007e66:	f000 fa54 	bl	8008312 <__hi0bits>
 8007e6a:	f1c0 0020 	rsb	r0, r0, #32
 8007e6e:	9b07      	ldr	r3, [sp, #28]
 8007e70:	4418      	add	r0, r3
 8007e72:	f010 001f 	ands.w	r0, r0, #31
 8007e76:	d047      	beq.n	8007f08 <_dtoa_r+0x8c8>
 8007e78:	f1c0 0320 	rsb	r3, r0, #32
 8007e7c:	2b04      	cmp	r3, #4
 8007e7e:	dd3b      	ble.n	8007ef8 <_dtoa_r+0x8b8>
 8007e80:	9b07      	ldr	r3, [sp, #28]
 8007e82:	f1c0 001c 	rsb	r0, r0, #28
 8007e86:	4481      	add	r9, r0
 8007e88:	4405      	add	r5, r0
 8007e8a:	4403      	add	r3, r0
 8007e8c:	9307      	str	r3, [sp, #28]
 8007e8e:	f1b9 0f00 	cmp.w	r9, #0
 8007e92:	dd05      	ble.n	8007ea0 <_dtoa_r+0x860>
 8007e94:	4659      	mov	r1, fp
 8007e96:	464a      	mov	r2, r9
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f000 fb75 	bl	8008588 <__lshift>
 8007e9e:	4683      	mov	fp, r0
 8007ea0:	9b07      	ldr	r3, [sp, #28]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	dd05      	ble.n	8007eb2 <_dtoa_r+0x872>
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f000 fb6c 	bl	8008588 <__lshift>
 8007eb0:	4606      	mov	r6, r0
 8007eb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eb4:	b353      	cbz	r3, 8007f0c <_dtoa_r+0x8cc>
 8007eb6:	4631      	mov	r1, r6
 8007eb8:	4658      	mov	r0, fp
 8007eba:	f000 fbb9 	bl	8008630 <__mcmp>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	da24      	bge.n	8007f0c <_dtoa_r+0x8cc>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	4659      	mov	r1, fp
 8007ec6:	220a      	movs	r2, #10
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f000 f9e7 	bl	800829c <__multadd>
 8007ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ed0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ed4:	4683      	mov	fp, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	f000 8144 	beq.w	8008164 <_dtoa_r+0xb24>
 8007edc:	2300      	movs	r3, #0
 8007ede:	4639      	mov	r1, r7
 8007ee0:	220a      	movs	r2, #10
 8007ee2:	4620      	mov	r0, r4
 8007ee4:	f000 f9da 	bl	800829c <__multadd>
 8007ee8:	9b04      	ldr	r3, [sp, #16]
 8007eea:	4607      	mov	r7, r0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	dc4d      	bgt.n	8007f8c <_dtoa_r+0x94c>
 8007ef0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	dd4a      	ble.n	8007f8c <_dtoa_r+0x94c>
 8007ef6:	e011      	b.n	8007f1c <_dtoa_r+0x8dc>
 8007ef8:	d0c9      	beq.n	8007e8e <_dtoa_r+0x84e>
 8007efa:	9a07      	ldr	r2, [sp, #28]
 8007efc:	331c      	adds	r3, #28
 8007efe:	441a      	add	r2, r3
 8007f00:	4499      	add	r9, r3
 8007f02:	441d      	add	r5, r3
 8007f04:	4613      	mov	r3, r2
 8007f06:	e7c1      	b.n	8007e8c <_dtoa_r+0x84c>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	e7f6      	b.n	8007efa <_dtoa_r+0x8ba>
 8007f0c:	f1b8 0f00 	cmp.w	r8, #0
 8007f10:	dc36      	bgt.n	8007f80 <_dtoa_r+0x940>
 8007f12:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	dd33      	ble.n	8007f80 <_dtoa_r+0x940>
 8007f18:	f8cd 8010 	str.w	r8, [sp, #16]
 8007f1c:	9b04      	ldr	r3, [sp, #16]
 8007f1e:	b963      	cbnz	r3, 8007f3a <_dtoa_r+0x8fa>
 8007f20:	4631      	mov	r1, r6
 8007f22:	2205      	movs	r2, #5
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 f9b9 	bl	800829c <__multadd>
 8007f2a:	4601      	mov	r1, r0
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	4658      	mov	r0, fp
 8007f30:	f000 fb7e 	bl	8008630 <__mcmp>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	f73f add3 	bgt.w	8007ae0 <_dtoa_r+0x4a0>
 8007f3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f3c:	9d06      	ldr	r5, [sp, #24]
 8007f3e:	ea6f 0a03 	mvn.w	sl, r3
 8007f42:	f04f 0900 	mov.w	r9, #0
 8007f46:	4631      	mov	r1, r6
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f000 f990 	bl	800826e <_Bfree>
 8007f4e:	2f00      	cmp	r7, #0
 8007f50:	f43f aebd 	beq.w	8007cce <_dtoa_r+0x68e>
 8007f54:	f1b9 0f00 	cmp.w	r9, #0
 8007f58:	d005      	beq.n	8007f66 <_dtoa_r+0x926>
 8007f5a:	45b9      	cmp	r9, r7
 8007f5c:	d003      	beq.n	8007f66 <_dtoa_r+0x926>
 8007f5e:	4649      	mov	r1, r9
 8007f60:	4620      	mov	r0, r4
 8007f62:	f000 f984 	bl	800826e <_Bfree>
 8007f66:	4639      	mov	r1, r7
 8007f68:	4620      	mov	r0, r4
 8007f6a:	f000 f980 	bl	800826e <_Bfree>
 8007f6e:	e6ae      	b.n	8007cce <_dtoa_r+0x68e>
 8007f70:	2600      	movs	r6, #0
 8007f72:	4637      	mov	r7, r6
 8007f74:	e7e1      	b.n	8007f3a <_dtoa_r+0x8fa>
 8007f76:	46ba      	mov	sl, r7
 8007f78:	4637      	mov	r7, r6
 8007f7a:	e5b1      	b.n	8007ae0 <_dtoa_r+0x4a0>
 8007f7c:	40240000 	.word	0x40240000
 8007f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f82:	f8cd 8010 	str.w	r8, [sp, #16]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	f000 80f3 	beq.w	8008172 <_dtoa_r+0xb32>
 8007f8c:	2d00      	cmp	r5, #0
 8007f8e:	dd05      	ble.n	8007f9c <_dtoa_r+0x95c>
 8007f90:	4639      	mov	r1, r7
 8007f92:	462a      	mov	r2, r5
 8007f94:	4620      	mov	r0, r4
 8007f96:	f000 faf7 	bl	8008588 <__lshift>
 8007f9a:	4607      	mov	r7, r0
 8007f9c:	9b08      	ldr	r3, [sp, #32]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d04c      	beq.n	800803c <_dtoa_r+0x9fc>
 8007fa2:	6879      	ldr	r1, [r7, #4]
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 f92e 	bl	8008206 <_Balloc>
 8007faa:	4605      	mov	r5, r0
 8007fac:	693a      	ldr	r2, [r7, #16]
 8007fae:	f107 010c 	add.w	r1, r7, #12
 8007fb2:	3202      	adds	r2, #2
 8007fb4:	0092      	lsls	r2, r2, #2
 8007fb6:	300c      	adds	r0, #12
 8007fb8:	f000 f91a 	bl	80081f0 <memcpy>
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	4629      	mov	r1, r5
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	f000 fae1 	bl	8008588 <__lshift>
 8007fc6:	46b9      	mov	r9, r7
 8007fc8:	4607      	mov	r7, r0
 8007fca:	9b06      	ldr	r3, [sp, #24]
 8007fcc:	9307      	str	r3, [sp, #28]
 8007fce:	9b02      	ldr	r3, [sp, #8]
 8007fd0:	f003 0301 	and.w	r3, r3, #1
 8007fd4:	9308      	str	r3, [sp, #32]
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4658      	mov	r0, fp
 8007fda:	f7ff faa3 	bl	8007524 <quorem>
 8007fde:	4649      	mov	r1, r9
 8007fe0:	4605      	mov	r5, r0
 8007fe2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	f000 fb22 	bl	8008630 <__mcmp>
 8007fec:	463a      	mov	r2, r7
 8007fee:	9002      	str	r0, [sp, #8]
 8007ff0:	4631      	mov	r1, r6
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	f000 fb36 	bl	8008664 <__mdiff>
 8007ff8:	68c3      	ldr	r3, [r0, #12]
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	bb03      	cbnz	r3, 8008040 <_dtoa_r+0xa00>
 8007ffe:	4601      	mov	r1, r0
 8008000:	9009      	str	r0, [sp, #36]	; 0x24
 8008002:	4658      	mov	r0, fp
 8008004:	f000 fb14 	bl	8008630 <__mcmp>
 8008008:	4603      	mov	r3, r0
 800800a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800800c:	4611      	mov	r1, r2
 800800e:	4620      	mov	r0, r4
 8008010:	9309      	str	r3, [sp, #36]	; 0x24
 8008012:	f000 f92c 	bl	800826e <_Bfree>
 8008016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008018:	b9a3      	cbnz	r3, 8008044 <_dtoa_r+0xa04>
 800801a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800801c:	b992      	cbnz	r2, 8008044 <_dtoa_r+0xa04>
 800801e:	9a08      	ldr	r2, [sp, #32]
 8008020:	b982      	cbnz	r2, 8008044 <_dtoa_r+0xa04>
 8008022:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008026:	d029      	beq.n	800807c <_dtoa_r+0xa3c>
 8008028:	9b02      	ldr	r3, [sp, #8]
 800802a:	2b00      	cmp	r3, #0
 800802c:	dd01      	ble.n	8008032 <_dtoa_r+0x9f2>
 800802e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008032:	9b07      	ldr	r3, [sp, #28]
 8008034:	1c5d      	adds	r5, r3, #1
 8008036:	f883 8000 	strb.w	r8, [r3]
 800803a:	e784      	b.n	8007f46 <_dtoa_r+0x906>
 800803c:	4638      	mov	r0, r7
 800803e:	e7c2      	b.n	8007fc6 <_dtoa_r+0x986>
 8008040:	2301      	movs	r3, #1
 8008042:	e7e3      	b.n	800800c <_dtoa_r+0x9cc>
 8008044:	9a02      	ldr	r2, [sp, #8]
 8008046:	2a00      	cmp	r2, #0
 8008048:	db04      	blt.n	8008054 <_dtoa_r+0xa14>
 800804a:	d123      	bne.n	8008094 <_dtoa_r+0xa54>
 800804c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800804e:	bb0a      	cbnz	r2, 8008094 <_dtoa_r+0xa54>
 8008050:	9a08      	ldr	r2, [sp, #32]
 8008052:	b9fa      	cbnz	r2, 8008094 <_dtoa_r+0xa54>
 8008054:	2b00      	cmp	r3, #0
 8008056:	ddec      	ble.n	8008032 <_dtoa_r+0x9f2>
 8008058:	4659      	mov	r1, fp
 800805a:	2201      	movs	r2, #1
 800805c:	4620      	mov	r0, r4
 800805e:	f000 fa93 	bl	8008588 <__lshift>
 8008062:	4631      	mov	r1, r6
 8008064:	4683      	mov	fp, r0
 8008066:	f000 fae3 	bl	8008630 <__mcmp>
 800806a:	2800      	cmp	r0, #0
 800806c:	dc03      	bgt.n	8008076 <_dtoa_r+0xa36>
 800806e:	d1e0      	bne.n	8008032 <_dtoa_r+0x9f2>
 8008070:	f018 0f01 	tst.w	r8, #1
 8008074:	d0dd      	beq.n	8008032 <_dtoa_r+0x9f2>
 8008076:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800807a:	d1d8      	bne.n	800802e <_dtoa_r+0x9ee>
 800807c:	9b07      	ldr	r3, [sp, #28]
 800807e:	9a07      	ldr	r2, [sp, #28]
 8008080:	1c5d      	adds	r5, r3, #1
 8008082:	2339      	movs	r3, #57	; 0x39
 8008084:	7013      	strb	r3, [r2, #0]
 8008086:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800808a:	1e6a      	subs	r2, r5, #1
 800808c:	2b39      	cmp	r3, #57	; 0x39
 800808e:	d04d      	beq.n	800812c <_dtoa_r+0xaec>
 8008090:	3301      	adds	r3, #1
 8008092:	e052      	b.n	800813a <_dtoa_r+0xafa>
 8008094:	9a07      	ldr	r2, [sp, #28]
 8008096:	2b00      	cmp	r3, #0
 8008098:	f102 0501 	add.w	r5, r2, #1
 800809c:	dd06      	ble.n	80080ac <_dtoa_r+0xa6c>
 800809e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80080a2:	d0eb      	beq.n	800807c <_dtoa_r+0xa3c>
 80080a4:	f108 0801 	add.w	r8, r8, #1
 80080a8:	9b07      	ldr	r3, [sp, #28]
 80080aa:	e7c4      	b.n	8008036 <_dtoa_r+0x9f6>
 80080ac:	9b06      	ldr	r3, [sp, #24]
 80080ae:	9a04      	ldr	r2, [sp, #16]
 80080b0:	1aeb      	subs	r3, r5, r3
 80080b2:	4293      	cmp	r3, r2
 80080b4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80080b8:	d021      	beq.n	80080fe <_dtoa_r+0xabe>
 80080ba:	4659      	mov	r1, fp
 80080bc:	2300      	movs	r3, #0
 80080be:	220a      	movs	r2, #10
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 f8eb 	bl	800829c <__multadd>
 80080c6:	45b9      	cmp	r9, r7
 80080c8:	4683      	mov	fp, r0
 80080ca:	f04f 0300 	mov.w	r3, #0
 80080ce:	f04f 020a 	mov.w	r2, #10
 80080d2:	4649      	mov	r1, r9
 80080d4:	4620      	mov	r0, r4
 80080d6:	d105      	bne.n	80080e4 <_dtoa_r+0xaa4>
 80080d8:	f000 f8e0 	bl	800829c <__multadd>
 80080dc:	4681      	mov	r9, r0
 80080de:	4607      	mov	r7, r0
 80080e0:	9507      	str	r5, [sp, #28]
 80080e2:	e778      	b.n	8007fd6 <_dtoa_r+0x996>
 80080e4:	f000 f8da 	bl	800829c <__multadd>
 80080e8:	4639      	mov	r1, r7
 80080ea:	4681      	mov	r9, r0
 80080ec:	2300      	movs	r3, #0
 80080ee:	220a      	movs	r2, #10
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 f8d3 	bl	800829c <__multadd>
 80080f6:	4607      	mov	r7, r0
 80080f8:	e7f2      	b.n	80080e0 <_dtoa_r+0xaa0>
 80080fa:	f04f 0900 	mov.w	r9, #0
 80080fe:	4659      	mov	r1, fp
 8008100:	2201      	movs	r2, #1
 8008102:	4620      	mov	r0, r4
 8008104:	f000 fa40 	bl	8008588 <__lshift>
 8008108:	4631      	mov	r1, r6
 800810a:	4683      	mov	fp, r0
 800810c:	f000 fa90 	bl	8008630 <__mcmp>
 8008110:	2800      	cmp	r0, #0
 8008112:	dcb8      	bgt.n	8008086 <_dtoa_r+0xa46>
 8008114:	d102      	bne.n	800811c <_dtoa_r+0xadc>
 8008116:	f018 0f01 	tst.w	r8, #1
 800811a:	d1b4      	bne.n	8008086 <_dtoa_r+0xa46>
 800811c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008120:	1e6a      	subs	r2, r5, #1
 8008122:	2b30      	cmp	r3, #48	; 0x30
 8008124:	f47f af0f 	bne.w	8007f46 <_dtoa_r+0x906>
 8008128:	4615      	mov	r5, r2
 800812a:	e7f7      	b.n	800811c <_dtoa_r+0xadc>
 800812c:	9b06      	ldr	r3, [sp, #24]
 800812e:	4293      	cmp	r3, r2
 8008130:	d105      	bne.n	800813e <_dtoa_r+0xafe>
 8008132:	2331      	movs	r3, #49	; 0x31
 8008134:	9a06      	ldr	r2, [sp, #24]
 8008136:	f10a 0a01 	add.w	sl, sl, #1
 800813a:	7013      	strb	r3, [r2, #0]
 800813c:	e703      	b.n	8007f46 <_dtoa_r+0x906>
 800813e:	4615      	mov	r5, r2
 8008140:	e7a1      	b.n	8008086 <_dtoa_r+0xa46>
 8008142:	4b17      	ldr	r3, [pc, #92]	; (80081a0 <_dtoa_r+0xb60>)
 8008144:	f7ff bae1 	b.w	800770a <_dtoa_r+0xca>
 8008148:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800814a:	2b00      	cmp	r3, #0
 800814c:	f47f aabb 	bne.w	80076c6 <_dtoa_r+0x86>
 8008150:	4b14      	ldr	r3, [pc, #80]	; (80081a4 <_dtoa_r+0xb64>)
 8008152:	f7ff bada 	b.w	800770a <_dtoa_r+0xca>
 8008156:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008158:	2b01      	cmp	r3, #1
 800815a:	f77f ae3f 	ble.w	8007ddc <_dtoa_r+0x79c>
 800815e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008160:	9308      	str	r3, [sp, #32]
 8008162:	e653      	b.n	8007e0c <_dtoa_r+0x7cc>
 8008164:	9b04      	ldr	r3, [sp, #16]
 8008166:	2b00      	cmp	r3, #0
 8008168:	dc03      	bgt.n	8008172 <_dtoa_r+0xb32>
 800816a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800816c:	2b02      	cmp	r3, #2
 800816e:	f73f aed5 	bgt.w	8007f1c <_dtoa_r+0x8dc>
 8008172:	9d06      	ldr	r5, [sp, #24]
 8008174:	4631      	mov	r1, r6
 8008176:	4658      	mov	r0, fp
 8008178:	f7ff f9d4 	bl	8007524 <quorem>
 800817c:	9b06      	ldr	r3, [sp, #24]
 800817e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008182:	f805 8b01 	strb.w	r8, [r5], #1
 8008186:	9a04      	ldr	r2, [sp, #16]
 8008188:	1aeb      	subs	r3, r5, r3
 800818a:	429a      	cmp	r2, r3
 800818c:	ddb5      	ble.n	80080fa <_dtoa_r+0xaba>
 800818e:	4659      	mov	r1, fp
 8008190:	2300      	movs	r3, #0
 8008192:	220a      	movs	r2, #10
 8008194:	4620      	mov	r0, r4
 8008196:	f000 f881 	bl	800829c <__multadd>
 800819a:	4683      	mov	fp, r0
 800819c:	e7ea      	b.n	8008174 <_dtoa_r+0xb34>
 800819e:	bf00      	nop
 80081a0:	08009040 	.word	0x08009040
 80081a4:	08009064 	.word	0x08009064

080081a8 <_localeconv_r>:
 80081a8:	4b04      	ldr	r3, [pc, #16]	; (80081bc <_localeconv_r+0x14>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	6a18      	ldr	r0, [r3, #32]
 80081ae:	4b04      	ldr	r3, [pc, #16]	; (80081c0 <_localeconv_r+0x18>)
 80081b0:	2800      	cmp	r0, #0
 80081b2:	bf08      	it	eq
 80081b4:	4618      	moveq	r0, r3
 80081b6:	30f0      	adds	r0, #240	; 0xf0
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	2000000c 	.word	0x2000000c
 80081c0:	20000070 	.word	0x20000070

080081c4 <malloc>:
 80081c4:	4b02      	ldr	r3, [pc, #8]	; (80081d0 <malloc+0xc>)
 80081c6:	4601      	mov	r1, r0
 80081c8:	6818      	ldr	r0, [r3, #0]
 80081ca:	f000 bb53 	b.w	8008874 <_malloc_r>
 80081ce:	bf00      	nop
 80081d0:	2000000c 	.word	0x2000000c

080081d4 <memchr>:
 80081d4:	b510      	push	{r4, lr}
 80081d6:	b2c9      	uxtb	r1, r1
 80081d8:	4402      	add	r2, r0
 80081da:	4290      	cmp	r0, r2
 80081dc:	4603      	mov	r3, r0
 80081de:	d101      	bne.n	80081e4 <memchr+0x10>
 80081e0:	2300      	movs	r3, #0
 80081e2:	e003      	b.n	80081ec <memchr+0x18>
 80081e4:	781c      	ldrb	r4, [r3, #0]
 80081e6:	3001      	adds	r0, #1
 80081e8:	428c      	cmp	r4, r1
 80081ea:	d1f6      	bne.n	80081da <memchr+0x6>
 80081ec:	4618      	mov	r0, r3
 80081ee:	bd10      	pop	{r4, pc}

080081f0 <memcpy>:
 80081f0:	b510      	push	{r4, lr}
 80081f2:	1e43      	subs	r3, r0, #1
 80081f4:	440a      	add	r2, r1
 80081f6:	4291      	cmp	r1, r2
 80081f8:	d100      	bne.n	80081fc <memcpy+0xc>
 80081fa:	bd10      	pop	{r4, pc}
 80081fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008200:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008204:	e7f7      	b.n	80081f6 <memcpy+0x6>

08008206 <_Balloc>:
 8008206:	b570      	push	{r4, r5, r6, lr}
 8008208:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800820a:	4604      	mov	r4, r0
 800820c:	460e      	mov	r6, r1
 800820e:	b93d      	cbnz	r5, 8008220 <_Balloc+0x1a>
 8008210:	2010      	movs	r0, #16
 8008212:	f7ff ffd7 	bl	80081c4 <malloc>
 8008216:	6260      	str	r0, [r4, #36]	; 0x24
 8008218:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800821c:	6005      	str	r5, [r0, #0]
 800821e:	60c5      	str	r5, [r0, #12]
 8008220:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008222:	68eb      	ldr	r3, [r5, #12]
 8008224:	b183      	cbz	r3, 8008248 <_Balloc+0x42>
 8008226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800822e:	b9b8      	cbnz	r0, 8008260 <_Balloc+0x5a>
 8008230:	2101      	movs	r1, #1
 8008232:	fa01 f506 	lsl.w	r5, r1, r6
 8008236:	1d6a      	adds	r2, r5, #5
 8008238:	0092      	lsls	r2, r2, #2
 800823a:	4620      	mov	r0, r4
 800823c:	f000 fabf 	bl	80087be <_calloc_r>
 8008240:	b160      	cbz	r0, 800825c <_Balloc+0x56>
 8008242:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008246:	e00e      	b.n	8008266 <_Balloc+0x60>
 8008248:	2221      	movs	r2, #33	; 0x21
 800824a:	2104      	movs	r1, #4
 800824c:	4620      	mov	r0, r4
 800824e:	f000 fab6 	bl	80087be <_calloc_r>
 8008252:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008254:	60e8      	str	r0, [r5, #12]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1e4      	bne.n	8008226 <_Balloc+0x20>
 800825c:	2000      	movs	r0, #0
 800825e:	bd70      	pop	{r4, r5, r6, pc}
 8008260:	6802      	ldr	r2, [r0, #0]
 8008262:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008266:	2300      	movs	r3, #0
 8008268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800826c:	e7f7      	b.n	800825e <_Balloc+0x58>

0800826e <_Bfree>:
 800826e:	b570      	push	{r4, r5, r6, lr}
 8008270:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008272:	4606      	mov	r6, r0
 8008274:	460d      	mov	r5, r1
 8008276:	b93c      	cbnz	r4, 8008288 <_Bfree+0x1a>
 8008278:	2010      	movs	r0, #16
 800827a:	f7ff ffa3 	bl	80081c4 <malloc>
 800827e:	6270      	str	r0, [r6, #36]	; 0x24
 8008280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008284:	6004      	str	r4, [r0, #0]
 8008286:	60c4      	str	r4, [r0, #12]
 8008288:	b13d      	cbz	r5, 800829a <_Bfree+0x2c>
 800828a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800828c:	686a      	ldr	r2, [r5, #4]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008294:	6029      	str	r1, [r5, #0]
 8008296:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800829a:	bd70      	pop	{r4, r5, r6, pc}

0800829c <__multadd>:
 800829c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082a0:	461f      	mov	r7, r3
 80082a2:	4606      	mov	r6, r0
 80082a4:	460c      	mov	r4, r1
 80082a6:	2300      	movs	r3, #0
 80082a8:	690d      	ldr	r5, [r1, #16]
 80082aa:	f101 0c14 	add.w	ip, r1, #20
 80082ae:	f8dc 0000 	ldr.w	r0, [ip]
 80082b2:	3301      	adds	r3, #1
 80082b4:	b281      	uxth	r1, r0
 80082b6:	fb02 7101 	mla	r1, r2, r1, r7
 80082ba:	0c00      	lsrs	r0, r0, #16
 80082bc:	0c0f      	lsrs	r7, r1, #16
 80082be:	fb02 7000 	mla	r0, r2, r0, r7
 80082c2:	b289      	uxth	r1, r1
 80082c4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80082c8:	429d      	cmp	r5, r3
 80082ca:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80082ce:	f84c 1b04 	str.w	r1, [ip], #4
 80082d2:	dcec      	bgt.n	80082ae <__multadd+0x12>
 80082d4:	b1d7      	cbz	r7, 800830c <__multadd+0x70>
 80082d6:	68a3      	ldr	r3, [r4, #8]
 80082d8:	42ab      	cmp	r3, r5
 80082da:	dc12      	bgt.n	8008302 <__multadd+0x66>
 80082dc:	6861      	ldr	r1, [r4, #4]
 80082de:	4630      	mov	r0, r6
 80082e0:	3101      	adds	r1, #1
 80082e2:	f7ff ff90 	bl	8008206 <_Balloc>
 80082e6:	4680      	mov	r8, r0
 80082e8:	6922      	ldr	r2, [r4, #16]
 80082ea:	f104 010c 	add.w	r1, r4, #12
 80082ee:	3202      	adds	r2, #2
 80082f0:	0092      	lsls	r2, r2, #2
 80082f2:	300c      	adds	r0, #12
 80082f4:	f7ff ff7c 	bl	80081f0 <memcpy>
 80082f8:	4621      	mov	r1, r4
 80082fa:	4630      	mov	r0, r6
 80082fc:	f7ff ffb7 	bl	800826e <_Bfree>
 8008300:	4644      	mov	r4, r8
 8008302:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008306:	3501      	adds	r5, #1
 8008308:	615f      	str	r7, [r3, #20]
 800830a:	6125      	str	r5, [r4, #16]
 800830c:	4620      	mov	r0, r4
 800830e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008312 <__hi0bits>:
 8008312:	0c02      	lsrs	r2, r0, #16
 8008314:	0412      	lsls	r2, r2, #16
 8008316:	4603      	mov	r3, r0
 8008318:	b9b2      	cbnz	r2, 8008348 <__hi0bits+0x36>
 800831a:	0403      	lsls	r3, r0, #16
 800831c:	2010      	movs	r0, #16
 800831e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008322:	bf04      	itt	eq
 8008324:	021b      	lsleq	r3, r3, #8
 8008326:	3008      	addeq	r0, #8
 8008328:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800832c:	bf04      	itt	eq
 800832e:	011b      	lsleq	r3, r3, #4
 8008330:	3004      	addeq	r0, #4
 8008332:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008336:	bf04      	itt	eq
 8008338:	009b      	lsleq	r3, r3, #2
 800833a:	3002      	addeq	r0, #2
 800833c:	2b00      	cmp	r3, #0
 800833e:	db06      	blt.n	800834e <__hi0bits+0x3c>
 8008340:	005b      	lsls	r3, r3, #1
 8008342:	d503      	bpl.n	800834c <__hi0bits+0x3a>
 8008344:	3001      	adds	r0, #1
 8008346:	4770      	bx	lr
 8008348:	2000      	movs	r0, #0
 800834a:	e7e8      	b.n	800831e <__hi0bits+0xc>
 800834c:	2020      	movs	r0, #32
 800834e:	4770      	bx	lr

08008350 <__lo0bits>:
 8008350:	6803      	ldr	r3, [r0, #0]
 8008352:	4601      	mov	r1, r0
 8008354:	f013 0207 	ands.w	r2, r3, #7
 8008358:	d00b      	beq.n	8008372 <__lo0bits+0x22>
 800835a:	07da      	lsls	r2, r3, #31
 800835c:	d423      	bmi.n	80083a6 <__lo0bits+0x56>
 800835e:	0798      	lsls	r0, r3, #30
 8008360:	bf49      	itett	mi
 8008362:	085b      	lsrmi	r3, r3, #1
 8008364:	089b      	lsrpl	r3, r3, #2
 8008366:	2001      	movmi	r0, #1
 8008368:	600b      	strmi	r3, [r1, #0]
 800836a:	bf5c      	itt	pl
 800836c:	600b      	strpl	r3, [r1, #0]
 800836e:	2002      	movpl	r0, #2
 8008370:	4770      	bx	lr
 8008372:	b298      	uxth	r0, r3
 8008374:	b9a8      	cbnz	r0, 80083a2 <__lo0bits+0x52>
 8008376:	2010      	movs	r0, #16
 8008378:	0c1b      	lsrs	r3, r3, #16
 800837a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800837e:	bf04      	itt	eq
 8008380:	0a1b      	lsreq	r3, r3, #8
 8008382:	3008      	addeq	r0, #8
 8008384:	071a      	lsls	r2, r3, #28
 8008386:	bf04      	itt	eq
 8008388:	091b      	lsreq	r3, r3, #4
 800838a:	3004      	addeq	r0, #4
 800838c:	079a      	lsls	r2, r3, #30
 800838e:	bf04      	itt	eq
 8008390:	089b      	lsreq	r3, r3, #2
 8008392:	3002      	addeq	r0, #2
 8008394:	07da      	lsls	r2, r3, #31
 8008396:	d402      	bmi.n	800839e <__lo0bits+0x4e>
 8008398:	085b      	lsrs	r3, r3, #1
 800839a:	d006      	beq.n	80083aa <__lo0bits+0x5a>
 800839c:	3001      	adds	r0, #1
 800839e:	600b      	str	r3, [r1, #0]
 80083a0:	4770      	bx	lr
 80083a2:	4610      	mov	r0, r2
 80083a4:	e7e9      	b.n	800837a <__lo0bits+0x2a>
 80083a6:	2000      	movs	r0, #0
 80083a8:	4770      	bx	lr
 80083aa:	2020      	movs	r0, #32
 80083ac:	4770      	bx	lr

080083ae <__i2b>:
 80083ae:	b510      	push	{r4, lr}
 80083b0:	460c      	mov	r4, r1
 80083b2:	2101      	movs	r1, #1
 80083b4:	f7ff ff27 	bl	8008206 <_Balloc>
 80083b8:	2201      	movs	r2, #1
 80083ba:	6144      	str	r4, [r0, #20]
 80083bc:	6102      	str	r2, [r0, #16]
 80083be:	bd10      	pop	{r4, pc}

080083c0 <__multiply>:
 80083c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c4:	4614      	mov	r4, r2
 80083c6:	690a      	ldr	r2, [r1, #16]
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	4688      	mov	r8, r1
 80083cc:	429a      	cmp	r2, r3
 80083ce:	bfbe      	ittt	lt
 80083d0:	460b      	movlt	r3, r1
 80083d2:	46a0      	movlt	r8, r4
 80083d4:	461c      	movlt	r4, r3
 80083d6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80083da:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80083de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083e2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80083e6:	eb07 0609 	add.w	r6, r7, r9
 80083ea:	42b3      	cmp	r3, r6
 80083ec:	bfb8      	it	lt
 80083ee:	3101      	addlt	r1, #1
 80083f0:	f7ff ff09 	bl	8008206 <_Balloc>
 80083f4:	f100 0514 	add.w	r5, r0, #20
 80083f8:	462b      	mov	r3, r5
 80083fa:	2200      	movs	r2, #0
 80083fc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008400:	4573      	cmp	r3, lr
 8008402:	d316      	bcc.n	8008432 <__multiply+0x72>
 8008404:	f104 0214 	add.w	r2, r4, #20
 8008408:	f108 0114 	add.w	r1, r8, #20
 800840c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008410:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	9b00      	ldr	r3, [sp, #0]
 8008418:	9201      	str	r2, [sp, #4]
 800841a:	4293      	cmp	r3, r2
 800841c:	d80c      	bhi.n	8008438 <__multiply+0x78>
 800841e:	2e00      	cmp	r6, #0
 8008420:	dd03      	ble.n	800842a <__multiply+0x6a>
 8008422:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008426:	2b00      	cmp	r3, #0
 8008428:	d05d      	beq.n	80084e6 <__multiply+0x126>
 800842a:	6106      	str	r6, [r0, #16]
 800842c:	b003      	add	sp, #12
 800842e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008432:	f843 2b04 	str.w	r2, [r3], #4
 8008436:	e7e3      	b.n	8008400 <__multiply+0x40>
 8008438:	f8b2 b000 	ldrh.w	fp, [r2]
 800843c:	f1bb 0f00 	cmp.w	fp, #0
 8008440:	d023      	beq.n	800848a <__multiply+0xca>
 8008442:	4689      	mov	r9, r1
 8008444:	46ac      	mov	ip, r5
 8008446:	f04f 0800 	mov.w	r8, #0
 800844a:	f859 4b04 	ldr.w	r4, [r9], #4
 800844e:	f8dc a000 	ldr.w	sl, [ip]
 8008452:	b2a3      	uxth	r3, r4
 8008454:	fa1f fa8a 	uxth.w	sl, sl
 8008458:	fb0b a303 	mla	r3, fp, r3, sl
 800845c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008460:	f8dc 4000 	ldr.w	r4, [ip]
 8008464:	4443      	add	r3, r8
 8008466:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800846a:	fb0b 840a 	mla	r4, fp, sl, r8
 800846e:	46e2      	mov	sl, ip
 8008470:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008474:	b29b      	uxth	r3, r3
 8008476:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800847a:	454f      	cmp	r7, r9
 800847c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008480:	f84a 3b04 	str.w	r3, [sl], #4
 8008484:	d82b      	bhi.n	80084de <__multiply+0x11e>
 8008486:	f8cc 8004 	str.w	r8, [ip, #4]
 800848a:	9b01      	ldr	r3, [sp, #4]
 800848c:	3204      	adds	r2, #4
 800848e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008492:	f1ba 0f00 	cmp.w	sl, #0
 8008496:	d020      	beq.n	80084da <__multiply+0x11a>
 8008498:	4689      	mov	r9, r1
 800849a:	46a8      	mov	r8, r5
 800849c:	f04f 0b00 	mov.w	fp, #0
 80084a0:	682b      	ldr	r3, [r5, #0]
 80084a2:	f8b9 c000 	ldrh.w	ip, [r9]
 80084a6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	fb0a 440c 	mla	r4, sl, ip, r4
 80084b0:	46c4      	mov	ip, r8
 80084b2:	445c      	add	r4, fp
 80084b4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80084b8:	f84c 3b04 	str.w	r3, [ip], #4
 80084bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80084c0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80084c4:	0c1b      	lsrs	r3, r3, #16
 80084c6:	fb0a b303 	mla	r3, sl, r3, fp
 80084ca:	454f      	cmp	r7, r9
 80084cc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80084d0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80084d4:	d805      	bhi.n	80084e2 <__multiply+0x122>
 80084d6:	f8c8 3004 	str.w	r3, [r8, #4]
 80084da:	3504      	adds	r5, #4
 80084dc:	e79b      	b.n	8008416 <__multiply+0x56>
 80084de:	46d4      	mov	ip, sl
 80084e0:	e7b3      	b.n	800844a <__multiply+0x8a>
 80084e2:	46e0      	mov	r8, ip
 80084e4:	e7dd      	b.n	80084a2 <__multiply+0xe2>
 80084e6:	3e01      	subs	r6, #1
 80084e8:	e799      	b.n	800841e <__multiply+0x5e>
	...

080084ec <__pow5mult>:
 80084ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f0:	4615      	mov	r5, r2
 80084f2:	f012 0203 	ands.w	r2, r2, #3
 80084f6:	4606      	mov	r6, r0
 80084f8:	460f      	mov	r7, r1
 80084fa:	d007      	beq.n	800850c <__pow5mult+0x20>
 80084fc:	4c21      	ldr	r4, [pc, #132]	; (8008584 <__pow5mult+0x98>)
 80084fe:	3a01      	subs	r2, #1
 8008500:	2300      	movs	r3, #0
 8008502:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008506:	f7ff fec9 	bl	800829c <__multadd>
 800850a:	4607      	mov	r7, r0
 800850c:	10ad      	asrs	r5, r5, #2
 800850e:	d035      	beq.n	800857c <__pow5mult+0x90>
 8008510:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008512:	b93c      	cbnz	r4, 8008524 <__pow5mult+0x38>
 8008514:	2010      	movs	r0, #16
 8008516:	f7ff fe55 	bl	80081c4 <malloc>
 800851a:	6270      	str	r0, [r6, #36]	; 0x24
 800851c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008520:	6004      	str	r4, [r0, #0]
 8008522:	60c4      	str	r4, [r0, #12]
 8008524:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008528:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800852c:	b94c      	cbnz	r4, 8008542 <__pow5mult+0x56>
 800852e:	f240 2171 	movw	r1, #625	; 0x271
 8008532:	4630      	mov	r0, r6
 8008534:	f7ff ff3b 	bl	80083ae <__i2b>
 8008538:	2300      	movs	r3, #0
 800853a:	4604      	mov	r4, r0
 800853c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008540:	6003      	str	r3, [r0, #0]
 8008542:	f04f 0800 	mov.w	r8, #0
 8008546:	07eb      	lsls	r3, r5, #31
 8008548:	d50a      	bpl.n	8008560 <__pow5mult+0x74>
 800854a:	4639      	mov	r1, r7
 800854c:	4622      	mov	r2, r4
 800854e:	4630      	mov	r0, r6
 8008550:	f7ff ff36 	bl	80083c0 <__multiply>
 8008554:	4681      	mov	r9, r0
 8008556:	4639      	mov	r1, r7
 8008558:	4630      	mov	r0, r6
 800855a:	f7ff fe88 	bl	800826e <_Bfree>
 800855e:	464f      	mov	r7, r9
 8008560:	106d      	asrs	r5, r5, #1
 8008562:	d00b      	beq.n	800857c <__pow5mult+0x90>
 8008564:	6820      	ldr	r0, [r4, #0]
 8008566:	b938      	cbnz	r0, 8008578 <__pow5mult+0x8c>
 8008568:	4622      	mov	r2, r4
 800856a:	4621      	mov	r1, r4
 800856c:	4630      	mov	r0, r6
 800856e:	f7ff ff27 	bl	80083c0 <__multiply>
 8008572:	6020      	str	r0, [r4, #0]
 8008574:	f8c0 8000 	str.w	r8, [r0]
 8008578:	4604      	mov	r4, r0
 800857a:	e7e4      	b.n	8008546 <__pow5mult+0x5a>
 800857c:	4638      	mov	r0, r7
 800857e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008582:	bf00      	nop
 8008584:	08009168 	.word	0x08009168

08008588 <__lshift>:
 8008588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800858c:	460c      	mov	r4, r1
 800858e:	4607      	mov	r7, r0
 8008590:	4616      	mov	r6, r2
 8008592:	6923      	ldr	r3, [r4, #16]
 8008594:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008598:	eb0a 0903 	add.w	r9, sl, r3
 800859c:	6849      	ldr	r1, [r1, #4]
 800859e:	68a3      	ldr	r3, [r4, #8]
 80085a0:	f109 0501 	add.w	r5, r9, #1
 80085a4:	42ab      	cmp	r3, r5
 80085a6:	db32      	blt.n	800860e <__lshift+0x86>
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff fe2c 	bl	8008206 <_Balloc>
 80085ae:	2300      	movs	r3, #0
 80085b0:	4680      	mov	r8, r0
 80085b2:	461a      	mov	r2, r3
 80085b4:	f100 0114 	add.w	r1, r0, #20
 80085b8:	4553      	cmp	r3, sl
 80085ba:	db2b      	blt.n	8008614 <__lshift+0x8c>
 80085bc:	6920      	ldr	r0, [r4, #16]
 80085be:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085c2:	f104 0314 	add.w	r3, r4, #20
 80085c6:	f016 021f 	ands.w	r2, r6, #31
 80085ca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085ce:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80085d2:	d025      	beq.n	8008620 <__lshift+0x98>
 80085d4:	2000      	movs	r0, #0
 80085d6:	f1c2 0e20 	rsb	lr, r2, #32
 80085da:	468a      	mov	sl, r1
 80085dc:	681e      	ldr	r6, [r3, #0]
 80085de:	4096      	lsls	r6, r2
 80085e0:	4330      	orrs	r0, r6
 80085e2:	f84a 0b04 	str.w	r0, [sl], #4
 80085e6:	f853 0b04 	ldr.w	r0, [r3], #4
 80085ea:	459c      	cmp	ip, r3
 80085ec:	fa20 f00e 	lsr.w	r0, r0, lr
 80085f0:	d814      	bhi.n	800861c <__lshift+0x94>
 80085f2:	6048      	str	r0, [r1, #4]
 80085f4:	b108      	cbz	r0, 80085fa <__lshift+0x72>
 80085f6:	f109 0502 	add.w	r5, r9, #2
 80085fa:	3d01      	subs	r5, #1
 80085fc:	4638      	mov	r0, r7
 80085fe:	f8c8 5010 	str.w	r5, [r8, #16]
 8008602:	4621      	mov	r1, r4
 8008604:	f7ff fe33 	bl	800826e <_Bfree>
 8008608:	4640      	mov	r0, r8
 800860a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800860e:	3101      	adds	r1, #1
 8008610:	005b      	lsls	r3, r3, #1
 8008612:	e7c7      	b.n	80085a4 <__lshift+0x1c>
 8008614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008618:	3301      	adds	r3, #1
 800861a:	e7cd      	b.n	80085b8 <__lshift+0x30>
 800861c:	4651      	mov	r1, sl
 800861e:	e7dc      	b.n	80085da <__lshift+0x52>
 8008620:	3904      	subs	r1, #4
 8008622:	f853 2b04 	ldr.w	r2, [r3], #4
 8008626:	459c      	cmp	ip, r3
 8008628:	f841 2f04 	str.w	r2, [r1, #4]!
 800862c:	d8f9      	bhi.n	8008622 <__lshift+0x9a>
 800862e:	e7e4      	b.n	80085fa <__lshift+0x72>

08008630 <__mcmp>:
 8008630:	6903      	ldr	r3, [r0, #16]
 8008632:	690a      	ldr	r2, [r1, #16]
 8008634:	b530      	push	{r4, r5, lr}
 8008636:	1a9b      	subs	r3, r3, r2
 8008638:	d10c      	bne.n	8008654 <__mcmp+0x24>
 800863a:	0092      	lsls	r2, r2, #2
 800863c:	3014      	adds	r0, #20
 800863e:	3114      	adds	r1, #20
 8008640:	1884      	adds	r4, r0, r2
 8008642:	4411      	add	r1, r2
 8008644:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008648:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800864c:	4295      	cmp	r5, r2
 800864e:	d003      	beq.n	8008658 <__mcmp+0x28>
 8008650:	d305      	bcc.n	800865e <__mcmp+0x2e>
 8008652:	2301      	movs	r3, #1
 8008654:	4618      	mov	r0, r3
 8008656:	bd30      	pop	{r4, r5, pc}
 8008658:	42a0      	cmp	r0, r4
 800865a:	d3f3      	bcc.n	8008644 <__mcmp+0x14>
 800865c:	e7fa      	b.n	8008654 <__mcmp+0x24>
 800865e:	f04f 33ff 	mov.w	r3, #4294967295
 8008662:	e7f7      	b.n	8008654 <__mcmp+0x24>

08008664 <__mdiff>:
 8008664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008668:	460d      	mov	r5, r1
 800866a:	4607      	mov	r7, r0
 800866c:	4611      	mov	r1, r2
 800866e:	4628      	mov	r0, r5
 8008670:	4614      	mov	r4, r2
 8008672:	f7ff ffdd 	bl	8008630 <__mcmp>
 8008676:	1e06      	subs	r6, r0, #0
 8008678:	d108      	bne.n	800868c <__mdiff+0x28>
 800867a:	4631      	mov	r1, r6
 800867c:	4638      	mov	r0, r7
 800867e:	f7ff fdc2 	bl	8008206 <_Balloc>
 8008682:	2301      	movs	r3, #1
 8008684:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800868c:	bfa4      	itt	ge
 800868e:	4623      	movge	r3, r4
 8008690:	462c      	movge	r4, r5
 8008692:	4638      	mov	r0, r7
 8008694:	6861      	ldr	r1, [r4, #4]
 8008696:	bfa6      	itte	ge
 8008698:	461d      	movge	r5, r3
 800869a:	2600      	movge	r6, #0
 800869c:	2601      	movlt	r6, #1
 800869e:	f7ff fdb2 	bl	8008206 <_Balloc>
 80086a2:	f04f 0e00 	mov.w	lr, #0
 80086a6:	60c6      	str	r6, [r0, #12]
 80086a8:	692b      	ldr	r3, [r5, #16]
 80086aa:	6926      	ldr	r6, [r4, #16]
 80086ac:	f104 0214 	add.w	r2, r4, #20
 80086b0:	f105 0914 	add.w	r9, r5, #20
 80086b4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80086b8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80086bc:	f100 0114 	add.w	r1, r0, #20
 80086c0:	f852 ab04 	ldr.w	sl, [r2], #4
 80086c4:	f859 5b04 	ldr.w	r5, [r9], #4
 80086c8:	fa1f f38a 	uxth.w	r3, sl
 80086cc:	4473      	add	r3, lr
 80086ce:	b2ac      	uxth	r4, r5
 80086d0:	1b1b      	subs	r3, r3, r4
 80086d2:	0c2c      	lsrs	r4, r5, #16
 80086d4:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80086d8:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80086dc:	b29b      	uxth	r3, r3
 80086de:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80086e2:	45c8      	cmp	r8, r9
 80086e4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80086e8:	4694      	mov	ip, r2
 80086ea:	f841 4b04 	str.w	r4, [r1], #4
 80086ee:	d8e7      	bhi.n	80086c0 <__mdiff+0x5c>
 80086f0:	45bc      	cmp	ip, r7
 80086f2:	d304      	bcc.n	80086fe <__mdiff+0x9a>
 80086f4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80086f8:	b183      	cbz	r3, 800871c <__mdiff+0xb8>
 80086fa:	6106      	str	r6, [r0, #16]
 80086fc:	e7c4      	b.n	8008688 <__mdiff+0x24>
 80086fe:	f85c 4b04 	ldr.w	r4, [ip], #4
 8008702:	b2a2      	uxth	r2, r4
 8008704:	4472      	add	r2, lr
 8008706:	1413      	asrs	r3, r2, #16
 8008708:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800870c:	b292      	uxth	r2, r2
 800870e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008712:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008716:	f841 2b04 	str.w	r2, [r1], #4
 800871a:	e7e9      	b.n	80086f0 <__mdiff+0x8c>
 800871c:	3e01      	subs	r6, #1
 800871e:	e7e9      	b.n	80086f4 <__mdiff+0x90>

08008720 <__d2b>:
 8008720:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008724:	461c      	mov	r4, r3
 8008726:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800872a:	2101      	movs	r1, #1
 800872c:	4690      	mov	r8, r2
 800872e:	f7ff fd6a 	bl	8008206 <_Balloc>
 8008732:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008736:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800873a:	4607      	mov	r7, r0
 800873c:	bb34      	cbnz	r4, 800878c <__d2b+0x6c>
 800873e:	9201      	str	r2, [sp, #4]
 8008740:	f1b8 0200 	subs.w	r2, r8, #0
 8008744:	d027      	beq.n	8008796 <__d2b+0x76>
 8008746:	a802      	add	r0, sp, #8
 8008748:	f840 2d08 	str.w	r2, [r0, #-8]!
 800874c:	f7ff fe00 	bl	8008350 <__lo0bits>
 8008750:	9900      	ldr	r1, [sp, #0]
 8008752:	b1f0      	cbz	r0, 8008792 <__d2b+0x72>
 8008754:	9a01      	ldr	r2, [sp, #4]
 8008756:	f1c0 0320 	rsb	r3, r0, #32
 800875a:	fa02 f303 	lsl.w	r3, r2, r3
 800875e:	430b      	orrs	r3, r1
 8008760:	40c2      	lsrs	r2, r0
 8008762:	617b      	str	r3, [r7, #20]
 8008764:	9201      	str	r2, [sp, #4]
 8008766:	9b01      	ldr	r3, [sp, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	bf14      	ite	ne
 800876c:	2102      	movne	r1, #2
 800876e:	2101      	moveq	r1, #1
 8008770:	61bb      	str	r3, [r7, #24]
 8008772:	6139      	str	r1, [r7, #16]
 8008774:	b1c4      	cbz	r4, 80087a8 <__d2b+0x88>
 8008776:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800877a:	4404      	add	r4, r0
 800877c:	6034      	str	r4, [r6, #0]
 800877e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008782:	6028      	str	r0, [r5, #0]
 8008784:	4638      	mov	r0, r7
 8008786:	b002      	add	sp, #8
 8008788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800878c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008790:	e7d5      	b.n	800873e <__d2b+0x1e>
 8008792:	6179      	str	r1, [r7, #20]
 8008794:	e7e7      	b.n	8008766 <__d2b+0x46>
 8008796:	a801      	add	r0, sp, #4
 8008798:	f7ff fdda 	bl	8008350 <__lo0bits>
 800879c:	2101      	movs	r1, #1
 800879e:	9b01      	ldr	r3, [sp, #4]
 80087a0:	6139      	str	r1, [r7, #16]
 80087a2:	617b      	str	r3, [r7, #20]
 80087a4:	3020      	adds	r0, #32
 80087a6:	e7e5      	b.n	8008774 <__d2b+0x54>
 80087a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087ac:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80087b0:	6030      	str	r0, [r6, #0]
 80087b2:	6918      	ldr	r0, [r3, #16]
 80087b4:	f7ff fdad 	bl	8008312 <__hi0bits>
 80087b8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80087bc:	e7e1      	b.n	8008782 <__d2b+0x62>

080087be <_calloc_r>:
 80087be:	b538      	push	{r3, r4, r5, lr}
 80087c0:	fb02 f401 	mul.w	r4, r2, r1
 80087c4:	4621      	mov	r1, r4
 80087c6:	f000 f855 	bl	8008874 <_malloc_r>
 80087ca:	4605      	mov	r5, r0
 80087cc:	b118      	cbz	r0, 80087d6 <_calloc_r+0x18>
 80087ce:	4622      	mov	r2, r4
 80087d0:	2100      	movs	r1, #0
 80087d2:	f7fe fa15 	bl	8006c00 <memset>
 80087d6:	4628      	mov	r0, r5
 80087d8:	bd38      	pop	{r3, r4, r5, pc}
	...

080087dc <_free_r>:
 80087dc:	b538      	push	{r3, r4, r5, lr}
 80087de:	4605      	mov	r5, r0
 80087e0:	2900      	cmp	r1, #0
 80087e2:	d043      	beq.n	800886c <_free_r+0x90>
 80087e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087e8:	1f0c      	subs	r4, r1, #4
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	bfb8      	it	lt
 80087ee:	18e4      	addlt	r4, r4, r3
 80087f0:	f000 fa27 	bl	8008c42 <__malloc_lock>
 80087f4:	4a1e      	ldr	r2, [pc, #120]	; (8008870 <_free_r+0x94>)
 80087f6:	6813      	ldr	r3, [r2, #0]
 80087f8:	4610      	mov	r0, r2
 80087fa:	b933      	cbnz	r3, 800880a <_free_r+0x2e>
 80087fc:	6063      	str	r3, [r4, #4]
 80087fe:	6014      	str	r4, [r2, #0]
 8008800:	4628      	mov	r0, r5
 8008802:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008806:	f000 ba1d 	b.w	8008c44 <__malloc_unlock>
 800880a:	42a3      	cmp	r3, r4
 800880c:	d90b      	bls.n	8008826 <_free_r+0x4a>
 800880e:	6821      	ldr	r1, [r4, #0]
 8008810:	1862      	adds	r2, r4, r1
 8008812:	4293      	cmp	r3, r2
 8008814:	bf01      	itttt	eq
 8008816:	681a      	ldreq	r2, [r3, #0]
 8008818:	685b      	ldreq	r3, [r3, #4]
 800881a:	1852      	addeq	r2, r2, r1
 800881c:	6022      	streq	r2, [r4, #0]
 800881e:	6063      	str	r3, [r4, #4]
 8008820:	6004      	str	r4, [r0, #0]
 8008822:	e7ed      	b.n	8008800 <_free_r+0x24>
 8008824:	4613      	mov	r3, r2
 8008826:	685a      	ldr	r2, [r3, #4]
 8008828:	b10a      	cbz	r2, 800882e <_free_r+0x52>
 800882a:	42a2      	cmp	r2, r4
 800882c:	d9fa      	bls.n	8008824 <_free_r+0x48>
 800882e:	6819      	ldr	r1, [r3, #0]
 8008830:	1858      	adds	r0, r3, r1
 8008832:	42a0      	cmp	r0, r4
 8008834:	d10b      	bne.n	800884e <_free_r+0x72>
 8008836:	6820      	ldr	r0, [r4, #0]
 8008838:	4401      	add	r1, r0
 800883a:	1858      	adds	r0, r3, r1
 800883c:	4282      	cmp	r2, r0
 800883e:	6019      	str	r1, [r3, #0]
 8008840:	d1de      	bne.n	8008800 <_free_r+0x24>
 8008842:	6810      	ldr	r0, [r2, #0]
 8008844:	6852      	ldr	r2, [r2, #4]
 8008846:	4401      	add	r1, r0
 8008848:	6019      	str	r1, [r3, #0]
 800884a:	605a      	str	r2, [r3, #4]
 800884c:	e7d8      	b.n	8008800 <_free_r+0x24>
 800884e:	d902      	bls.n	8008856 <_free_r+0x7a>
 8008850:	230c      	movs	r3, #12
 8008852:	602b      	str	r3, [r5, #0]
 8008854:	e7d4      	b.n	8008800 <_free_r+0x24>
 8008856:	6820      	ldr	r0, [r4, #0]
 8008858:	1821      	adds	r1, r4, r0
 800885a:	428a      	cmp	r2, r1
 800885c:	bf01      	itttt	eq
 800885e:	6811      	ldreq	r1, [r2, #0]
 8008860:	6852      	ldreq	r2, [r2, #4]
 8008862:	1809      	addeq	r1, r1, r0
 8008864:	6021      	streq	r1, [r4, #0]
 8008866:	6062      	str	r2, [r4, #4]
 8008868:	605c      	str	r4, [r3, #4]
 800886a:	e7c9      	b.n	8008800 <_free_r+0x24>
 800886c:	bd38      	pop	{r3, r4, r5, pc}
 800886e:	bf00      	nop
 8008870:	20000210 	.word	0x20000210

08008874 <_malloc_r>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	1ccd      	adds	r5, r1, #3
 8008878:	f025 0503 	bic.w	r5, r5, #3
 800887c:	3508      	adds	r5, #8
 800887e:	2d0c      	cmp	r5, #12
 8008880:	bf38      	it	cc
 8008882:	250c      	movcc	r5, #12
 8008884:	2d00      	cmp	r5, #0
 8008886:	4606      	mov	r6, r0
 8008888:	db01      	blt.n	800888e <_malloc_r+0x1a>
 800888a:	42a9      	cmp	r1, r5
 800888c:	d903      	bls.n	8008896 <_malloc_r+0x22>
 800888e:	230c      	movs	r3, #12
 8008890:	6033      	str	r3, [r6, #0]
 8008892:	2000      	movs	r0, #0
 8008894:	bd70      	pop	{r4, r5, r6, pc}
 8008896:	f000 f9d4 	bl	8008c42 <__malloc_lock>
 800889a:	4a21      	ldr	r2, [pc, #132]	; (8008920 <_malloc_r+0xac>)
 800889c:	6814      	ldr	r4, [r2, #0]
 800889e:	4621      	mov	r1, r4
 80088a0:	b991      	cbnz	r1, 80088c8 <_malloc_r+0x54>
 80088a2:	4c20      	ldr	r4, [pc, #128]	; (8008924 <_malloc_r+0xb0>)
 80088a4:	6823      	ldr	r3, [r4, #0]
 80088a6:	b91b      	cbnz	r3, 80088b0 <_malloc_r+0x3c>
 80088a8:	4630      	mov	r0, r6
 80088aa:	f000 f98f 	bl	8008bcc <_sbrk_r>
 80088ae:	6020      	str	r0, [r4, #0]
 80088b0:	4629      	mov	r1, r5
 80088b2:	4630      	mov	r0, r6
 80088b4:	f000 f98a 	bl	8008bcc <_sbrk_r>
 80088b8:	1c43      	adds	r3, r0, #1
 80088ba:	d124      	bne.n	8008906 <_malloc_r+0x92>
 80088bc:	230c      	movs	r3, #12
 80088be:	4630      	mov	r0, r6
 80088c0:	6033      	str	r3, [r6, #0]
 80088c2:	f000 f9bf 	bl	8008c44 <__malloc_unlock>
 80088c6:	e7e4      	b.n	8008892 <_malloc_r+0x1e>
 80088c8:	680b      	ldr	r3, [r1, #0]
 80088ca:	1b5b      	subs	r3, r3, r5
 80088cc:	d418      	bmi.n	8008900 <_malloc_r+0x8c>
 80088ce:	2b0b      	cmp	r3, #11
 80088d0:	d90f      	bls.n	80088f2 <_malloc_r+0x7e>
 80088d2:	600b      	str	r3, [r1, #0]
 80088d4:	18cc      	adds	r4, r1, r3
 80088d6:	50cd      	str	r5, [r1, r3]
 80088d8:	4630      	mov	r0, r6
 80088da:	f000 f9b3 	bl	8008c44 <__malloc_unlock>
 80088de:	f104 000b 	add.w	r0, r4, #11
 80088e2:	1d23      	adds	r3, r4, #4
 80088e4:	f020 0007 	bic.w	r0, r0, #7
 80088e8:	1ac3      	subs	r3, r0, r3
 80088ea:	d0d3      	beq.n	8008894 <_malloc_r+0x20>
 80088ec:	425a      	negs	r2, r3
 80088ee:	50e2      	str	r2, [r4, r3]
 80088f0:	e7d0      	b.n	8008894 <_malloc_r+0x20>
 80088f2:	684b      	ldr	r3, [r1, #4]
 80088f4:	428c      	cmp	r4, r1
 80088f6:	bf16      	itet	ne
 80088f8:	6063      	strne	r3, [r4, #4]
 80088fa:	6013      	streq	r3, [r2, #0]
 80088fc:	460c      	movne	r4, r1
 80088fe:	e7eb      	b.n	80088d8 <_malloc_r+0x64>
 8008900:	460c      	mov	r4, r1
 8008902:	6849      	ldr	r1, [r1, #4]
 8008904:	e7cc      	b.n	80088a0 <_malloc_r+0x2c>
 8008906:	1cc4      	adds	r4, r0, #3
 8008908:	f024 0403 	bic.w	r4, r4, #3
 800890c:	42a0      	cmp	r0, r4
 800890e:	d005      	beq.n	800891c <_malloc_r+0xa8>
 8008910:	1a21      	subs	r1, r4, r0
 8008912:	4630      	mov	r0, r6
 8008914:	f000 f95a 	bl	8008bcc <_sbrk_r>
 8008918:	3001      	adds	r0, #1
 800891a:	d0cf      	beq.n	80088bc <_malloc_r+0x48>
 800891c:	6025      	str	r5, [r4, #0]
 800891e:	e7db      	b.n	80088d8 <_malloc_r+0x64>
 8008920:	20000210 	.word	0x20000210
 8008924:	20000214 	.word	0x20000214

08008928 <__ssputs_r>:
 8008928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800892c:	688e      	ldr	r6, [r1, #8]
 800892e:	4682      	mov	sl, r0
 8008930:	429e      	cmp	r6, r3
 8008932:	460c      	mov	r4, r1
 8008934:	4690      	mov	r8, r2
 8008936:	4699      	mov	r9, r3
 8008938:	d837      	bhi.n	80089aa <__ssputs_r+0x82>
 800893a:	898a      	ldrh	r2, [r1, #12]
 800893c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008940:	d031      	beq.n	80089a6 <__ssputs_r+0x7e>
 8008942:	2302      	movs	r3, #2
 8008944:	6825      	ldr	r5, [r4, #0]
 8008946:	6909      	ldr	r1, [r1, #16]
 8008948:	1a6f      	subs	r7, r5, r1
 800894a:	6965      	ldr	r5, [r4, #20]
 800894c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008950:	fb95 f5f3 	sdiv	r5, r5, r3
 8008954:	f109 0301 	add.w	r3, r9, #1
 8008958:	443b      	add	r3, r7
 800895a:	429d      	cmp	r5, r3
 800895c:	bf38      	it	cc
 800895e:	461d      	movcc	r5, r3
 8008960:	0553      	lsls	r3, r2, #21
 8008962:	d530      	bpl.n	80089c6 <__ssputs_r+0x9e>
 8008964:	4629      	mov	r1, r5
 8008966:	f7ff ff85 	bl	8008874 <_malloc_r>
 800896a:	4606      	mov	r6, r0
 800896c:	b950      	cbnz	r0, 8008984 <__ssputs_r+0x5c>
 800896e:	230c      	movs	r3, #12
 8008970:	f04f 30ff 	mov.w	r0, #4294967295
 8008974:	f8ca 3000 	str.w	r3, [sl]
 8008978:	89a3      	ldrh	r3, [r4, #12]
 800897a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800897e:	81a3      	strh	r3, [r4, #12]
 8008980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008984:	463a      	mov	r2, r7
 8008986:	6921      	ldr	r1, [r4, #16]
 8008988:	f7ff fc32 	bl	80081f0 <memcpy>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008996:	81a3      	strh	r3, [r4, #12]
 8008998:	6126      	str	r6, [r4, #16]
 800899a:	443e      	add	r6, r7
 800899c:	6026      	str	r6, [r4, #0]
 800899e:	464e      	mov	r6, r9
 80089a0:	6165      	str	r5, [r4, #20]
 80089a2:	1bed      	subs	r5, r5, r7
 80089a4:	60a5      	str	r5, [r4, #8]
 80089a6:	454e      	cmp	r6, r9
 80089a8:	d900      	bls.n	80089ac <__ssputs_r+0x84>
 80089aa:	464e      	mov	r6, r9
 80089ac:	4632      	mov	r2, r6
 80089ae:	4641      	mov	r1, r8
 80089b0:	6820      	ldr	r0, [r4, #0]
 80089b2:	f000 f92d 	bl	8008c10 <memmove>
 80089b6:	68a3      	ldr	r3, [r4, #8]
 80089b8:	2000      	movs	r0, #0
 80089ba:	1b9b      	subs	r3, r3, r6
 80089bc:	60a3      	str	r3, [r4, #8]
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	441e      	add	r6, r3
 80089c2:	6026      	str	r6, [r4, #0]
 80089c4:	e7dc      	b.n	8008980 <__ssputs_r+0x58>
 80089c6:	462a      	mov	r2, r5
 80089c8:	f000 f93d 	bl	8008c46 <_realloc_r>
 80089cc:	4606      	mov	r6, r0
 80089ce:	2800      	cmp	r0, #0
 80089d0:	d1e2      	bne.n	8008998 <__ssputs_r+0x70>
 80089d2:	6921      	ldr	r1, [r4, #16]
 80089d4:	4650      	mov	r0, sl
 80089d6:	f7ff ff01 	bl	80087dc <_free_r>
 80089da:	e7c8      	b.n	800896e <__ssputs_r+0x46>

080089dc <_svfiprintf_r>:
 80089dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e0:	461d      	mov	r5, r3
 80089e2:	898b      	ldrh	r3, [r1, #12]
 80089e4:	b09d      	sub	sp, #116	; 0x74
 80089e6:	061f      	lsls	r7, r3, #24
 80089e8:	4680      	mov	r8, r0
 80089ea:	460c      	mov	r4, r1
 80089ec:	4616      	mov	r6, r2
 80089ee:	d50f      	bpl.n	8008a10 <_svfiprintf_r+0x34>
 80089f0:	690b      	ldr	r3, [r1, #16]
 80089f2:	b96b      	cbnz	r3, 8008a10 <_svfiprintf_r+0x34>
 80089f4:	2140      	movs	r1, #64	; 0x40
 80089f6:	f7ff ff3d 	bl	8008874 <_malloc_r>
 80089fa:	6020      	str	r0, [r4, #0]
 80089fc:	6120      	str	r0, [r4, #16]
 80089fe:	b928      	cbnz	r0, 8008a0c <_svfiprintf_r+0x30>
 8008a00:	230c      	movs	r3, #12
 8008a02:	f8c8 3000 	str.w	r3, [r8]
 8008a06:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0a:	e0c8      	b.n	8008b9e <_svfiprintf_r+0x1c2>
 8008a0c:	2340      	movs	r3, #64	; 0x40
 8008a0e:	6163      	str	r3, [r4, #20]
 8008a10:	2300      	movs	r3, #0
 8008a12:	9309      	str	r3, [sp, #36]	; 0x24
 8008a14:	2320      	movs	r3, #32
 8008a16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a1a:	2330      	movs	r3, #48	; 0x30
 8008a1c:	f04f 0b01 	mov.w	fp, #1
 8008a20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a24:	9503      	str	r5, [sp, #12]
 8008a26:	4637      	mov	r7, r6
 8008a28:	463d      	mov	r5, r7
 8008a2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008a2e:	b10b      	cbz	r3, 8008a34 <_svfiprintf_r+0x58>
 8008a30:	2b25      	cmp	r3, #37	; 0x25
 8008a32:	d13e      	bne.n	8008ab2 <_svfiprintf_r+0xd6>
 8008a34:	ebb7 0a06 	subs.w	sl, r7, r6
 8008a38:	d00b      	beq.n	8008a52 <_svfiprintf_r+0x76>
 8008a3a:	4653      	mov	r3, sl
 8008a3c:	4632      	mov	r2, r6
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4640      	mov	r0, r8
 8008a42:	f7ff ff71 	bl	8008928 <__ssputs_r>
 8008a46:	3001      	adds	r0, #1
 8008a48:	f000 80a4 	beq.w	8008b94 <_svfiprintf_r+0x1b8>
 8008a4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a4e:	4453      	add	r3, sl
 8008a50:	9309      	str	r3, [sp, #36]	; 0x24
 8008a52:	783b      	ldrb	r3, [r7, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	f000 809d 	beq.w	8008b94 <_svfiprintf_r+0x1b8>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a64:	9304      	str	r3, [sp, #16]
 8008a66:	9307      	str	r3, [sp, #28]
 8008a68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a6c:	931a      	str	r3, [sp, #104]	; 0x68
 8008a6e:	462f      	mov	r7, r5
 8008a70:	2205      	movs	r2, #5
 8008a72:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008a76:	4850      	ldr	r0, [pc, #320]	; (8008bb8 <_svfiprintf_r+0x1dc>)
 8008a78:	f7ff fbac 	bl	80081d4 <memchr>
 8008a7c:	9b04      	ldr	r3, [sp, #16]
 8008a7e:	b9d0      	cbnz	r0, 8008ab6 <_svfiprintf_r+0xda>
 8008a80:	06d9      	lsls	r1, r3, #27
 8008a82:	bf44      	itt	mi
 8008a84:	2220      	movmi	r2, #32
 8008a86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008a8a:	071a      	lsls	r2, r3, #28
 8008a8c:	bf44      	itt	mi
 8008a8e:	222b      	movmi	r2, #43	; 0x2b
 8008a90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008a94:	782a      	ldrb	r2, [r5, #0]
 8008a96:	2a2a      	cmp	r2, #42	; 0x2a
 8008a98:	d015      	beq.n	8008ac6 <_svfiprintf_r+0xea>
 8008a9a:	462f      	mov	r7, r5
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	250a      	movs	r5, #10
 8008aa0:	9a07      	ldr	r2, [sp, #28]
 8008aa2:	4639      	mov	r1, r7
 8008aa4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008aa8:	3b30      	subs	r3, #48	; 0x30
 8008aaa:	2b09      	cmp	r3, #9
 8008aac:	d94d      	bls.n	8008b4a <_svfiprintf_r+0x16e>
 8008aae:	b1b8      	cbz	r0, 8008ae0 <_svfiprintf_r+0x104>
 8008ab0:	e00f      	b.n	8008ad2 <_svfiprintf_r+0xf6>
 8008ab2:	462f      	mov	r7, r5
 8008ab4:	e7b8      	b.n	8008a28 <_svfiprintf_r+0x4c>
 8008ab6:	4a40      	ldr	r2, [pc, #256]	; (8008bb8 <_svfiprintf_r+0x1dc>)
 8008ab8:	463d      	mov	r5, r7
 8008aba:	1a80      	subs	r0, r0, r2
 8008abc:	fa0b f000 	lsl.w	r0, fp, r0
 8008ac0:	4318      	orrs	r0, r3
 8008ac2:	9004      	str	r0, [sp, #16]
 8008ac4:	e7d3      	b.n	8008a6e <_svfiprintf_r+0x92>
 8008ac6:	9a03      	ldr	r2, [sp, #12]
 8008ac8:	1d11      	adds	r1, r2, #4
 8008aca:	6812      	ldr	r2, [r2, #0]
 8008acc:	9103      	str	r1, [sp, #12]
 8008ace:	2a00      	cmp	r2, #0
 8008ad0:	db01      	blt.n	8008ad6 <_svfiprintf_r+0xfa>
 8008ad2:	9207      	str	r2, [sp, #28]
 8008ad4:	e004      	b.n	8008ae0 <_svfiprintf_r+0x104>
 8008ad6:	4252      	negs	r2, r2
 8008ad8:	f043 0302 	orr.w	r3, r3, #2
 8008adc:	9207      	str	r2, [sp, #28]
 8008ade:	9304      	str	r3, [sp, #16]
 8008ae0:	783b      	ldrb	r3, [r7, #0]
 8008ae2:	2b2e      	cmp	r3, #46	; 0x2e
 8008ae4:	d10c      	bne.n	8008b00 <_svfiprintf_r+0x124>
 8008ae6:	787b      	ldrb	r3, [r7, #1]
 8008ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8008aea:	d133      	bne.n	8008b54 <_svfiprintf_r+0x178>
 8008aec:	9b03      	ldr	r3, [sp, #12]
 8008aee:	3702      	adds	r7, #2
 8008af0:	1d1a      	adds	r2, r3, #4
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	9203      	str	r2, [sp, #12]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	bfb8      	it	lt
 8008afa:	f04f 33ff 	movlt.w	r3, #4294967295
 8008afe:	9305      	str	r3, [sp, #20]
 8008b00:	4d2e      	ldr	r5, [pc, #184]	; (8008bbc <_svfiprintf_r+0x1e0>)
 8008b02:	2203      	movs	r2, #3
 8008b04:	7839      	ldrb	r1, [r7, #0]
 8008b06:	4628      	mov	r0, r5
 8008b08:	f7ff fb64 	bl	80081d4 <memchr>
 8008b0c:	b138      	cbz	r0, 8008b1e <_svfiprintf_r+0x142>
 8008b0e:	2340      	movs	r3, #64	; 0x40
 8008b10:	1b40      	subs	r0, r0, r5
 8008b12:	fa03 f000 	lsl.w	r0, r3, r0
 8008b16:	9b04      	ldr	r3, [sp, #16]
 8008b18:	3701      	adds	r7, #1
 8008b1a:	4303      	orrs	r3, r0
 8008b1c:	9304      	str	r3, [sp, #16]
 8008b1e:	7839      	ldrb	r1, [r7, #0]
 8008b20:	2206      	movs	r2, #6
 8008b22:	4827      	ldr	r0, [pc, #156]	; (8008bc0 <_svfiprintf_r+0x1e4>)
 8008b24:	1c7e      	adds	r6, r7, #1
 8008b26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b2a:	f7ff fb53 	bl	80081d4 <memchr>
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	d038      	beq.n	8008ba4 <_svfiprintf_r+0x1c8>
 8008b32:	4b24      	ldr	r3, [pc, #144]	; (8008bc4 <_svfiprintf_r+0x1e8>)
 8008b34:	bb13      	cbnz	r3, 8008b7c <_svfiprintf_r+0x1a0>
 8008b36:	9b03      	ldr	r3, [sp, #12]
 8008b38:	3307      	adds	r3, #7
 8008b3a:	f023 0307 	bic.w	r3, r3, #7
 8008b3e:	3308      	adds	r3, #8
 8008b40:	9303      	str	r3, [sp, #12]
 8008b42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b44:	444b      	add	r3, r9
 8008b46:	9309      	str	r3, [sp, #36]	; 0x24
 8008b48:	e76d      	b.n	8008a26 <_svfiprintf_r+0x4a>
 8008b4a:	fb05 3202 	mla	r2, r5, r2, r3
 8008b4e:	2001      	movs	r0, #1
 8008b50:	460f      	mov	r7, r1
 8008b52:	e7a6      	b.n	8008aa2 <_svfiprintf_r+0xc6>
 8008b54:	2300      	movs	r3, #0
 8008b56:	250a      	movs	r5, #10
 8008b58:	4619      	mov	r1, r3
 8008b5a:	3701      	adds	r7, #1
 8008b5c:	9305      	str	r3, [sp, #20]
 8008b5e:	4638      	mov	r0, r7
 8008b60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b64:	3a30      	subs	r2, #48	; 0x30
 8008b66:	2a09      	cmp	r2, #9
 8008b68:	d903      	bls.n	8008b72 <_svfiprintf_r+0x196>
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d0c8      	beq.n	8008b00 <_svfiprintf_r+0x124>
 8008b6e:	9105      	str	r1, [sp, #20]
 8008b70:	e7c6      	b.n	8008b00 <_svfiprintf_r+0x124>
 8008b72:	fb05 2101 	mla	r1, r5, r1, r2
 8008b76:	2301      	movs	r3, #1
 8008b78:	4607      	mov	r7, r0
 8008b7a:	e7f0      	b.n	8008b5e <_svfiprintf_r+0x182>
 8008b7c:	ab03      	add	r3, sp, #12
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	4622      	mov	r2, r4
 8008b82:	4b11      	ldr	r3, [pc, #68]	; (8008bc8 <_svfiprintf_r+0x1ec>)
 8008b84:	a904      	add	r1, sp, #16
 8008b86:	4640      	mov	r0, r8
 8008b88:	f7fe f8d4 	bl	8006d34 <_printf_float>
 8008b8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008b90:	4681      	mov	r9, r0
 8008b92:	d1d6      	bne.n	8008b42 <_svfiprintf_r+0x166>
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	065b      	lsls	r3, r3, #25
 8008b98:	f53f af35 	bmi.w	8008a06 <_svfiprintf_r+0x2a>
 8008b9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b9e:	b01d      	add	sp, #116	; 0x74
 8008ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba4:	ab03      	add	r3, sp, #12
 8008ba6:	9300      	str	r3, [sp, #0]
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4b07      	ldr	r3, [pc, #28]	; (8008bc8 <_svfiprintf_r+0x1ec>)
 8008bac:	a904      	add	r1, sp, #16
 8008bae:	4640      	mov	r0, r8
 8008bb0:	f7fe fb6c 	bl	800728c <_printf_i>
 8008bb4:	e7ea      	b.n	8008b8c <_svfiprintf_r+0x1b0>
 8008bb6:	bf00      	nop
 8008bb8:	08009174 	.word	0x08009174
 8008bbc:	0800917a 	.word	0x0800917a
 8008bc0:	0800917e 	.word	0x0800917e
 8008bc4:	08006d35 	.word	0x08006d35
 8008bc8:	08008929 	.word	0x08008929

08008bcc <_sbrk_r>:
 8008bcc:	b538      	push	{r3, r4, r5, lr}
 8008bce:	2300      	movs	r3, #0
 8008bd0:	4c05      	ldr	r4, [pc, #20]	; (8008be8 <_sbrk_r+0x1c>)
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	4608      	mov	r0, r1
 8008bd6:	6023      	str	r3, [r4, #0]
 8008bd8:	f7fa f882 	bl	8002ce0 <_sbrk>
 8008bdc:	1c43      	adds	r3, r0, #1
 8008bde:	d102      	bne.n	8008be6 <_sbrk_r+0x1a>
 8008be0:	6823      	ldr	r3, [r4, #0]
 8008be2:	b103      	cbz	r3, 8008be6 <_sbrk_r+0x1a>
 8008be4:	602b      	str	r3, [r5, #0]
 8008be6:	bd38      	pop	{r3, r4, r5, pc}
 8008be8:	200004cc 	.word	0x200004cc

08008bec <__ascii_mbtowc>:
 8008bec:	b082      	sub	sp, #8
 8008bee:	b901      	cbnz	r1, 8008bf2 <__ascii_mbtowc+0x6>
 8008bf0:	a901      	add	r1, sp, #4
 8008bf2:	b142      	cbz	r2, 8008c06 <__ascii_mbtowc+0x1a>
 8008bf4:	b14b      	cbz	r3, 8008c0a <__ascii_mbtowc+0x1e>
 8008bf6:	7813      	ldrb	r3, [r2, #0]
 8008bf8:	600b      	str	r3, [r1, #0]
 8008bfa:	7812      	ldrb	r2, [r2, #0]
 8008bfc:	1c10      	adds	r0, r2, #0
 8008bfe:	bf18      	it	ne
 8008c00:	2001      	movne	r0, #1
 8008c02:	b002      	add	sp, #8
 8008c04:	4770      	bx	lr
 8008c06:	4610      	mov	r0, r2
 8008c08:	e7fb      	b.n	8008c02 <__ascii_mbtowc+0x16>
 8008c0a:	f06f 0001 	mvn.w	r0, #1
 8008c0e:	e7f8      	b.n	8008c02 <__ascii_mbtowc+0x16>

08008c10 <memmove>:
 8008c10:	4288      	cmp	r0, r1
 8008c12:	b510      	push	{r4, lr}
 8008c14:	eb01 0302 	add.w	r3, r1, r2
 8008c18:	d807      	bhi.n	8008c2a <memmove+0x1a>
 8008c1a:	1e42      	subs	r2, r0, #1
 8008c1c:	4299      	cmp	r1, r3
 8008c1e:	d00a      	beq.n	8008c36 <memmove+0x26>
 8008c20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c24:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008c28:	e7f8      	b.n	8008c1c <memmove+0xc>
 8008c2a:	4283      	cmp	r3, r0
 8008c2c:	d9f5      	bls.n	8008c1a <memmove+0xa>
 8008c2e:	1881      	adds	r1, r0, r2
 8008c30:	1ad2      	subs	r2, r2, r3
 8008c32:	42d3      	cmn	r3, r2
 8008c34:	d100      	bne.n	8008c38 <memmove+0x28>
 8008c36:	bd10      	pop	{r4, pc}
 8008c38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008c40:	e7f7      	b.n	8008c32 <memmove+0x22>

08008c42 <__malloc_lock>:
 8008c42:	4770      	bx	lr

08008c44 <__malloc_unlock>:
 8008c44:	4770      	bx	lr

08008c46 <_realloc_r>:
 8008c46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c48:	4607      	mov	r7, r0
 8008c4a:	4614      	mov	r4, r2
 8008c4c:	460e      	mov	r6, r1
 8008c4e:	b921      	cbnz	r1, 8008c5a <_realloc_r+0x14>
 8008c50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c54:	4611      	mov	r1, r2
 8008c56:	f7ff be0d 	b.w	8008874 <_malloc_r>
 8008c5a:	b922      	cbnz	r2, 8008c66 <_realloc_r+0x20>
 8008c5c:	f7ff fdbe 	bl	80087dc <_free_r>
 8008c60:	4625      	mov	r5, r4
 8008c62:	4628      	mov	r0, r5
 8008c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c66:	f000 f821 	bl	8008cac <_malloc_usable_size_r>
 8008c6a:	42a0      	cmp	r0, r4
 8008c6c:	d20f      	bcs.n	8008c8e <_realloc_r+0x48>
 8008c6e:	4621      	mov	r1, r4
 8008c70:	4638      	mov	r0, r7
 8008c72:	f7ff fdff 	bl	8008874 <_malloc_r>
 8008c76:	4605      	mov	r5, r0
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	d0f2      	beq.n	8008c62 <_realloc_r+0x1c>
 8008c7c:	4631      	mov	r1, r6
 8008c7e:	4622      	mov	r2, r4
 8008c80:	f7ff fab6 	bl	80081f0 <memcpy>
 8008c84:	4631      	mov	r1, r6
 8008c86:	4638      	mov	r0, r7
 8008c88:	f7ff fda8 	bl	80087dc <_free_r>
 8008c8c:	e7e9      	b.n	8008c62 <_realloc_r+0x1c>
 8008c8e:	4635      	mov	r5, r6
 8008c90:	e7e7      	b.n	8008c62 <_realloc_r+0x1c>

08008c92 <__ascii_wctomb>:
 8008c92:	b149      	cbz	r1, 8008ca8 <__ascii_wctomb+0x16>
 8008c94:	2aff      	cmp	r2, #255	; 0xff
 8008c96:	bf8b      	itete	hi
 8008c98:	238a      	movhi	r3, #138	; 0x8a
 8008c9a:	700a      	strbls	r2, [r1, #0]
 8008c9c:	6003      	strhi	r3, [r0, #0]
 8008c9e:	2001      	movls	r0, #1
 8008ca0:	bf88      	it	hi
 8008ca2:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ca6:	4770      	bx	lr
 8008ca8:	4608      	mov	r0, r1
 8008caa:	4770      	bx	lr

08008cac <_malloc_usable_size_r>:
 8008cac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cb0:	1f18      	subs	r0, r3, #4
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	bfbc      	itt	lt
 8008cb6:	580b      	ldrlt	r3, [r1, r0]
 8008cb8:	18c0      	addlt	r0, r0, r3
 8008cba:	4770      	bx	lr

08008cbc <roundf>:
 8008cbc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008cc0:	3b7f      	subs	r3, #127	; 0x7f
 8008cc2:	2b16      	cmp	r3, #22
 8008cc4:	b510      	push	{r4, lr}
 8008cc6:	4601      	mov	r1, r0
 8008cc8:	dc14      	bgt.n	8008cf4 <roundf+0x38>
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	da07      	bge.n	8008cde <roundf+0x22>
 8008cce:	3301      	adds	r3, #1
 8008cd0:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8008cd4:	d101      	bne.n	8008cda <roundf+0x1e>
 8008cd6:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8008cda:	4608      	mov	r0, r1
 8008cdc:	bd10      	pop	{r4, pc}
 8008cde:	4a08      	ldr	r2, [pc, #32]	; (8008d00 <roundf+0x44>)
 8008ce0:	411a      	asrs	r2, r3
 8008ce2:	4210      	tst	r0, r2
 8008ce4:	d0f9      	beq.n	8008cda <roundf+0x1e>
 8008ce6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008cea:	4119      	asrs	r1, r3
 8008cec:	4401      	add	r1, r0
 8008cee:	ea21 0102 	bic.w	r1, r1, r2
 8008cf2:	e7f2      	b.n	8008cda <roundf+0x1e>
 8008cf4:	2b80      	cmp	r3, #128	; 0x80
 8008cf6:	d1f0      	bne.n	8008cda <roundf+0x1e>
 8008cf8:	f7f7 ff1c 	bl	8000b34 <__addsf3>
 8008cfc:	4601      	mov	r1, r0
 8008cfe:	e7ec      	b.n	8008cda <roundf+0x1e>
 8008d00:	007fffff 	.word	0x007fffff

08008d04 <_init>:
 8008d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d06:	bf00      	nop
 8008d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d0a:	bc08      	pop	{r3}
 8008d0c:	469e      	mov	lr, r3
 8008d0e:	4770      	bx	lr

08008d10 <_fini>:
 8008d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d12:	bf00      	nop
 8008d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d16:	bc08      	pop	{r3}
 8008d18:	469e      	mov	lr, r3
 8008d1a:	4770      	bx	lr
