# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/IF.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/instruction_mem.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/utils/mpx_2to1.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/Mod_IF/pc.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/src/utils/pc_adder.v" \
"../../../../../sources/PIPELINE_Test/PIPELINE/sims/Mod_IF/IF_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
