{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 09:04:59 2019 " "Info: Processing started: Thu May 16 09:04:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(27) " "Warning (10268): Verilog HDL information at mult.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Info: Found entity 1: mux_2inputs" {  } { { "mux_2inputs.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f_h_or_b " "Info: Found entity 1: mux_f_h_or_b" {  } { { "mux_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcA " "Info: Found entity 1: mux_aluSrcA" {  } { { "mux_aluSrcA.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcB " "Info: Found entity 1: mux_aluSrcB" {  } { { "mux_aluSrcB.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iOrD " "Info: Found entity 1: mux_iOrD" {  } { { "mux_iOrD.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_iOrD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regDst " "Info: Found entity 1: mux_regDst" {  } { { "mux_regDst.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_regDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memToReg " "Info: Found entity 1: mux_memToReg" {  } { { "mux_memToReg.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_memToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pcSrc " "Info: Found entity 1: mux_pcSrc" {  } { { "mux_pcSrc.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_pcSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left2 " "Info: Found entity 1: shift_left2" {  } { { "shift_left2.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeprocessamento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadeprocessamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeProcessamento " "Info: Found entity 1: UnidadeProcessamento" {  } { { "UnidadeProcessamento.bdf" "" { Schematic "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeProcessamento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left16 " "Info: Found entity 1: shift_left16" {  } { { "shift_left16.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_leftjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_leftJump " "Info: Found entity 1: shift_leftJump" {  } { { "shift_leftJump.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_leftJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_25_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat_25_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_25_0 " "Info: Found entity 1: concat_25_0" {  } { { "concat_25_0.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/concat_25_0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend26_32 " "Info: Found entity 1: sign_extend26_32" {  } { { "sign_extend26_32.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dr2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_dr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dr2 " "Info: Found entity 1: mux_dr2" {  } { { "mux_dr2.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_dr2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_store_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_store_f_h_or_b " "Info: Found entity 1: mux_store_f_h_or_b" {  } { { "mux_store_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_store_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset UnidadeControle.v(5) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.v(5): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proc_Control " "Info: Found entity 1: Proc_Control" {  } { { "Proc_Control.bdf" "" { Schematic "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proc_Control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcA ALUSrcA VCPU.sv(62) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(62): object \"AluSrcA\" differs only in case from object \"ALUSrcA\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcB ALUSrcB VCPU.sv(66) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(66): object \"AluSrcB\" differs only in case from object \"ALUSrcB\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file vcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCPU " "Info: Found entity 1: VCPU" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_BWD " "Info: Found entity 1: mux_BWD" {  } { { "mux_BWD.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_BWD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memWD " "Info: Found entity 1: mux_memWD" {  } { { "mux_memWD.V" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_memWD.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRConcExt VCPU.sv(152) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(152): created implicit net for \"IRConcExt\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shiftop VCPU.sv(335) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(335): created implicit net for \"shiftop\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 335 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shiftsout VCPU.sv(336) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(336): created implicit net for \"shiftsout\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reginout VCPU.sv(337) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(337): created implicit net for \"reginout\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 337 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "USext VCPU.sv(359) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(359): created implicit net for \"USext\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 359 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCPU " "Info: Elaborating entity \"VCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct VCPU.sv(21) " "Warning (10036): Verilog HDL or VHDL warning at VCPU.sv(21): object \"funct\" assigned a value but never read" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CurState VCPU.sv(17) " "Warning (10034): Output port \"CurState\" at VCPU.sv(17) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:ALUorMemMux " "Info: Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:ALUorMemMux\"" {  } { { "VCPU.sv" "ALUorMemMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "VCPU.sv" "PC" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iOrD mux_iOrD:IorDMux " "Info: Elaborating entity \"mux_iOrD\" for hierarchy \"mux_iOrD:IorDMux\"" {  } { { "VCPU.sv" "IorDMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_BWD mux_BWD:BWDMux " "Info: Elaborating entity \"mux_BWD\" for hierarchy \"mux_BWD:BWDMux\"" {  } { { "VCPU.sv" "BWDMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "VCPU.sv" "Mem" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Mem\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memWD mux_memWD:memWDMux " "Info: Elaborating entity \"mux_memWD\" for hierarchy \"mux_memWD:memWDMux\"" {  } { { "VCPU.sv" "memWDMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "VCPU.sv" "IR" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regDst mux_regDst:RegDSTMux " "Info: Elaborating entity \"mux_regDst\" for hierarchy \"mux_regDst:RegDSTMux\"" {  } { { "VCPU.sv" "RegDSTMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memToReg mux_memToReg:MemToRegMux " "Info: Elaborating entity \"mux_memToReg\" for hierarchy \"mux_memToReg:MemToRegMux\"" {  } { { "VCPU.sv" "MemToRegMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:registers\"" {  } { { "VCPU.sv" "registers" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aluSrcA mux_aluSrcA:ALUSrcA " "Info: Elaborating entity \"mux_aluSrcA\" for hierarchy \"mux_aluSrcA:ALUSrcA\"" {  } { { "VCPU.sv" "ALUSrcA" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aluSrcB mux_aluSrcB:ALUSrcB " "Info: Elaborating entity \"mux_aluSrcB\" for hierarchy \"mux_aluSrcB:ALUSrcB\"" {  } { { "VCPU.sv" "ALUSrcB" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "VCPU.sv" "ALU" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pcSrc mux_pcSrc:pcSrcMux " "Info: Elaborating entity \"mux_pcSrc\" for hierarchy \"mux_pcSrc:pcSrcMux\"" {  } { { "VCPU.sv" "pcSrcMux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend26_32 sign_extend26_32:SE26_32 " "Info: Elaborating entity \"sign_extend26_32\" for hierarchy \"sign_extend26_32:SE26_32\"" {  } { { "VCPU.sv" "SE26_32" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 310 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_leftJump shift_leftJump:SLJump " "Info: Elaborating entity \"shift_leftJump\" for hierarchy \"shift_leftJump:SLJump\"" {  } { { "VCPU.sv" "SLJump" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dr2 mux_dr2:DR2Mux " "Info: Elaborating entity \"mux_dr2\" for hierarchy \"mux_dr2:DR2Mux\"" {  } { { "VCPU.sv" "DR2Mux" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 330 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:DesReg " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:DesReg\"" {  } { { "VCPU.sv" "DesReg" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:USExtend " "Info: Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:USExtend\"" {  } { { "VCPU.sv" "USExtend" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_out sign_extend.v(4) " "Warning (10036): Verilog HDL or VHDL warning at sign_extend.v(4): object \"Data_out\" assigned a value but never read" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wireOut sign_extend.v(1) " "Warning (10034): Output port \"wireOut\" at sign_extend.v(1) has no driver" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left2 shift_left2:SL2 " "Info: Elaborating entity \"shift_left2\" for hierarchy \"shift_left2:SL2\"" {  } { { "VCPU.sv" "SL2" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 366 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left16 shift_left16:SL16 " "Info: Elaborating entity \"shift_left16\" for hierarchy \"shift_left16:SL16\"" {  } { { "VCPU.sv" "SL16" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[0\] GND " "Warning (13410): Pin \"ControlOp\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[1\] GND " "Warning (13410): Pin \"ControlOp\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[2\] GND " "Warning (13410): Pin \"ControlOp\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[3\] GND " "Warning (13410): Pin \"ControlOp\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[4\] GND " "Warning (13410): Pin \"ControlOp\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[5\] GND " "Warning (13410): Pin \"ControlOp\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[0\] GND " "Warning (13410): Pin \"PCOut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[1\] GND " "Warning (13410): Pin \"PCOut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[2\] GND " "Warning (13410): Pin \"PCOut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[3\] GND " "Warning (13410): Pin \"PCOut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[4\] GND " "Warning (13410): Pin \"PCOut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[5\] GND " "Warning (13410): Pin \"PCOut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[6\] GND " "Warning (13410): Pin \"PCOut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[7\] GND " "Warning (13410): Pin \"PCOut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[8\] GND " "Warning (13410): Pin \"PCOut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[9\] GND " "Warning (13410): Pin \"PCOut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[10\] GND " "Warning (13410): Pin \"PCOut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[11\] GND " "Warning (13410): Pin \"PCOut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[12\] GND " "Warning (13410): Pin \"PCOut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[13\] GND " "Warning (13410): Pin \"PCOut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[14\] GND " "Warning (13410): Pin \"PCOut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[15\] GND " "Warning (13410): Pin \"PCOut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[16\] GND " "Warning (13410): Pin \"PCOut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[17\] GND " "Warning (13410): Pin \"PCOut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[18\] GND " "Warning (13410): Pin \"PCOut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[19\] GND " "Warning (13410): Pin \"PCOut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[20\] GND " "Warning (13410): Pin \"PCOut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[21\] GND " "Warning (13410): Pin \"PCOut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[22\] GND " "Warning (13410): Pin \"PCOut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[23\] GND " "Warning (13410): Pin \"PCOut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[24\] GND " "Warning (13410): Pin \"PCOut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[25\] GND " "Warning (13410): Pin \"PCOut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[26\] GND " "Warning (13410): Pin \"PCOut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[27\] GND " "Warning (13410): Pin \"PCOut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[28\] GND " "Warning (13410): Pin \"PCOut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[29\] GND " "Warning (13410): Pin \"PCOut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[30\] GND " "Warning (13410): Pin \"PCOut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[31\] GND " "Warning (13410): Pin \"PCOut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[0\] GND " "Warning (13410): Pin \"EPCOut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[1\] GND " "Warning (13410): Pin \"EPCOut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[2\] GND " "Warning (13410): Pin \"EPCOut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[3\] GND " "Warning (13410): Pin \"EPCOut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[4\] GND " "Warning (13410): Pin \"EPCOut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[5\] GND " "Warning (13410): Pin \"EPCOut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[6\] GND " "Warning (13410): Pin \"EPCOut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[7\] GND " "Warning (13410): Pin \"EPCOut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[8\] GND " "Warning (13410): Pin \"EPCOut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[9\] GND " "Warning (13410): Pin \"EPCOut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[10\] GND " "Warning (13410): Pin \"EPCOut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[11\] GND " "Warning (13410): Pin \"EPCOut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[12\] GND " "Warning (13410): Pin \"EPCOut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[13\] GND " "Warning (13410): Pin \"EPCOut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[14\] GND " "Warning (13410): Pin \"EPCOut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[15\] GND " "Warning (13410): Pin \"EPCOut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[16\] GND " "Warning (13410): Pin \"EPCOut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[17\] GND " "Warning (13410): Pin \"EPCOut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[18\] GND " "Warning (13410): Pin \"EPCOut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[19\] GND " "Warning (13410): Pin \"EPCOut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[20\] GND " "Warning (13410): Pin \"EPCOut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[21\] GND " "Warning (13410): Pin \"EPCOut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[22\] GND " "Warning (13410): Pin \"EPCOut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[23\] GND " "Warning (13410): Pin \"EPCOut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[24\] GND " "Warning (13410): Pin \"EPCOut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[25\] GND " "Warning (13410): Pin \"EPCOut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[26\] GND " "Warning (13410): Pin \"EPCOut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[27\] GND " "Warning (13410): Pin \"EPCOut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[28\] GND " "Warning (13410): Pin \"EPCOut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[29\] GND " "Warning (13410): Pin \"EPCOut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[30\] GND " "Warning (13410): Pin \"EPCOut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[31\] GND " "Warning (13410): Pin \"EPCOut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[0\] GND " "Warning (13410): Pin \"MDROut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[1\] GND " "Warning (13410): Pin \"MDROut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[2\] GND " "Warning (13410): Pin \"MDROut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[3\] GND " "Warning (13410): Pin \"MDROut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[4\] GND " "Warning (13410): Pin \"MDROut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[5\] GND " "Warning (13410): Pin \"MDROut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[6\] GND " "Warning (13410): Pin \"MDROut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[7\] GND " "Warning (13410): Pin \"MDROut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[8\] GND " "Warning (13410): Pin \"MDROut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[9\] GND " "Warning (13410): Pin \"MDROut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[10\] GND " "Warning (13410): Pin \"MDROut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[11\] GND " "Warning (13410): Pin \"MDROut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[12\] GND " "Warning (13410): Pin \"MDROut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[13\] GND " "Warning (13410): Pin \"MDROut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[14\] GND " "Warning (13410): Pin \"MDROut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[15\] GND " "Warning (13410): Pin \"MDROut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[16\] GND " "Warning (13410): Pin \"MDROut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[17\] GND " "Warning (13410): Pin \"MDROut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[18\] GND " "Warning (13410): Pin \"MDROut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[19\] GND " "Warning (13410): Pin \"MDROut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[20\] GND " "Warning (13410): Pin \"MDROut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[21\] GND " "Warning (13410): Pin \"MDROut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[22\] GND " "Warning (13410): Pin \"MDROut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[23\] GND " "Warning (13410): Pin \"MDROut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[24\] GND " "Warning (13410): Pin \"MDROut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[25\] GND " "Warning (13410): Pin \"MDROut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[26\] GND " "Warning (13410): Pin \"MDROut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[27\] GND " "Warning (13410): Pin \"MDROut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[28\] GND " "Warning (13410): Pin \"MDROut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[29\] GND " "Warning (13410): Pin \"MDROut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[30\] GND " "Warning (13410): Pin \"MDROut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[31\] GND " "Warning (13410): Pin \"MDROut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[0\] GND " "Warning (13410): Pin \"rs\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[1\] GND " "Warning (13410): Pin \"rs\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[2\] GND " "Warning (13410): Pin \"rs\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[3\] GND " "Warning (13410): Pin \"rs\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[4\] GND " "Warning (13410): Pin \"rs\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[0\] GND " "Warning (13410): Pin \"rt\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[1\] GND " "Warning (13410): Pin \"rt\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[2\] GND " "Warning (13410): Pin \"rt\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[3\] GND " "Warning (13410): Pin \"rt\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[4\] GND " "Warning (13410): Pin \"rt\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[0\] GND " "Warning (13410): Pin \"inst15_0\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[1\] GND " "Warning (13410): Pin \"inst15_0\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[2\] GND " "Warning (13410): Pin \"inst15_0\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[3\] GND " "Warning (13410): Pin \"inst15_0\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[4\] GND " "Warning (13410): Pin \"inst15_0\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[5\] GND " "Warning (13410): Pin \"inst15_0\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[6\] GND " "Warning (13410): Pin \"inst15_0\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[7\] GND " "Warning (13410): Pin \"inst15_0\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[8\] GND " "Warning (13410): Pin \"inst15_0\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[9\] GND " "Warning (13410): Pin \"inst15_0\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[10\] GND " "Warning (13410): Pin \"inst15_0\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[11\] GND " "Warning (13410): Pin \"inst15_0\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[12\] GND " "Warning (13410): Pin \"inst15_0\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[13\] GND " "Warning (13410): Pin \"inst15_0\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[14\] GND " "Warning (13410): Pin \"inst15_0\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[15\] GND " "Warning (13410): Pin \"inst15_0\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[0\] GND " "Warning (13410): Pin \"CurState\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[1\] GND " "Warning (13410): Pin \"CurState\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[2\] GND " "Warning (13410): Pin \"CurState\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[3\] GND " "Warning (13410): Pin \"CurState\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[4\] GND " "Warning (13410): Pin \"CurState\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[5\] GND " "Warning (13410): Pin \"CurState\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[6\] GND " "Warning (13410): Pin \"CurState\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 64 " "Info: 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[31\] " "Info: Register \"Registrador:A\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[30\] " "Info: Register \"Registrador:A\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[29\] " "Info: Register \"Registrador:A\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[28\] " "Info: Register \"Registrador:A\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[27\] " "Info: Register \"Registrador:A\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[26\] " "Info: Register \"Registrador:A\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[25\] " "Info: Register \"Registrador:A\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[24\] " "Info: Register \"Registrador:A\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[23\] " "Info: Register \"Registrador:A\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[22\] " "Info: Register \"Registrador:A\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[21\] " "Info: Register \"Registrador:A\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[20\] " "Info: Register \"Registrador:A\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[19\] " "Info: Register \"Registrador:A\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[18\] " "Info: Register \"Registrador:A\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[17\] " "Info: Register \"Registrador:A\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[16\] " "Info: Register \"Registrador:A\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[15\] " "Info: Register \"Registrador:A\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[14\] " "Info: Register \"Registrador:A\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[13\] " "Info: Register \"Registrador:A\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[12\] " "Info: Register \"Registrador:A\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[11\] " "Info: Register \"Registrador:A\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[10\] " "Info: Register \"Registrador:A\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[9\] " "Info: Register \"Registrador:A\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[8\] " "Info: Register \"Registrador:A\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[7\] " "Info: Register \"Registrador:A\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[6\] " "Info: Register \"Registrador:A\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[5\] " "Info: Register \"Registrador:A\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[4\] " "Info: Register \"Registrador:A\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[3\] " "Info: Register \"Registrador:A\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[2\] " "Info: Register \"Registrador:A\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[1\] " "Info: Register \"Registrador:A\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[0\] " "Info: Register \"Registrador:A\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[31\] " "Info: Register \"RegDesloc:DesReg\|temp\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[30\] " "Info: Register \"RegDesloc:DesReg\|temp\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[29\] " "Info: Register \"RegDesloc:DesReg\|temp\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[28\] " "Info: Register \"RegDesloc:DesReg\|temp\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[27\] " "Info: Register \"RegDesloc:DesReg\|temp\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[26\] " "Info: Register \"RegDesloc:DesReg\|temp\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[25\] " "Info: Register \"RegDesloc:DesReg\|temp\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[24\] " "Info: Register \"RegDesloc:DesReg\|temp\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[23\] " "Info: Register \"RegDesloc:DesReg\|temp\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[22\] " "Info: Register \"RegDesloc:DesReg\|temp\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[21\] " "Info: Register \"RegDesloc:DesReg\|temp\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[20\] " "Info: Register \"RegDesloc:DesReg\|temp\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[19\] " "Info: Register \"RegDesloc:DesReg\|temp\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[18\] " "Info: Register \"RegDesloc:DesReg\|temp\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[17\] " "Info: Register \"RegDesloc:DesReg\|temp\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[16\] " "Info: Register \"RegDesloc:DesReg\|temp\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[15\] " "Info: Register \"RegDesloc:DesReg\|temp\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[14\] " "Info: Register \"RegDesloc:DesReg\|temp\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[13\] " "Info: Register \"RegDesloc:DesReg\|temp\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[12\] " "Info: Register \"RegDesloc:DesReg\|temp\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[11\] " "Info: Register \"RegDesloc:DesReg\|temp\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[10\] " "Info: Register \"RegDesloc:DesReg\|temp\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[9\] " "Info: Register \"RegDesloc:DesReg\|temp\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[8\] " "Info: Register \"RegDesloc:DesReg\|temp\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[7\] " "Info: Register \"RegDesloc:DesReg\|temp\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[6\] " "Info: Register \"RegDesloc:DesReg\|temp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[5\] " "Info: Register \"RegDesloc:DesReg\|temp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[4\] " "Info: Register \"RegDesloc:DesReg\|temp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[3\] " "Info: Register \"RegDesloc:DesReg\|temp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[2\] " "Info: Register \"RegDesloc:DesReg\|temp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[1\] " "Info: Register \"RegDesloc:DesReg\|temp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:DesReg\|temp\[0\] " "Info: Register \"RegDesloc:DesReg\|temp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg " "Info: Generated suppressed messages file C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Info: Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Info: Implemented 135 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 465 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 465 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 09:05:04 2019 " "Info: Processing ended: Thu May 16 09:05:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
