============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Administrator
   Run Date =   Sat Aug  9 20:32:51 2025

   Run on =     PC-20230215EHPW
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
RUN-1001 : Using default speed grade: NA
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "open_project pic_sdram.prj"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../../src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../src/video_define.v
HDL-1007 : analyze verilog file ../../al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../src/ax_debounce.v
HDL-1007 : analyze verilog file ../../src/bmp_read.v
HDL-1007 : analyze verilog file ../../src/color_bar.v
HDL-1007 : analyze included file ../../src/video_define.v in ../../src/color_bar.v(2)
HDL-1007 : back to file '../../src/color_bar.v' in ../../src/color_bar.v(2)
HDL-1007 : analyze verilog file ../../src/frame_fifo_read.v
HDL-1007 : analyze verilog file ../../src/frame_fifo_write.v
HDL-1007 : analyze verilog file ../../src/sd_card/sd_card_cmd.v
HDL-1007 : analyze verilog file ../../src/sd_card/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file ../../src/sd_card/sd_card_top.v
HDL-1007 : analyze verilog file ../../src/sd_card/spi_master.v
HDL-1007 : analyze verilog file ../../src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../src/seg_decoder.v
HDL-1007 : analyze verilog file ../../src/seg_scan.v
HDL-1007 : analyze verilog file ../../src/top.v
HDL-1007 : undeclared symbol 'sdram_clk', assumed default net type 'wire' in ../../src/top.v(97)
HDL-1007 : analyze verilog file ../../src/video_timing_data.v
HDL-1007 : analyze verilog file ../../src/sdram/enc_file/sdr_as_ram.enc.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file '../../src/sdram/enc_file/sdr_as_ram.enc.v' in ../../src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file ../../src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../src/sdram/enc_file/sdr_wrrd.enc.v' in ../../src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file ../../src/sdram/sdram.v
HDL-1007 : analyze included file C:\Users\Administrator\Desktop\lab_ex_6_tf_sdram_hdmi\/./src/sdram/enc_file/global_def.v in ../../src/sdram/sdram.v(10)
HDL-1007 : back to file '../../src/sdram/sdram.v' in ../../src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in ../../src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file ../../src/frame_read_write.v
HDL-1007 : analyze verilog file ../../src/video_delay.v
HDL-1007 : analyze VHDL file ../../src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze VHDL file ../../src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file C:\Users\Administrator\Desktop\lab_ex_6_tf_sdram_hdmi\/./src/sdram/enc_file/global_def.v in ../../src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file '../../src/sdram/enc_file/sdr_init_ref.enc.v' in ../../src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../src/sdram/enc_file/sdr_init_ref.enc.v' in ../../src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../src/sdram/enc_file/sdr_init_ref.enc.v(47)
PRJ-1401 : Successfully analyzed 31 source files.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "elaborate -top top"
HDL-1007 : elaborate module top in ../../src/top.v(1)
HDL-1007 : elaborate module sys_pll in ../../al_ip/sys_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(5)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=8,CLKC2_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=7,CLKC2_CPHASE=3,GMC_GAIN=4,ICP_CURRENT=29,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(889)
HDL-1007 : elaborate module video_pll in ../../al_ip/video_pll.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",REFCLK_DIV=2,CLKC0_DIV=40,CLKC1_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=7,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(889)
HDL-1007 : elaborate module sd_card_bmp in ../../src/sd_card_bmp.v(1)
HDL-1007 : elaborate module ax_debounce in ../../src/ax_debounce.v(1)
HDL-1007 : elaborate module bmp_read in ../../src/bmp_read.v(2)
HDL-1007 : elaborate module sd_card_top in ../../src/sd_card/sd_card_top.v(2)
HDL-1007 : elaborate module sd_card_sec_read_write in ../../src/sd_card/sd_card_sec_read_write.v(2)
HDL-1007 : elaborate module sd_card_cmd in ../../src/sd_card/sd_card_cmd.v(2)
HDL-1007 : elaborate module spi_master in ../../src/sd_card/spi_master.v(2)
HDL-5323 WARNING: input port 'sd_sec_write_data[7]' remains unconnected for this instance in ../../src/sd_card_bmp.v(59)
HDL-1007 : elaborate module seg_decoder in ../../src/seg_decoder.v(2)
HDL-1007 : elaborate module seg_scan in ../../src/seg_scan.v(2)
HDL-1007 : elaborate module video_timing_data in ../../src/video_timing_data.v(1)
HDL-1007 : elaborate module color_bar in ../../src/color_bar.v(3)
HDL-1007 : elaborate module video_delay in ../../src/video_delay.v(1)
HDL-1007 : switch to vhdl to elaborate module hdmi_tx in ../../src/top.v(184)
HDL-1007 : elaborate hdmi_tx(1,3)(Behavioral) in ../../src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : elaborate DVITransmitter(1,3)(Behavioral) in ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : elaborate **(**) in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : elaborate **(**) in ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : elaborate EG_LOGIC_ODDR(1,6)(rtl) in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.vhd(1399)
HDL-1007 : elaborate **(**) in ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : back to vlog to elaborate in ../../src/top.v(184)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../src/frame_read_write.v(89)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../src/frame_read_write.v(89)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../src/frame_read_write.v(89)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../src/frame_read_write.v(138)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../src/frame_read_write.v(138)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../src/frame_read_write.v(138)
HDL-1007 : elaborate module frame_read_write in ../../src/frame_read_write.v(2)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../al_ip/afifo_16_32_256.v(226)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../al_ip/afifo_16_32_256.v(226)
HDL-1007 : elaborate module wfifo_32_32_512 in ../../al_ip/afifo_16_32_256.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_wfifo_32_32_512 in ../../al_ip/afifo_16_32_256.v(250)
HDL-1007 : elaborate module ram_infer_wfifo_32_32_512(ADDRWIDTH_A=9,DATAWIDTH_B=32,ADDRWIDTH_B=9) in ../../al_ip/afifo_16_32_256.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/afifo_16_32_256.v(398)
HDL-5317 WARNING: input port 'dib[31]' is not connected on this instance in ../../al_ip/afifo_16_32_256.v(231)
HDL-1007 : elaborate module frame_fifo_write(BURST_SIZE=256) in ../../src/frame_fifo_write.v(2)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'rdusedw' in ../../src/frame_read_write.v(134)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../al_ip/afifo_32_16_256.v(226)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../al_ip/afifo_32_16_256.v(226)
HDL-1007 : elaborate module rfifo_32_32_512 in ../../al_ip/afifo_32_16_256.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_rfifo_32_32_512 in ../../al_ip/afifo_32_16_256.v(250)
HDL-1007 : elaborate module ram_infer_rfifo_32_32_512(ADDRWIDTH_A=9,DATAWIDTH_B=32,ADDRWIDTH_B=9) in ../../al_ip/afifo_32_16_256.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/afifo_32_16_256.v(398)
HDL-5317 WARNING: input port 'dib[31]' is not connected on this instance in ../../al_ip/afifo_32_16_256.v(231)
HDL-1007 : elaborate module frame_fifo_read(BURST_SIZE=256) in ../../src/frame_fifo_read.v(2)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'wrusedw' in ../../src/frame_read_write.v(184)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'read_addr_0' in ../../src/top.v(223)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'read_addr_1' in ../../src/top.v(224)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'read_addr_2' in ../../src/top.v(225)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'read_addr_3' in ../../src/top.v(226)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'read_len' in ../../src/top.v(228)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'write_addr_0' in ../../src/top.v(241)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'write_addr_1' in ../../src/top.v(242)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'write_addr_2' in ../../src/top.v(243)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 21 for port 'write_addr_3' in ../../src/top.v(244)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : elaborate module sdram in ../../src/sdram/sdram.v(12)
HDL-1007 : elaborate module sdr_as_ram(self_refresh_open=1'b1) in ../../src/sdram/enc_file/sdr_as_ram.enc.v(12)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : elaborate module sdr_init_ref(self_refresh_open=1'b1) in ../../src/sdram/enc_file/sdr_init_ref.enc.v(13)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : elaborate module ** in ../../src/sdram/enc_file/sdr_wrrd.enc.v(3)
HDL-5317 WARNING: input port '**' is not connected on this instance in ../../src/sdram/enc_file/sdr_as_ram.enc.v(17)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(683)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is top
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[4]" in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[3]" in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[2]" in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[1]" in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[0]" in ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[4]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[3]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[2]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[1]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[0]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-1100 : Inferred 2 RAMs.
RUN-1002 : start command "read_adc ../../top.adc"
RUN-1002 : start command "set_pin_assignment  HDMI_CLK_P   LOCATION = K1; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D0_P   LOCATION = F5; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D1_P   LOCATION = E3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D2_P   LOCATION = B3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  key1   LOCATION = B2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_dclk   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_miso   LOCATION = B14; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_mosi   LOCATION = A13; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_ncs   LOCATION = A12; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[0]   LOCATION = C15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[1]   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[2]   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[3]   LOCATION = A5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[4]   LOCATION = B5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[5]   LOCATION = A8; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[6]   LOCATION = A7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_data[7]   LOCATION = A6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_sel[0]   LOCATION = E12; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_sel[1]   LOCATION = E10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_sel[2]   LOCATION = C13; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_sel[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_sel[4]   LOCATION = E11; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  seg_sel[5]   LOCATION = D11; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[0]   LOCATION = F6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[10]   LOCATION = L8; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[11]   LOCATION = E13; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[1]   LOCATION = E6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[2]   LOCATION = D6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[3]   LOCATION = D5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[4]   LOCATION = T5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[5]   LOCATION = P5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[6]   LOCATION = N5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[7]   LOCATION = N6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[8]   LOCATION = R5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_data[9]   LOCATION = L7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_out_hs   LOCATION = E7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  vga_out_vs   LOCATION = F7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "read_sdc ../../top.sdc"
RUN-1002 : start command "read_sdc -ip rfifo_32_32_512 ../../al_ip/afifo_32_16_256.tcl"
RUN-1002 : start command "read_sdc -ip wfifo_32_32_512 ../../al_ip/afifo_16_32_256.tcl"
RUN-1002 : start command "export_db pic_sdram_elaborate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step rtl"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :         Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :        fix_undriven       |     0      |        0         |        
RUN-1001 :   gated_clock_conversion  |    off     |       off        |        
RUN-1001 :         infer_fsm         |    auto    |       auto       |        
RUN-1001 :         infer_gsr         |    off     |       off        |        
RUN-1001 :         infer_rom         |     on     |        on        |        
RUN-1001 :       keep_hierarchy      |    auto    |       auto       |        
RUN-1001 :        merge_equal        |     on     |        on        |        
RUN-1001 :      min_control_set      |     8      |        8         |        
RUN-1001 :       min_ripple_len      |    auto    |       auto       |        
RUN-1001 :          seq_syn          |     on     |        on        |        
RUN-1001 : -------------------------------------------------------------------
RUN-1002 : start command "insert_debugger"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.003082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 126, reserved = 248, peak = 126;

SYN-1079 : finish stage Check Design Sanity. Total instances: 6445, Total nets: 16354.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 0.389318s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.3%); Memory(MB): used = 126, reserved = 248, peak = 126;

SYN-1079 : finish stage Initialize Design. Total instances: 1555, Total nets: 9636.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model top
SYN-1050 : Instances selected by 'keep_hierarchy':
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :           instance           |  keep_hierarchy  |    down_module    |         file(line)          
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :  frame_read_write_m0/rea...  |       true       |  rfifo_32_32_512  | ../../src/frame_read_wr...  
RUN-1001 :  frame_read_write_m0/wri...  |       true       |  wfifo_32_32_512  | ../../src/frame_read_wr...  
RUN-1001 : --------------------------------------------------------------------------------------------------
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.049892s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.0%); Memory(MB): used = 126, reserved = 248, peak = 126;

SYN-1079 : finish stage Flatten Module. Total instances: 2027, Total nets: 8106.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-5013 WARNING: Undriven net: model "top" / net "U3/u2_ram/u2_wrrd/Sdr_init_ref_ba[1]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
		the net's pin: pin "i1[1]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
SYN-5013 WARNING: Undriven net: model "top" / net "U3/u2_ram/u2_wrrd/Sdr_init_ref_ba[0]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
		the net's pin: pin "i1[0]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[7]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[7]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[6]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[6]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[5]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[5]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[4]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[4]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[3]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[3]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[2]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[2]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[1]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[1]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5013 WARNING: Undriven net: model "top" / net "sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_write_data[0]" in ../../src/sd_card/sd_card_cmd.v(17)
		the net's pin: pin "i0[0]" in ../../src/sd_card/sd_card_cmd.v(258)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.012826s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.8%); Memory(MB): used = 121, reserved = 120, peak = 126;

SYN-1079 : finish stage Uniform Instance. Total instances: 1989, Total nets: 8065.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1066 : Inferred FSM for state register 'U3/u2_ram/u2_wrrd/state_reg' in module 'top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000              001
                  0001              010
                  0010              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'U3/u2_ram/u2_wrrd/state_reg' using encoding 'one_hot' in model 'top'
SYN-1066 : Inferred FSM for state register 'frame_read_write_m0/frame_fifo_read_m0/state_reg' in module 'top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000           000001
                  0001           000010
                  0010           000100
                  0011           001000
                  0100           010000
                  0101           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'frame_read_write_m0/frame_fifo_read_m0/state_reg' using encoding 'one_hot' in model 'top'
SYN-1066 : Inferred FSM for state register 'frame_read_write_m0/frame_fifo_write_m0/state_reg' in module 'top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000           000001
                  0001           000010
                  0010           000100
                  0011           001000
                  0100           010000
                  0101           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'frame_read_write_m0/frame_fifo_write_m0/state_reg' using encoding 'one_hot' in model 'top'
SYN-1066 : Inferred FSM for state register 'sd_card_bmp_m0/bmp_read_m0/state_reg' in module 'top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000            00001
                  0001            00010
                  0010            00100
                  0011            01000
                  0100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'sd_card_bmp_m0/bmp_read_m0/state_reg' using encoding 'one_hot' in model 'top'
SYN-1066 : Inferred FSM for state register 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg' in module 'top'
--------------------------------------------------
     Previous Encoding           New Encoding
--------------------------------------------------
                 00000     000000000000000001
                 00010     000000000000000010
                 00001     000000000000000100
                 01001     000000000000001000
                 01010     000000000000010000
                 01011     000000000000100000
                 01100     000000000001000000
                 01101     000000000010000000
                 01110     000000000100000000
                 01111     000000001000000000
                 00110     000000010000000000
                 00011     000000100000000000
                 00111     000001000000000000
                 00100     000010000000000000
                 01000     000100000000000000
                 10001     001000000000000000
                 00101     010000000000000000
                 10000     100000000000000000
--------------------------------------------------
SYN-1067 : encoded FSM with state register 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/state_reg' using encoding 'one_hot' in model 'top'
SYN-1066 : Inferred FSM for state register 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg' in module 'top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                 00000       0000000001
                 00001       0000000010
                 00010       0000000100
                 00011       0000001000
                 00100       0000010000
                 10010       0000100000
                 10001       0001000000
                 00101       0010000000
                 00110       0100000000
                 10000       1000000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg' using encoding 'one_hot' in model 'top'
SYN-1066 : Inferred FSM for state register 'sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/state_reg' in module 'top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000           000001
                   010           000010
                   001           000100
                   100           001000
                   011           010000
                   101           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'sd_card_bmp_m0/sd_card_top_m0/spi_master_m0/state_reg' using encoding 'one_hot' in model 'top'
SYN-1057 : Inferred 7 FSM(s)
SYN-1032 : 7780/214 useful/useless nets, 1852/1 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 195 instances.
SYN-1025 : Merged 1 RAM ports.
SYN-1026 : Infer Logic BRAM(frame_read_write_m0/read_buf/ram_inst/ramread0_syn_4)
	 port mode: single dual port
	 port a size: 512 x 32	 write mode: NORMAL
	 port b size: 512 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(frame_read_write_m0/write_buf/ram_inst/ramread0_syn_4)
	 port mode: single dual port
	 port a size: 512 x 32	 write mode: NORMAL
	 port b size: 512 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
USR-1002 : Derived clock:  create_generated_clock -name {sys_pll_m0/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {sys_pll_m0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {sys_pll_m0/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {sys_pll_m0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {sys_pll_m0/pll_inst.clkc[2]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 2.5000 -phase 180 -duty_cycle 50.0000 [get_pins {sys_pll_m0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {video_pll_m0/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {video_pll_m0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {video_pll_m0/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {video_pll_m0/pll_inst.clkc[1]}]
8.000000
40.000000
10.000000
8.000000
SYN-1016 : Merged 237 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 0.726346s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.1%); Memory(MB): used = 153, reserved = 146, peak = 153;

SYN-1079 : finish stage Optimize Design. Total instances: 3682, Total nets: 4386.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 92 onehot mux instances.
SYN-1014 : Optimize round 1
SYN-1017 : Remove 21 const input seq instances
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 11 mux instances.
SYN-1020 : Optimized 98 distributor mux.
SYN-1001 : Optimize 6 less-than instances
SYN-1019 : Optimized 2 mux instances.
SYN-2595 : bram inst: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_4 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_4 is set to PDPW/SP from DP for resource saving
SYN-2593 : bram inst: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_4 will be optimized to a new one with A-width 24 due to unused data out
SYN-1016 : Merged 909 instances.
SYN-1015 : Optimize round 1, 12844 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1017 : Remove 1 const input seq instances
SYN-1019 : Optimized 2 mux instances.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-5011 WARNING: Undriven pin: model "top" / inst "frame_read_write_m0/read_buf/ram_inst/ramread0_syn_4" in ../../al_ip/afifo_32_16_256.v(822) / pin "bea[0]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "frame_read_write_m0/read_buf/ram_inst/ramread0_syn_4" in ../../al_ip/afifo_32_16_256.v(822) / pin "beb[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-3010 : Optimized 22 DFF(s)
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 3 distributor mux.
SYN-1019 : Optimized 8 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 41 better
SYN-1014 : Optimize round 2
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 2, 22 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 2.517844s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (99.3%); Memory(MB): used = 162, reserved = 158, peak = 182;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 3628, Total nets: 4250.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.001123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 163, reserved = 158, peak = 182;

SYN-1079 : finish stage Check Design. Total instances: 3628, Total nets: 4250.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 3.701024s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (99.6%); Memory(MB): used = 163, reserved = 158, peak = 182;

SYN-1079 : finish stage Optimize RTL. Total instances: 3628, Total nets: 4250.

RUN-1003 : finish command "optimize_rtl" in  3.723465s wall, 3.687500s user + 0.015625s system = 3.703125s CPU (99.5%)

RUN-1004 : used memory is 163 MB, reserved memory is 158 MB, peak memory is 182 MB
RUN-1002 : start command "report_area -file pic_sdram_rtl.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20BG256***

IO Statistics
#IO                        39
  #input                    4
  #output                  35
  #inout                    0

Gate Statistics
#Basic gates             2435
  #and                    243
  #nand                     0
  #or                     238
  #nor                      0
  #xor                     66
  #xnor                    21
  #buf                      0
  #not                    179
  #bufif1                  32
  #MX21                    97
  #FADD                     0
  #DFF                   1559
  #LATCH                    0
#MACRO_ADD                127
#MACRO_EQ                  54
#MACRO_MUX                509
#MACRO_OTHERS               8

RUN-1002 : start command "export_db pic_sdram_rtl.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step gate"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     eram_init     |    off     |       off        |        
RUN-1001 :      map_mode     |    auto    |       auto       |        
RUN-1001 :    pack_effort    |   medium   |      medium      |        
RUN-1001 :   pack_seq_in_io  |    auto    |       auto       |        
RUN-1001 :       report      |  standard  |     standard     |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "optimize_gate -packarea pic_sdram_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/license/Anlogic.lic
SYN-1001 : Stage 2 | Optimize Gate
SYN-1001 : Stage 2.1 | Map Reg
SYN-1001 : End Stage 2.1 | Map Reg; Time: 0.067330s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.8%); Memory(MB): used = 163, reserved = 159, peak = 182;

SYN-1079 : finish stage Map Reg. Total instances: 3628, Total nets: 4250.

SYN-1001 : Stage 2.2 | Map IO
SYN-2002 : EG_PHY_SDRAM_2M_32 instance U3/sdram.
SYN-2001 : Map 94 IOs to PADs of model 'top'
SYN-1001 : End Stage 2.2 | Map IO; Time: 0.186450s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.6%); Memory(MB): used = 164, reserved = 159, peak = 182;

SYN-1001 : Stage 2.3 | Map Macro
RUN-1002 : start command "update_pll_param -module top"
SYN-6577 WARNING: The clock signal "U3/u2_ram/SDRAM_CLK" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-6562 WARNING: The init value of "frame_read_write_m0/read_buf/ram_inst/ramread0_syn_4(../../al_ip/afifo_32_16_256.v(822))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "frame_read_write_m0/write_buf/ram_inst/ramread0_syn_4(../../al_ip/afifo_16_32_256.v(822))" will be ignored since gate eram_init is set to off
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 81 control mux instances
SYN-1001 : Generate 13 bigger adders
SYN-1001 : Optimize 18 adders
SYN-1001 : Optimize 3 less-than instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 140 instances.
SYN-2501 : Optimize round 1, 547 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
8.000000
40.000000
10.000000
8.000000
SYN-2501 : Map 99 macro adder(s)
SYN-1019 : Optimized 677 mux instances.
SYN-1016 : Merged 96 instances.
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[0]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[1]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[2]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[3]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[4]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[5]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[6]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[7]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[8]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "top" / inst "U3/u2_ram/u2_wrrd/Sdr_rd_dout_reg[9]" in ../../src/sdram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 2.3 | Map Macro; Time: 0.777850s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.4%); Memory(MB): used = 180, reserved = 166, peak = 182;

SYN-1079 : finish stage Map Macro. Total instances: 5047, Total nets: 5590.

SYN-1001 : Stage 2.4 | Map Gate
SYN-3001 : Collect 1094 PI 759 PO (3 timing unconstrained) for mapping
SYN-2581 : Mapping with K=5, #lut = 1011 (2.94), #lev = 9 (2.09), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 984 (2.94), #lev = 9 (2.17), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.50 sec, map = 0.09 sec, post map opt = 0.24 sec.
SYN-1001 : End Stage 2.4 | Map Gate; Time: 1.668780s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (100.2%); Memory(MB): used = 189, reserved = 174, peak = 189;

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 59 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1495 DFF/LATCH to SEQ ...
SYN-4009 : Pack 21 carry chain into lslice
SYN-4007 : Packing 392 adder to BLE ...
SYN-4008 : Packed 392 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -5291                |
|     Setup TNS             |      -268132                |
|     Num of violated S-EP  |           87                |
|     Hold WNS              |          674                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         1467                |
|     #luts                 |          984                |
|     #lut1                 |           13                |
|     #lut1(~A)             |           13                |
|     #slices               |          319                |
|     slices percentage     |        3.26%                |
|     #RAMs                 |            4                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |           59                |
|     #insts in MACRO       |          319                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |          179                |
|     #keep_hier            |          132                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        20.68                |
| dff(single fanout)->dff   |          360                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
---------------------------------------------------------------------------------------------------------------------------------
  Clock                          |  Period             |  0     |  1    |  2    |  3    |  4    |  5   |  6   |  7  |  8   |  9
---------------------------------------------------------------------------------------------------------------------------------
  clk                            |  20.000ns (50MHz)   |  0     |  13   |  0    |  18   |  2    |  0   |  0   |  0  |  0   |  0
  ext_mem_clk                    |  8.000ns (125MHz)   |  595   |  150  |  110  |  92   |  10   |  11  |  4   |  2  |  4   |  0
  sd_card_clk                    |  10.000ns (100MHz)  |  198   |  182  |  75   |  185  |  106  |  21  |  5   |  4  |  17  |  0
  sys_pll_m0/pll_inst.clkc[2]    |  8.000ns (125MHz)   |  16    |  32   |  0    |  0    |  0    |  0   |  0   |  0  |  0   |  0
  video_clk                      |  40.000ns (25MHz)   |  204   |  66   |  27   |  28   |  29   |  29  |  12  |  1  |  15  |  4
  video_pll_m0/pll_inst.clkc[1]  |  8.000ns (125MHz)   |  39    |  27   |  0    |  0    |  0    |  0   |  0   |  0  |  0   |  0
  Total                          |  NA                 |  1052  |  470  |  212  |  323  |  147  |  61  |  21  |  7  |  36  |  4
---------------------------------------------------------------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(2333 paths analyzed)

Hierarchical Rent Exponent Report
+--------------------------------------------------------+
|Inst     |Model  |Rent     |Cell     |Pin     |Term     |
+--------------------------------------------------------+
|top      |top    |0.19     |3363     |11596   |16       |
+--------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

SYN-1001 : The design has 8 dangling syn_keep insts.
RUN-1002 : start command "report_area -file pic_sdram_gate.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20BG256***

IO Statistics
#IO                        39   out of    188   20.74%
  #input                    4
  #output                  35
  #inout                    0

LUT Statistics
#Total_luts               984
  #lut4                   916
  #lut5                    68
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                     1622   out of  19600    8.28%
#reg                     1495   out of  19600    7.63%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dsp                        0   out of     29    0.00%
#pad                       43   out of    188   22.87%
  #ireg                     1
  #oreg                    34
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       2   out of     16   12.50%

SYN-1001 : End Stage 2 | Optimize Gate; Time: 3.530526s wall, 3.375000s user + 0.125000s system = 3.500000s CPU (99.1%); Memory(MB): used = 180, reserved = 172, peak = 189;

RUN-1003 : finish command "optimize_gate -packarea pic_sdram_gate.area" in  3.542378s wall, 3.390625s user + 0.125000s system = 3.515625s CPU (99.2%)

RUN-1004 : used memory is 180 MB, reserved memory is 172 MB, peak memory is 189 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 3 | Legalize Phy Inst
SYN-1011 : Flatten model top
SYN-1001 : End Stage 3 | Legalize Phy Inst; Time: 0.010163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 180, reserved = 172, peak = 189;

RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_status -file pic_sdram_gate.ts"
RUN-1002 : start command "report_timing_summary -file pic_sdram_gate.timing"
RUN-1002 : start command "flow_status -file flow.status"
Location         : C:\Users\Administrator\Desktop\lab_ex_6_tf_sdram_hdmi\pic_sdram_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : top
Device           : EG4S20BG256
Speed            : NA

Timing Mode      : basic
Setup            : WNS -5291ps  TNS  -266245ps  NUM_FEPS    87
Hold             : WNS   471ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |   3s(50%)   |    3(50%)     |        180        |        189        
RUN-1001 :   optimize_rtl   |    1     |   3s(50%)   |    3(50%)     |        163        |        182        
RUN-1001 :   import_device  |    1     |   0s(0%)    |     0(0%)     |        81         |        81         
RUN-1001 :     read_adc     |    1     |   0s(0%)    |     0(0%)     |        120        |        120        
RUN-1001 :     read_sdc     |    3     |   0s(0%)    |     0(0%)     |        120        |        120        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    7     |     6s      |       6       |        180        |        189        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db pic_sdram_gate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_flow_status -s read_design -e opt_gate"
RUN-1002 : start command "flow_status"

Location         : C:\Users\Administrator\Desktop\lab_ex_6_tf_sdram_hdmi\pic_sdram_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : top
Device           : EG4S20BG256
Speed            : NA

Timing Mode      : basic
Setup            : WNS -5291ps  TNS  -266245ps  NUM_FEPS    87
Hold             : WNS   471ps  TNS        0ps  NUM_FEPS     0

RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |   3s(50%)   |    3(50%)     |        180        |        189        
RUN-1001 :   optimize_rtl   |    1     |   3s(50%)   |    3(50%)     |        163        |        182        
RUN-1001 :   import_device  |    1     |   0s(0%)    |     0(0%)     |        81         |        81         
RUN-1001 :     read_adc     |    1     |   0s(0%)    |     0(0%)     |        120        |        120        
RUN-1001 :     read_sdc     |    3     |   0s(0%)    |     0(0%)     |        120        |        120        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    7     |     6s      |       6       |        180        |        189        
RUN-1001 : --------------------------------------------------------------------------------------------------
