#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 10 17:56:46 2020
# Process ID: 8640
# Current directory: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11228 C:\Users\Terry\Desktop\ENGG 3380\Processor-ENGG3380\Processor.xpr
# Log file: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/vivado.log
# Journal file: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
add_bp {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} 61
rest
run all
run all
rest
run 1000 ns
add_bp {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} 60
rest
run 1000 ns
remove_bps -file {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} -line 61
add_bp {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} 61
remove_bps -file {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} -line 61
rest
run 1000 ns
remove_bps -file {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} -line 60
rest
run 1000 nas
run 1000 ns
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
close_sim
