circuit IPECLoadUnit :
  module Queue_324035818 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, length : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, length : UInt<8>}}, count : UInt<4>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    cmem ram : { address : UInt<64>, length : UInt<8>} [8] @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 329:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 329:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 329:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 329:14]

  module AXIReadUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip readAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : { address : UInt<64>, length : UInt<8>}}, readData : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<512>}, axi4master : { ar : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}, flip r : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, data : UInt<512>, resp : UInt<2>, last : UInt<1>}}, done : UInt<1>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 264:14]

    reg aState : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 275:23]
    reg addrBuf : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 276:24]
    reg lenBuf : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 277:23]
    reg burstBuf : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 278:25]
    reg aValidBuf : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 279:26]
    wire enqueueSignal : UInt<1> @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 280:27]
    enqueueSignal <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 281:17]
    reg numOutstanding : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 282:31]
    inst addrQ_Queue_324035818 of Queue_324035818 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    addrQ_Queue_324035818.clock <= clock
    addrQ_Queue_324035818.reset <= reset
    addrQ_Queue_324035818.io.enq.valid <= io.readAddress.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    addrQ_Queue_324035818.io.enq.bits.length <= io.readAddress.bits.length @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    addrQ_Queue_324035818.io.enq.bits.address <= io.readAddress.bits.address @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    io.readAddress.ready <= addrQ_Queue_324035818.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    node _io_done_T = eq(aState, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 288:21]
    io.done <= _io_done_T @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 288:11]
    io.axi4master.ar.valid <= aValidBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 292:24]
    io.axi4master.ar.addr <= addrBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 293:23]
    io.axi4master.ar.id <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 294:21]
    io.axi4master.ar.len <= lenBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 298:22]
    io.axi4master.ar.size <= UInt<3>("h6") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 299:23]
    io.axi4master.ar.burst <= burstBuf @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 301:24]
    io.axi4master.ar.prot <= UInt<2>("h2") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 302:23]
    io.axi4master.ar.qos <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 303:22]
    io.axi4master.ar.cache <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 304:24]
    io.axi4master.ar.lock <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 305:23]
    io.axi4master.ar.region <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 306:25]
    addrQ_Queue_324035818.io.deq.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    node _T = eq(aState, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 311:15]
    when _T : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 311:25]
      node _T_1 = lt(numOutstanding, UInt<4>("h8")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 312:40]
      node _T_2 = and(addrQ_Queue_324035818.io.deq.valid, _T_1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 312:22]
      when _T_2 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 312:62]
        aValidBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 313:17]
        addrQ_Queue_324035818.io.deq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
        addrBuf <= addrQ_Queue_324035818.io.deq.bits.address @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 320:15]
        lenBuf <= addrQ_Queue_324035818.io.deq.bits.length @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 321:15]
        node _burstBuf_T = gt(addrQ_Queue_324035818.io.deq.bits.length, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 322:37]
        node _burstBuf_T_1 = mux(_burstBuf_T, UInt<2>("h1"), UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 322:22]
        burstBuf <= _burstBuf_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 322:16]
        aState <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 323:14]
        enqueueSignal <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 324:21]
      else :
        enqueueSignal <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 327:21]
    else :
      node _T_3 = eq(aState, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 329:21]
      when _T_3 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 329:32]
        when io.axi4master.ar.ready : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 330:31]
          node _T_4 = lt(numOutstanding, UInt<4>("h8")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 331:42]
          node _T_5 = and(addrQ_Queue_324035818.io.deq.valid, _T_4) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 331:24]
          when _T_5 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 331:64]
            aValidBuf <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 332:19]
            addrQ_Queue_324035818.io.deq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
            addrBuf <= addrQ_Queue_324035818.io.deq.bits.address @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 339:17]
            lenBuf <= addrQ_Queue_324035818.io.deq.bits.length @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 340:17]
            node _burstBuf_T_2 = gt(addrQ_Queue_324035818.io.deq.bits.length, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 341:39]
            node _burstBuf_T_3 = mux(_burstBuf_T_2, UInt<2>("h1"), UInt<2>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 341:24]
            burstBuf <= _burstBuf_T_3 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 341:18]
            aState <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 342:16]
            enqueueSignal <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 343:23]
          else :
            aValidBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 345:19]
            addrBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 346:17]
            lenBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 347:17]
            burstBuf <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 348:18]
            aState <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 349:16]
            enqueueSignal <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 350:23]
        else :
          enqueueSignal <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 354:21]
    io.axi4master.r.ready <= io.readData.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 365:21]
    reg outCounter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 367:27]
    io.readData.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    io.readData.bits is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    io.readData.bits <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 371:20]
    node _T_6 = and(io.readData.ready, io.axi4master.r.valid) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 372:26]
    when _T_6 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 372:47]
      io.readData.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
      io.readData.bits <= io.axi4master.r.data @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
      node _outCounter_T = add(outCounter, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 375:30]
      node _outCounter_T_1 = tail(_outCounter_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 375:30]
      outCounter <= _outCounter_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 375:16]
    when enqueueSignal : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 379:22]
      node _T_7 = and(io.readData.ready, io.axi4master.r.valid) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 380:28]
      node _T_8 = and(_T_7, io.axi4master.r.last) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 380:49]
      when _T_8 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 380:69]
        numOutstanding <= numOutstanding @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 382:22]
      else :
        node _numOutstanding_T = add(numOutstanding, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 386:40]
        node _numOutstanding_T_1 = tail(_numOutstanding_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 386:40]
        numOutstanding <= _numOutstanding_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 386:22]
    else :
      node _T_9 = and(io.readData.ready, io.axi4master.r.valid) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 389:31]
      node _T_10 = and(_T_9, io.axi4master.r.last) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 389:52]
      when _T_10 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 389:72]
        node _numOutstanding_T_2 = sub(numOutstanding, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 391:38]
        node _numOutstanding_T_3 = tail(_numOutstanding_T_2, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 391:38]
        numOutstanding <= _numOutstanding_T_3 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/axi4/AXI4Master.scala 391:20]


  module Queue_1713223230 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<512>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<512>}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 272:14]

    cmem ram : UInt<512> [2] @[src/main/scala/chisel3/util/Decoupled.scala 273:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 277:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 278:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 278:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 279:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 280:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 287:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 287:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 290:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 293:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 293:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 294:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 296:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 299:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 302:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 302:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 310:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 310:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 326:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 329:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 329:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 329:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 329:14]

  module IPECLoadUnit :
    input clock : Clock
    input reset : UInt<1>
    output io : { data : { flip ready : UInt<1>, valid : UInt<1>, bits : { last : UInt<1>, bits : UInt<512>}}, axi4master : { ar : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}, flip r : { valid : UInt<1>, flip ready : UInt<1>, id : UInt<1>, data : UInt<512>, resp : UInt<2>, last : UInt<1>}}, flip start : UInt<1>, flip baseAddress : UInt<64>, flip numTransfers : UInt<32>, done : UInt<1>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 33:14]

    inst readUnit of AXIReadUnit @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 46:24]
    readUnit.clock <= clock
    readUnit.reset <= reset
    inst readData_Queue_1713223230 of Queue_1713223230 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 41:21]
    readData_Queue_1713223230.clock <= clock
    readData_Queue_1713223230.reset <= reset
    readData_Queue_1713223230.io.enq.valid <= readUnit.io.readData.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 43:22]
    readData_Queue_1713223230.io.enq.bits <= readUnit.io.readData.bits @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 44:21]
    readUnit.io.readData.ready <= readData_Queue_1713223230.io.enq.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/util/ChiselUtilities.scala 45:17]
    readData_Queue_1713223230.io.deq.ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 89:20]
    io.data.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    io.data.bits.bits is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    io.data.bits.last is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    readUnit.io.axi4master.r <= io.axi4master.r @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.region <= readUnit.io.axi4master.ar.region @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.qos <= readUnit.io.axi4master.ar.qos @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.prot <= readUnit.io.axi4master.ar.prot @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.cache <= readUnit.io.axi4master.ar.cache @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.lock <= readUnit.io.axi4master.ar.lock @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.burst <= readUnit.io.axi4master.ar.burst @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.size <= readUnit.io.axi4master.ar.size @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.len <= readUnit.io.axi4master.ar.len @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.addr <= readUnit.io.axi4master.ar.addr @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.id <= readUnit.io.axi4master.ar.id @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    readUnit.io.axi4master.ar.ready <= io.axi4master.ar.ready @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    io.axi4master.ar.valid <= readUnit.io.axi4master.ar.valid @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 50:17]
    reg numRemainingRequests : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 53:37]
    reg numTransfers : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 54:29]
    reg numReceivedTransfers : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 55:37]
    reg state : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 60:22]
    node _T = eq(UInt<1>("h0"), state) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 61:16]
    when _T : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 61:16]
      when io.start : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 63:21]
        state <= UInt<1>("h1") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 64:15]
        numTransfers <= io.numTransfers @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 65:22]
        numReceivedTransfers <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 66:30]
    else :
      node _T_1 = eq(UInt<1>("h1"), state) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 61:16]
      when _T_1 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 61:16]
        node _T_2 = eq(numRemainingRequests, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 70:33]
        node _T_3 = eq(numReceivedTransfers, numTransfers) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 70:65]
        node _T_4 = and(_T_2, _T_3) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 70:41]
        when _T_4 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 70:82]
          state <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 71:15]
    node _T_5 = and(io.data.ready, readData_Queue_1713223230.io.deq.valid) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 76:22]
    when _T_5 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 76:41]
      readData_Queue_1713223230.io.deq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 82:20]
      wire enq : { last : UInt<1>, bits : UInt<512>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 78:19]
      enq.bits <= readData_Queue_1713223230.io.deq.bits @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 79:14]
      node _enq_last_T = sub(numTransfers, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 80:55]
      node _enq_last_T_1 = tail(_enq_last_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 80:55]
      node _enq_last_T_2 = eq(numReceivedTransfers, _enq_last_T_1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 80:38]
      enq.last <= _enq_last_T_2 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 80:14]
      io.data.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
      io.data.bits <= enq @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
      node _numReceivedTransfers_T = add(numReceivedTransfers, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 82:50]
      node _numReceivedTransfers_T_1 = tail(_numReceivedTransfers_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 82:50]
      numReceivedTransfers <= _numReceivedTransfers_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 82:26]
    reg nextAddressCounter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 87:35]
    node _T_6 = eq(state, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 88:14]
    node _T_7 = and(_T_6, io.start) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 88:24]
    when _T_7 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 88:36]
      nextAddressCounter <= io.baseAddress @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 89:24]
      numRemainingRequests <= io.numTransfers @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 90:26]
    readUnit.io.readAddress.valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 73:20]
    readUnit.io.readAddress.bits.length is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    readUnit.io.readAddress.bits.address is invalid @[src/main/scala/chisel3/util/Decoupled.scala 74:19]
    readUnit.io.readAddress.bits.address <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 96:40]
    readUnit.io.readAddress.bits.length <= UInt<1>("h0") @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 97:39]
    wire burstLength : UInt<9> @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 100:25]
    node _burstLength_T = gt(numRemainingRequests, UInt<5>("h10")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 101:43]
    node _burstLength_T_1 = mux(_burstLength_T, UInt<5>("h10"), numRemainingRequests) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 101:21]
    burstLength <= _burstLength_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 101:15]
    node _T_8 = eq(state, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 103:14]
    node _T_9 = gt(numRemainingRequests, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 103:51]
    node _T_10 = and(_T_8, _T_9) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 103:27]
    node _T_11 = and(_T_10, readUnit.io.readAddress.ready) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 103:57]
    when _T_11 : @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 103:90]
      wire request : { address : UInt<64>, length : UInt<8>} @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 104:23]
      request.address <= nextAddressCounter @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 105:21]
      node _request_length_T = sub(burstLength, UInt<1>("h1")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 106:35]
      node _request_length_T_1 = tail(_request_length_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 106:35]
      request.length <= _request_length_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 106:20]
      readUnit.io.readAddress.valid <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 64:20]
      readUnit.io.readAddress.bits.length <= request.length @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
      readUnit.io.readAddress.bits.address <= request.address @[src/main/scala/chisel3/util/Decoupled.scala 65:19]
      node _nextAddressCounter_T = mul(burstLength, UInt<7>("h40")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 111:60]
      node _nextAddressCounter_T_1 = add(nextAddressCounter, _nextAddressCounter_T) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 111:46]
      node _nextAddressCounter_T_2 = tail(_nextAddressCounter_T_1, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 111:46]
      nextAddressCounter <= _nextAddressCounter_T_2 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 111:24]
      node _numRemainingRequests_T = sub(numRemainingRequests, burstLength) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 112:50]
      node _numRemainingRequests_T_1 = tail(_numRemainingRequests_T, 1) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 112:50]
      numRemainingRequests <= _numRemainingRequests_T_1 @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 112:26]
    node _io_done_T = eq(state, UInt<1>("h0")) @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 115:20]
    io.done <= _io_done_T @[home/jsch/projects/mthesis/ChiselSPNController/src/main/scala/ipec.infrastructure/memory/IPECLoadUnit.scala 115:11]

