

================================================================
== Vitis HLS Report for 'fft_64pt_Pipeline_VITIS_LOOP_271_2'
================================================================
* Date:           Sun Aug 31 16:41:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_2  |       32|       32|         2|          2|          2|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_2"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i5 %i_2" [radixfft/core.cpp:273]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.36ns)   --->   "%icmp_ln271 = icmp_eq  i5 %i, i5 16" [radixfft/core.cpp:271]   --->   Operation 9 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln271 = add i5 %i, i5 1" [radixfft/core.cpp:271]   --->   Operation 11 'add' 'add_ln271' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %for.inc57.split, void %for.end59.exitStub" [radixfft/core.cpp:271]   --->   Operation 12 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln273 = trunc i5 %i" [radixfft/core.cpp:273]   --->   Operation 13 'trunc' 'trunc_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln273, i2 0" [radixfft/core.cpp:273]   --->   Operation 14 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln273 = or i3 %shl_ln1, i3 1" [radixfft/core.cpp:273]   --->   Operation 15 'or' 'or_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i3 %or_ln273" [radixfft/core.cpp:273]   --->   Operation 16 'zext' 'zext_ln273' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 17 'getelementptr' 'in_real_0_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 18 'getelementptr' 'in_real_1_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 19 'getelementptr' 'in_real_2_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 20 'getelementptr' 'in_real_3_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 21 'getelementptr' 'in_real_4_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 22 'getelementptr' 'in_real_5_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 23 'getelementptr' 'in_real_6_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 24 'getelementptr' 'in_real_7_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 25 'getelementptr' 'in_imag_0_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 26 'getelementptr' 'in_imag_1_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 27 'getelementptr' 'in_imag_2_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 28 'getelementptr' 'in_imag_3_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 29 'getelementptr' 'in_imag_4_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 30 'getelementptr' 'in_imag_5_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 31 'getelementptr' 'in_imag_6_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln273" [radixfft/core.cpp:273]   --->   Operation 32 'getelementptr' 'in_imag_7_addr' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%in_real_0_load = load i3 %in_real_0_addr" [radixfft/core.cpp:273]   --->   Operation 33 'load' 'in_real_0_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%in_real_1_load = load i3 %in_real_1_addr" [radixfft/core.cpp:273]   --->   Operation 34 'load' 'in_real_1_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%in_real_2_load = load i3 %in_real_2_addr" [radixfft/core.cpp:273]   --->   Operation 35 'load' 'in_real_2_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%in_real_3_load = load i3 %in_real_3_addr" [radixfft/core.cpp:273]   --->   Operation 36 'load' 'in_real_3_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%in_real_4_load = load i3 %in_real_4_addr" [radixfft/core.cpp:273]   --->   Operation 37 'load' 'in_real_4_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%in_real_5_load = load i3 %in_real_5_addr" [radixfft/core.cpp:273]   --->   Operation 38 'load' 'in_real_5_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%in_real_6_load = load i3 %in_real_6_addr" [radixfft/core.cpp:273]   --->   Operation 39 'load' 'in_real_6_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%in_real_7_load = load i3 %in_real_7_addr" [radixfft/core.cpp:273]   --->   Operation 40 'load' 'in_real_7_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i3 %in_imag_0_addr" [radixfft/core.cpp:273]   --->   Operation 41 'load' 'in_imag_0_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i3 %in_imag_1_addr" [radixfft/core.cpp:273]   --->   Operation 42 'load' 'in_imag_1_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i3 %in_imag_2_addr" [radixfft/core.cpp:273]   --->   Operation 43 'load' 'in_imag_2_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i3 %in_imag_3_addr" [radixfft/core.cpp:273]   --->   Operation 44 'load' 'in_imag_3_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%in_imag_4_load = load i3 %in_imag_4_addr" [radixfft/core.cpp:273]   --->   Operation 45 'load' 'in_imag_4_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%in_imag_5_load = load i3 %in_imag_5_addr" [radixfft/core.cpp:273]   --->   Operation 46 'load' 'in_imag_5_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%in_imag_6_load = load i3 %in_imag_6_addr" [radixfft/core.cpp:273]   --->   Operation 47 'load' 'in_imag_6_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%in_imag_7_load = load i3 %in_imag_7_addr" [radixfft/core.cpp:273]   --->   Operation 48 'load' 'in_imag_7_load' <Predicate = (!icmp_ln271)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln273_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 2, i32 3" [radixfft/core.cpp:273]   --->   Operation 49 'partselect' 'trunc_ln273_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln274 = or i3 %shl_ln1, i3 3" [radixfft/core.cpp:274]   --->   Operation 50 'or' 'or_ln274' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i3 %or_ln274" [radixfft/core.cpp:274]   --->   Operation 51 'zext' 'zext_ln274' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_real_0_addr_1 = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 52 'getelementptr' 'in_real_0_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_real_1_addr_1 = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 53 'getelementptr' 'in_real_1_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in_real_2_addr_1 = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 54 'getelementptr' 'in_real_2_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_real_3_addr_1 = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 55 'getelementptr' 'in_real_3_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in_real_4_addr_1 = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 56 'getelementptr' 'in_real_4_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_real_5_addr_1 = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 57 'getelementptr' 'in_real_5_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%in_real_6_addr_1 = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 58 'getelementptr' 'in_real_6_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%in_real_7_addr_1 = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 59 'getelementptr' 'in_real_7_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in_imag_0_addr_1 = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 60 'getelementptr' 'in_imag_0_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%in_imag_1_addr_1 = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 61 'getelementptr' 'in_imag_1_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_imag_2_addr_1 = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 62 'getelementptr' 'in_imag_2_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_imag_3_addr_1 = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 63 'getelementptr' 'in_imag_3_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%in_imag_4_addr_1 = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 64 'getelementptr' 'in_imag_4_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_imag_5_addr_1 = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 65 'getelementptr' 'in_imag_5_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_imag_6_addr_1 = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 66 'getelementptr' 'in_imag_6_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_imag_7_addr_1 = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln274" [radixfft/core.cpp:274]   --->   Operation 67 'getelementptr' 'in_imag_7_addr_1' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%in_real_0_load_4 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 68 'load' 'in_real_0_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%in_real_1_load_4 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 69 'load' 'in_real_1_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%in_real_2_load_4 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 70 'load' 'in_real_2_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%in_real_3_load_4 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 71 'load' 'in_real_3_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%in_real_4_load_4 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 72 'load' 'in_real_4_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%in_real_5_load_4 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 73 'load' 'in_real_5_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%in_real_6_load_4 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 74 'load' 'in_real_6_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%in_real_7_load_4 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 75 'load' 'in_real_7_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%in_imag_0_load_4 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 76 'load' 'in_imag_0_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%in_imag_1_load_4 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 77 'load' 'in_imag_1_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%in_imag_2_load_4 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 78 'load' 'in_imag_2_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%in_imag_3_load_4 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 79 'load' 'in_imag_3_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%in_imag_4_load_4 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 80 'load' 'in_imag_4_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [2/2] (2.32ns)   --->   "%in_imag_5_load_4 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 81 'load' 'in_imag_5_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%in_imag_6_load_4 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 82 'load' 'in_imag_6_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%in_imag_7_load_4 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 83 'load' 'in_imag_7_load_4' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 84 [2/2] (2.32ns)   --->   "%in_real_0_load_3 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 84 'load' 'in_real_0_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (2.32ns)   --->   "%in_real_1_load_3 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 85 'load' 'in_real_1_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%in_real_2_load_3 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 86 'load' 'in_real_2_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%in_real_3_load_3 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 87 'load' 'in_real_3_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (2.32ns)   --->   "%in_real_4_load_3 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 88 'load' 'in_real_4_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%in_real_5_load_3 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 89 'load' 'in_real_5_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%in_real_6_load_3 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 90 'load' 'in_real_6_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (2.32ns)   --->   "%in_real_7_load_3 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 91 'load' 'in_real_7_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%in_imag_0_load_3 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 92 'load' 'in_imag_0_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (2.32ns)   --->   "%in_imag_1_load_3 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 93 'load' 'in_imag_1_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [2/2] (2.32ns)   --->   "%in_imag_2_load_3 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 94 'load' 'in_imag_2_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [2/2] (2.32ns)   --->   "%in_imag_3_load_3 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 95 'load' 'in_imag_3_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 96 [2/2] (2.32ns)   --->   "%in_imag_4_load_3 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 96 'load' 'in_imag_4_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 97 [2/2] (2.32ns)   --->   "%in_imag_5_load_3 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 97 'load' 'in_imag_5_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%in_imag_6_load_3 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 98 'load' 'in_imag_6_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%in_imag_7_load_3 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 99 'load' 'in_imag_7_load_3' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 100 [2/2] (2.32ns)   --->   "%in_real_0_load_2 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 100 'load' 'in_real_0_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%in_real_1_load_2 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 101 'load' 'in_real_1_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%in_real_2_load_2 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 102 'load' 'in_real_2_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%in_real_3_load_2 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 103 'load' 'in_real_3_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%in_real_4_load_2 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 104 'load' 'in_real_4_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%in_real_5_load_2 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 105 'load' 'in_real_5_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 106 [2/2] (2.32ns)   --->   "%in_real_6_load_2 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 106 'load' 'in_real_6_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%in_real_7_load_2 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 107 'load' 'in_real_7_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 108 [2/2] (2.32ns)   --->   "%in_imag_0_load_2 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 108 'load' 'in_imag_0_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 109 [2/2] (2.32ns)   --->   "%in_imag_1_load_2 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 109 'load' 'in_imag_1_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 110 [2/2] (2.32ns)   --->   "%in_imag_2_load_2 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 110 'load' 'in_imag_2_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 111 [2/2] (2.32ns)   --->   "%in_imag_3_load_2 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 111 'load' 'in_imag_3_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 112 [2/2] (2.32ns)   --->   "%in_imag_4_load_2 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 112 'load' 'in_imag_4_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 113 [2/2] (2.32ns)   --->   "%in_imag_5_load_2 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 113 'load' 'in_imag_5_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 114 [2/2] (2.32ns)   --->   "%in_imag_6_load_2 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 114 'load' 'in_imag_6_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 115 [2/2] (2.32ns)   --->   "%in_imag_7_load_2 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 115 'load' 'in_imag_7_load_2' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 116 [2/2] (2.32ns)   --->   "%in_real_0_load_1 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 116 'load' 'in_real_0_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%in_real_1_load_1 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 117 'load' 'in_real_1_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 118 [2/2] (2.32ns)   --->   "%in_real_2_load_1 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 118 'load' 'in_real_2_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 119 [2/2] (2.32ns)   --->   "%in_real_3_load_1 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 119 'load' 'in_real_3_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 120 [2/2] (2.32ns)   --->   "%in_real_4_load_1 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 120 'load' 'in_real_4_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%in_real_5_load_1 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 121 'load' 'in_real_5_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 122 [2/2] (2.32ns)   --->   "%in_real_6_load_1 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 122 'load' 'in_real_6_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 123 [2/2] (2.32ns)   --->   "%in_real_7_load_1 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 123 'load' 'in_real_7_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 124 [2/2] (2.32ns)   --->   "%in_imag_0_load_1 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 124 'load' 'in_imag_0_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 125 [2/2] (2.32ns)   --->   "%in_imag_1_load_1 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 125 'load' 'in_imag_1_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 126 [2/2] (2.32ns)   --->   "%in_imag_2_load_1 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 126 'load' 'in_imag_2_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 127 [2/2] (2.32ns)   --->   "%in_imag_3_load_1 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 127 'load' 'in_imag_3_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 128 [2/2] (2.32ns)   --->   "%in_imag_4_load_1 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 128 'load' 'in_imag_4_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 129 [2/2] (2.32ns)   --->   "%in_imag_5_load_1 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 129 'load' 'in_imag_5_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 130 [2/2] (2.32ns)   --->   "%in_imag_6_load_1 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 130 'load' 'in_imag_6_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 131 [2/2] (2.32ns)   --->   "%in_imag_7_load_1 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 131 'load' 'in_imag_7_load_1' <Predicate = (!icmp_ln271 & trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 266 'ret' 'ret_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i5 %i" [radixfft/core.cpp:271]   --->   Operation 132 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln272 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:272]   --->   Operation 133 'specpipeline' 'specpipeline_ln272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [radixfft/core.cpp:271]   --->   Operation 134 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i2 %trunc_ln271" [radixfft/core.cpp:273]   --->   Operation 135 'zext' 'zext_ln273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 136 'getelementptr' 'o1_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%o1_in_real_V_1_addr = getelementptr i32 %o1_in_real_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 137 'getelementptr' 'o1_in_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%o1_in_real_V_2_addr = getelementptr i32 %o1_in_real_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 138 'getelementptr' 'o1_in_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%o1_in_real_V_3_addr = getelementptr i32 %o1_in_real_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 139 'getelementptr' 'o1_in_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 140 'getelementptr' 'o1_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%o1_in_imag_V_1_addr = getelementptr i32 %o1_in_imag_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 141 'getelementptr' 'o1_in_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%o1_in_imag_V_2_addr = getelementptr i32 %o1_in_imag_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 142 'getelementptr' 'o1_in_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%o1_in_imag_V_3_addr = getelementptr i32 %o1_in_imag_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:273]   --->   Operation 143 'getelementptr' 'o1_in_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i, i32 1, i32 3" [radixfft/core.cpp:273]   --->   Operation 144 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%in_real_0_load = load i3 %in_real_0_addr" [radixfft/core.cpp:273]   --->   Operation 145 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%in_real_1_load = load i3 %in_real_1_addr" [radixfft/core.cpp:273]   --->   Operation 146 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 147 [1/2] (2.32ns)   --->   "%in_real_2_load = load i3 %in_real_2_addr" [radixfft/core.cpp:273]   --->   Operation 147 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/2] (2.32ns)   --->   "%in_real_3_load = load i3 %in_real_3_addr" [radixfft/core.cpp:273]   --->   Operation 148 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%in_real_4_load = load i3 %in_real_4_addr" [radixfft/core.cpp:273]   --->   Operation 149 'load' 'in_real_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 150 [1/2] (2.32ns)   --->   "%in_real_5_load = load i3 %in_real_5_addr" [radixfft/core.cpp:273]   --->   Operation 150 'load' 'in_real_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%in_real_6_load = load i3 %in_real_6_addr" [radixfft/core.cpp:273]   --->   Operation 151 'load' 'in_real_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%in_real_7_load = load i3 %in_real_7_addr" [radixfft/core.cpp:273]   --->   Operation 152 'load' 'in_real_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 153 [1/1] (2.30ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i3 %trunc_ln6" [radixfft/core.cpp:273]   --->   Operation 153 'mux' 'tmp_5' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i3 %in_imag_0_addr" [radixfft/core.cpp:273]   --->   Operation 154 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i3 %in_imag_1_addr" [radixfft/core.cpp:273]   --->   Operation 155 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 156 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i3 %in_imag_2_addr" [radixfft/core.cpp:273]   --->   Operation 156 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i3 %in_imag_3_addr" [radixfft/core.cpp:273]   --->   Operation 157 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 158 [1/2] (2.32ns)   --->   "%in_imag_4_load = load i3 %in_imag_4_addr" [radixfft/core.cpp:273]   --->   Operation 158 'load' 'in_imag_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 159 [1/2] (2.32ns)   --->   "%in_imag_5_load = load i3 %in_imag_5_addr" [radixfft/core.cpp:273]   --->   Operation 159 'load' 'in_imag_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 160 [1/2] (2.32ns)   --->   "%in_imag_6_load = load i3 %in_imag_6_addr" [radixfft/core.cpp:273]   --->   Operation 160 'load' 'in_imag_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 161 [1/2] (2.32ns)   --->   "%in_imag_7_load = load i3 %in_imag_7_addr" [radixfft/core.cpp:273]   --->   Operation 161 'load' 'in_imag_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 162 [1/1] (2.30ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i3 %trunc_ln6" [radixfft/core.cpp:273]   --->   Operation 162 'mux' 'tmp_6' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 163 'getelementptr' 'o2_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%o2_in_imag_V_1_addr = getelementptr i32 %o2_in_imag_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 164 'getelementptr' 'o2_in_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%o2_in_imag_V_2_addr = getelementptr i32 %o2_in_imag_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 165 'getelementptr' 'o2_in_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%o2_in_imag_V_3_addr = getelementptr i32 %o2_in_imag_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 166 'getelementptr' 'o2_in_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.95ns)   --->   "%switch_ln273 = switch i2 %trunc_ln273_1, void %arrayidx56.1.case.3, i2 0, void %arrayidx56.1.case.0, i2 1, void %arrayidx56.1.case.1, i2 2, void %arrayidx56.1.case.2" [radixfft/core.cpp:273]   --->   Operation 167 'switch' 'switch_ln273' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_2_addr" [radixfft/core.cpp:273]   --->   Operation 168 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_2_addr" [radixfft/core.cpp:273]   --->   Operation 169 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%o2_in_real_V_2_addr = getelementptr i32 %o2_in_real_V_2, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 170 'getelementptr' 'o2_in_real_V_2_addr' <Predicate = (trunc_ln273_1 == 2)> <Delay = 0.00>
ST_2 : Operation 171 [1/2] (2.32ns)   --->   "%in_real_0_load_4 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 171 'load' 'in_real_0_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 172 [1/2] (2.32ns)   --->   "%in_real_1_load_4 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 172 'load' 'in_real_1_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 173 [1/2] (2.32ns)   --->   "%in_real_2_load_4 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 173 'load' 'in_real_2_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 174 [1/2] (2.32ns)   --->   "%in_real_3_load_4 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 174 'load' 'in_real_3_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 175 [1/2] (2.32ns)   --->   "%in_real_4_load_4 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 175 'load' 'in_real_4_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 176 [1/2] (2.32ns)   --->   "%in_real_5_load_4 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 176 'load' 'in_real_5_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 177 [1/2] (2.32ns)   --->   "%in_real_6_load_4 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 177 'load' 'in_real_6_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 178 [1/2] (2.32ns)   --->   "%in_real_7_load_4 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 178 'load' 'in_real_7_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 179 [1/1] (2.30ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_4, i32 %in_real_1_load_4, i32 %in_real_2_load_4, i32 %in_real_3_load_4, i32 %in_real_4_load_4, i32 %in_real_5_load_4, i32 %in_real_6_load_4, i32 %in_real_7_load_4, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 179 'mux' 'tmp_3' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/2] (2.32ns)   --->   "%in_imag_0_load_4 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 180 'load' 'in_imag_0_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 181 [1/2] (2.32ns)   --->   "%in_imag_1_load_4 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 181 'load' 'in_imag_1_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 182 [1/2] (2.32ns)   --->   "%in_imag_2_load_4 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 182 'load' 'in_imag_2_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 183 [1/2] (2.32ns)   --->   "%in_imag_3_load_4 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 183 'load' 'in_imag_3_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 184 [1/2] (2.32ns)   --->   "%in_imag_4_load_4 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 184 'load' 'in_imag_4_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 185 [1/2] (2.32ns)   --->   "%in_imag_5_load_4 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 185 'load' 'in_imag_5_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 186 [1/2] (2.32ns)   --->   "%in_imag_6_load_4 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 186 'load' 'in_imag_6_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 187 [1/2] (2.32ns)   --->   "%in_imag_7_load_4 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 187 'load' 'in_imag_7_load_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 188 [1/1] (2.30ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_4, i32 %in_imag_1_load_4, i32 %in_imag_2_load_4, i32 %in_imag_3_load_4, i32 %in_imag_4_load_4, i32 %in_imag_5_load_4, i32 %in_imag_6_load_4, i32 %in_imag_7_load_4, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 188 'mux' 'tmp_4' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_3, i2 %o2_in_real_V_2_addr" [radixfft/core.cpp:274]   --->   Operation 189 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_4, i2 %o2_in_imag_V_2_addr" [radixfft/core.cpp:274]   --->   Operation 190 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 191 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 2)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_1_addr" [radixfft/core.cpp:273]   --->   Operation 192 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_1_addr" [radixfft/core.cpp:273]   --->   Operation 193 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%o2_in_real_V_1_addr = getelementptr i32 %o2_in_real_V_1, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 194 'getelementptr' 'o2_in_real_V_1_addr' <Predicate = (trunc_ln273_1 == 1)> <Delay = 0.00>
ST_2 : Operation 195 [1/2] (2.32ns)   --->   "%in_real_0_load_3 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 195 'load' 'in_real_0_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 196 [1/2] (2.32ns)   --->   "%in_real_1_load_3 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 196 'load' 'in_real_1_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 197 [1/2] (2.32ns)   --->   "%in_real_2_load_3 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 197 'load' 'in_real_2_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 198 [1/2] (2.32ns)   --->   "%in_real_3_load_3 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 198 'load' 'in_real_3_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 199 [1/2] (2.32ns)   --->   "%in_real_4_load_3 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 199 'load' 'in_real_4_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 200 [1/2] (2.32ns)   --->   "%in_real_5_load_3 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 200 'load' 'in_real_5_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 201 [1/2] (2.32ns)   --->   "%in_real_6_load_3 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 201 'load' 'in_real_6_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 202 [1/2] (2.32ns)   --->   "%in_real_7_load_3 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 202 'load' 'in_real_7_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 203 [1/1] (2.30ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_3, i32 %in_real_1_load_3, i32 %in_real_2_load_3, i32 %in_real_3_load_3, i32 %in_real_4_load_3, i32 %in_real_5_load_3, i32 %in_real_6_load_3, i32 %in_real_7_load_3, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 203 'mux' 'tmp_1' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/2] (2.32ns)   --->   "%in_imag_0_load_3 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 204 'load' 'in_imag_0_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 205 [1/2] (2.32ns)   --->   "%in_imag_1_load_3 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 205 'load' 'in_imag_1_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 206 [1/2] (2.32ns)   --->   "%in_imag_2_load_3 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 206 'load' 'in_imag_2_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 207 [1/2] (2.32ns)   --->   "%in_imag_3_load_3 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 207 'load' 'in_imag_3_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 208 [1/2] (2.32ns)   --->   "%in_imag_4_load_3 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 208 'load' 'in_imag_4_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 209 [1/2] (2.32ns)   --->   "%in_imag_5_load_3 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 209 'load' 'in_imag_5_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 210 [1/2] (2.32ns)   --->   "%in_imag_6_load_3 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 210 'load' 'in_imag_6_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 211 [1/2] (2.32ns)   --->   "%in_imag_7_load_3 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 211 'load' 'in_imag_7_load_3' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 212 [1/1] (2.30ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_3, i32 %in_imag_1_load_3, i32 %in_imag_2_load_3, i32 %in_imag_3_load_3, i32 %in_imag_4_load_3, i32 %in_imag_5_load_3, i32 %in_imag_6_load_3, i32 %in_imag_7_load_3, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 212 'mux' 'tmp_2' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_1, i2 %o2_in_real_V_1_addr" [radixfft/core.cpp:274]   --->   Operation 213 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_2, i2 %o2_in_imag_V_1_addr" [radixfft/core.cpp:274]   --->   Operation 214 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 215 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 1)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_addr" [radixfft/core.cpp:273]   --->   Operation 216 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 217 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_addr" [radixfft/core.cpp:273]   --->   Operation 217 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 218 'getelementptr' 'o2_in_real_V_addr' <Predicate = (trunc_ln273_1 == 0)> <Delay = 0.00>
ST_2 : Operation 219 [1/2] (2.32ns)   --->   "%in_real_0_load_2 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 219 'load' 'in_real_0_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 220 [1/2] (2.32ns)   --->   "%in_real_1_load_2 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 220 'load' 'in_real_1_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 221 [1/2] (2.32ns)   --->   "%in_real_2_load_2 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 221 'load' 'in_real_2_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 222 [1/2] (2.32ns)   --->   "%in_real_3_load_2 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 222 'load' 'in_real_3_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 223 [1/2] (2.32ns)   --->   "%in_real_4_load_2 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 223 'load' 'in_real_4_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 224 [1/2] (2.32ns)   --->   "%in_real_5_load_2 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 224 'load' 'in_real_5_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 225 [1/2] (2.32ns)   --->   "%in_real_6_load_2 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 225 'load' 'in_real_6_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 226 [1/2] (2.32ns)   --->   "%in_real_7_load_2 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 226 'load' 'in_real_7_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 227 [1/1] (2.30ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_2, i32 %in_real_1_load_2, i32 %in_real_2_load_2, i32 %in_real_3_load_2, i32 %in_real_4_load_2, i32 %in_real_5_load_2, i32 %in_real_6_load_2, i32 %in_real_7_load_2, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 227 'mux' 'tmp_9' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/2] (2.32ns)   --->   "%in_imag_0_load_2 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 228 'load' 'in_imag_0_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 229 [1/2] (2.32ns)   --->   "%in_imag_1_load_2 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 229 'load' 'in_imag_1_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 230 [1/2] (2.32ns)   --->   "%in_imag_2_load_2 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 230 'load' 'in_imag_2_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 231 [1/2] (2.32ns)   --->   "%in_imag_3_load_2 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 231 'load' 'in_imag_3_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 232 [1/2] (2.32ns)   --->   "%in_imag_4_load_2 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 232 'load' 'in_imag_4_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 233 [1/2] (2.32ns)   --->   "%in_imag_5_load_2 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 233 'load' 'in_imag_5_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 234 [1/2] (2.32ns)   --->   "%in_imag_6_load_2 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 234 'load' 'in_imag_6_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 235 [1/2] (2.32ns)   --->   "%in_imag_7_load_2 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 235 'load' 'in_imag_7_load_2' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 236 [1/1] (2.30ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_2, i32 %in_imag_1_load_2, i32 %in_imag_2_load_2, i32 %in_imag_3_load_2, i32 %in_imag_4_load_2, i32 %in_imag_5_load_2, i32 %in_imag_6_load_2, i32 %in_imag_7_load_2, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 236 'mux' 'tmp_s' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_9, i2 %o2_in_real_V_addr" [radixfft/core.cpp:274]   --->   Operation 237 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 238 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_s, i2 %o2_in_imag_V_addr" [radixfft/core.cpp:274]   --->   Operation 238 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 239 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 0)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_3_addr" [radixfft/core.cpp:273]   --->   Operation 240 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 241 [1/1] (2.32ns)   --->   "%store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_3_addr" [radixfft/core.cpp:273]   --->   Operation 241 'store' 'store_ln273' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%o2_in_real_V_3_addr = getelementptr i32 %o2_in_real_V_3, i64 0, i64 %zext_ln273_1" [radixfft/core.cpp:274]   --->   Operation 242 'getelementptr' 'o2_in_real_V_3_addr' <Predicate = (trunc_ln273_1 == 3)> <Delay = 0.00>
ST_2 : Operation 243 [1/2] (2.32ns)   --->   "%in_real_0_load_1 = load i3 %in_real_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 243 'load' 'in_real_0_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 244 [1/2] (2.32ns)   --->   "%in_real_1_load_1 = load i3 %in_real_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 244 'load' 'in_real_1_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 245 [1/2] (2.32ns)   --->   "%in_real_2_load_1 = load i3 %in_real_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 245 'load' 'in_real_2_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 246 [1/2] (2.32ns)   --->   "%in_real_3_load_1 = load i3 %in_real_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 246 'load' 'in_real_3_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 247 [1/2] (2.32ns)   --->   "%in_real_4_load_1 = load i3 %in_real_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 247 'load' 'in_real_4_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 248 [1/2] (2.32ns)   --->   "%in_real_5_load_1 = load i3 %in_real_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 248 'load' 'in_real_5_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 249 [1/2] (2.32ns)   --->   "%in_real_6_load_1 = load i3 %in_real_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 249 'load' 'in_real_6_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 250 [1/2] (2.32ns)   --->   "%in_real_7_load_1 = load i3 %in_real_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 250 'load' 'in_real_7_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 251 [1/1] (2.30ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_1, i32 %in_real_1_load_1, i32 %in_real_2_load_1, i32 %in_real_3_load_1, i32 %in_real_4_load_1, i32 %in_real_5_load_1, i32 %in_real_6_load_1, i32 %in_real_7_load_1, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 251 'mux' 'tmp_7' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/2] (2.32ns)   --->   "%in_imag_0_load_1 = load i3 %in_imag_0_addr_1" [radixfft/core.cpp:274]   --->   Operation 252 'load' 'in_imag_0_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 253 [1/2] (2.32ns)   --->   "%in_imag_1_load_1 = load i3 %in_imag_1_addr_1" [radixfft/core.cpp:274]   --->   Operation 253 'load' 'in_imag_1_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 254 [1/2] (2.32ns)   --->   "%in_imag_2_load_1 = load i3 %in_imag_2_addr_1" [radixfft/core.cpp:274]   --->   Operation 254 'load' 'in_imag_2_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 255 [1/2] (2.32ns)   --->   "%in_imag_3_load_1 = load i3 %in_imag_3_addr_1" [radixfft/core.cpp:274]   --->   Operation 255 'load' 'in_imag_3_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 256 [1/2] (2.32ns)   --->   "%in_imag_4_load_1 = load i3 %in_imag_4_addr_1" [radixfft/core.cpp:274]   --->   Operation 256 'load' 'in_imag_4_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 257 [1/2] (2.32ns)   --->   "%in_imag_5_load_1 = load i3 %in_imag_5_addr_1" [radixfft/core.cpp:274]   --->   Operation 257 'load' 'in_imag_5_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 258 [1/2] (2.32ns)   --->   "%in_imag_6_load_1 = load i3 %in_imag_6_addr_1" [radixfft/core.cpp:274]   --->   Operation 258 'load' 'in_imag_6_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 259 [1/2] (2.32ns)   --->   "%in_imag_7_load_1 = load i3 %in_imag_7_addr_1" [radixfft/core.cpp:274]   --->   Operation 259 'load' 'in_imag_7_load_1' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 260 [1/1] (2.30ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_1, i32 %in_imag_1_load_1, i32 %in_imag_2_load_1, i32 %in_imag_3_load_1, i32 %in_imag_4_load_1, i32 %in_imag_5_load_1, i32 %in_imag_6_load_1, i32 %in_imag_7_load_1, i3 %trunc_ln6" [radixfft/core.cpp:274]   --->   Operation 260 'mux' 'tmp_8' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_7, i2 %o2_in_real_V_3_addr" [radixfft/core.cpp:274]   --->   Operation 261 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 262 [1/1] (2.32ns)   --->   "%store_ln274 = store i32 %tmp_8, i2 %o2_in_imag_V_3_addr" [radixfft/core.cpp:274]   --->   Operation 262 'store' 'store_ln274' <Predicate = (trunc_ln273_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln274 = br void %arrayidx56.1.exit" [radixfft/core.cpp:274]   --->   Operation 263 'br' 'br_ln274' <Predicate = (trunc_ln273_1 == 3)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (1.58ns)   --->   "%store_ln271 = store i5 %add_ln271, i5 %i_2" [radixfft/core.cpp:271]   --->   Operation 264 'store' 'store_ln271' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln271 = br void %for.inc57" [radixfft/core.cpp:271]   --->   Operation 265 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0 ns)
	'load' operation ('i', radixfft/core.cpp:273) on local variable 'i' [37]  (0 ns)
	'or' operation ('or_ln274', radixfft/core.cpp:274) [95]  (0 ns)
	'getelementptr' operation ('in_real_0_addr_1', radixfft/core.cpp:274) [97]  (0 ns)
	'load' operation ('in_real_0_load_2', radixfft/core.cpp:274) on array 'in_real_0' [172]  (2.32 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	'load' operation ('in_real_0_load', radixfft/core.cpp:273) on array 'in_real_0' [76]  (2.32 ns)
	'mux' operation ('tmp_5', radixfft/core.cpp:273) [84]  (2.3 ns)
	'store' operation ('store_ln273', radixfft/core.cpp:273) of variable 'tmp_5', radixfft/core.cpp:273 on array 'o1_in_real_V_2' [119]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
