Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  2 14:04:52 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.767        0.000                      0                   75        0.237        0.000                      0                   75        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.767        0.000                      0                   75        0.237        0.000                      0                   75        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 1.138ns (21.568%)  route 4.138ns (78.432%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          1.289    10.293    U_Counter/U_Counter_Up_Down/counter_reg[12]_9
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.417 r  U_Counter/U_Counter_Up_Down/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    10.417    U_Counter/U_Counter_Up_Down/counter[7]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503    14.844    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.079    15.184    U_Counter/U_Counter_Up_Down/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.138ns (21.646%)  route 4.119ns (78.354%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          1.270    10.274    U_Counter/U_Counter_Up_Down/counter_reg[12]_9
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.398 r  U_Counter/U_Counter_Up_Down/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    10.398    U_Counter/U_Counter_Up_Down/counter[6]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503    14.844    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[6]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.079    15.184    U_Counter/U_Counter_Up_Down/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.138ns (22.434%)  route 3.935ns (77.566%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          1.086    10.089    U_CU/state_reg_reg[0]_0
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.213 r  U_CU/counter[13]_i_2/O
                         net (fo=1, routed)           0.000    10.213    U_Counter/U_Counter_Up_Down/D[7]
    SLICE_X60Y25         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y25         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.077    15.144    U_Counter/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.138ns (22.370%)  route 3.949ns (77.630%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          1.100    10.103    U_Counter/U_Counter_Up_Down/counter_reg[12]_9
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.124    10.227 r  U_Counter/U_Counter_Up_Down/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.227    U_Counter/U_Counter_Up_Down/counter[11]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[11]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.079    15.160    U_Counter/U_Counter_Up_Down/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.138ns (22.742%)  route 3.866ns (77.258%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          1.017    10.020    U_CU/state_reg_reg[0]_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.144 r  U_CU/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    10.144    U_Counter/U_Counter_Up_Down/D[5]
    SLICE_X60Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[9]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.077    15.158    U_Counter/U_Counter_Up_Down/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.138ns (22.756%)  route 3.863ns (77.244%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          1.014    10.017    U_Counter/U_Counter_Up_Down/counter_reg[12]_9
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.124    10.141 r  U_Counter/U_Counter_Up_Down/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    10.141    U_Counter/U_Counter_Up_Down/counter[12]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.842    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y24         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.081    15.162    U_Counter/U_Counter_Up_Down/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.138ns (23.028%)  route 3.804ns (76.972%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          0.955     9.958    U_CU/state_reg_reg[0]_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124    10.082 r  U_CU/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    10.082    U_Counter/U_Counter_Up_Down/D[4]
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503    14.844    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[8]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.077    15.182    U_Counter/U_Counter_Up_Down/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.138ns (23.460%)  route 3.713ns (76.540%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          0.864     9.867    U_CU/state_reg_reg[0]_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.991 r  U_CU/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.991    U_Counter/U_Counter_Up_Down/D[1]
    SLICE_X58Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506    14.847    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X58Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    U_Counter/U_Counter_Up_Down/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.138ns (23.514%)  route 3.702ns (76.486%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          0.853     9.856    U_CU/state_reg_reg[0]_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     9.980 r  U_CU/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.980    U_Counter/U_Counter_Up_Down/D[2]
    SLICE_X58Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.506    14.847    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X58Y21         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[2]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    U_Counter/U_Counter_Up_Down/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.138ns (23.352%)  route 3.735ns (76.648%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.619     5.140    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_Counter/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=29, routed)          1.335     6.994    U_Counter/U_Counter_Up_Down/Q[5]
    SLICE_X57Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.118 r  U_Counter/U_Counter_Up_Down/counter[0]_i_6/O
                         net (fo=1, routed)           0.661     7.779    U_Counter/U_Counter_Up_Down/counter[0]_i_6_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  U_Counter/U_Counter_Up_Down/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     8.166    U_Counter/U_Counter_Up_Down/counter[0]_i_3_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  U_Counter/U_Counter_Up_Down/counter[0]_i_2/O
                         net (fo=2, routed)           0.590     8.879    U_CU/counter_reg[0]
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.003 r  U_CU/counter[13]_i_7/O
                         net (fo=13, routed)          0.886     9.890    U_Counter/U_Counter_Up_Down/counter_reg[12]_9
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.014 r  U_Counter/U_Counter_Up_Down/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    10.014    U_Counter/U_Counter_Up_Down/counter[5]_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503    14.844    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X60Y23         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.081    15.186    U_Counter/U_Counter_Up_Down/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_FndController/U_Conter_2big/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Conter_2big/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.472%)  route 0.155ns (45.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.584     1.467    U_FndController/U_Conter_2big/CLK
    SLICE_X58Y28         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_FndController/U_Conter_2big/count_reg[0]/Q
                         net (fo=19, routed)          0.155     1.764    U_FndController/U_Conter_2big/count_reg[0]_1
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  U_FndController/U_Conter_2big/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    U_FndController/U_Conter_2big/count[1]_i_1_n_0
    SLICE_X59Y28         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     1.979    U_FndController/U_Conter_2big/CLK
    SLICE_X59Y28         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.091     1.571    U_FndController/U_Conter_2big/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_FndController/U_Conter_2big/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Conter_2big/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.021%)  route 0.242ns (56.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.584     1.467    U_FndController/U_Conter_2big/CLK
    SLICE_X58Y28         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_FndController/U_Conter_2big/count_reg[0]/Q
                         net (fo=19, routed)          0.242     1.851    U_FndController/U_Conter_2big/count_reg[0]_1
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.042     1.893 r  U_FndController/U_Conter_2big/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U_FndController/U_Conter_2big/count[0]_i_1_n_0
    SLICE_X58Y28         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.852     1.979    U_FndController/U_Conter_2big/CLK
    SLICE_X58Y28         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    U_FndController/U_Conter_2big/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U_CU/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (45.976%)  route 0.244ns (54.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.557     1.440    U_CU/CLK
    SLICE_X54Y20         FDCE                                         r  U_CU/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_CU/state_reg_reg[0]/Q
                         net (fo=9, routed)           0.244     1.849    U_CU/state_reg_reg_n_0_[0]
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.044     1.893 r  U_CU/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U_CU/state_reg[1]_i_1_n_0
    SLICE_X54Y20         FDCE                                         r  U_CU/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.826     1.953    U_CU/CLK
    SLICE_X54Y20         FDCE                                         r  U_CU/state_reg_reg[1]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y20         FDCE (Hold_fdce_C_D)         0.131     1.571    U_CU/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.439    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y22         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  U_Counter/U_Counter_Up_Down/counter_reg[0]/Q
                         net (fo=15, routed)          0.232     1.812    U_CU/Q[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  U_CU/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_Counter/U_Counter_Up_Down/D[0]
    SLICE_X55Y22         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.951    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X55Y22         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.092     1.531    U_Counter/U_Counter_Up_Down/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 U_CU/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.096%)  route 0.244ns (53.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.557     1.440    U_CU/CLK
    SLICE_X54Y20         FDCE                                         r  U_CU/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  U_CU/state_reg_reg[0]/Q
                         net (fo=9, routed)           0.244     1.849    U_CU/state_reg_reg_n_0_[0]
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.894 r  U_CU/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    U_CU/state_reg[0]_i_1_n_0
    SLICE_X54Y20         FDCE                                         r  U_CU/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.826     1.953    U_CU/CLK
    SLICE_X54Y20         FDCE                                         r  U_CU/state_reg_reg[0]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y20         FDCE (Hold_fdce_C_D)         0.121     1.561    U_CU/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U_FndController/U_Clk_Div_1Khz/div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clk_Div_1Khz/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.294%)  route 0.313ns (62.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.553     1.436    U_FndController/U_Clk_Div_1Khz/CLK
    SLICE_X51Y25         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  U_FndController/U_Clk_Div_1Khz/div_counter_reg[5]/Q
                         net (fo=2, routed)           0.147     1.724    U_FndController/U_Clk_Div_1Khz/div_counter_reg_n_0_[5]
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  U_FndController/U_Clk_Div_1Khz/div_counter[16]_i_2/O
                         net (fo=17, routed)          0.166     1.935    U_FndController/U_Clk_Div_1Khz/tick_0
    SLICE_X52Y27         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.951    U_FndController/U_Clk_Div_1Khz/CLK
    SLICE_X52Y27         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/tick_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.059     1.511    U_FndController/U_Clk_Div_1Khz/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.210ns (41.356%)  route 0.298ns (58.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.553     1.436    U_FndController/U_Clk_Div_1Khz/CLK
    SLICE_X50Y24         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/Q
                         net (fo=3, routed)           0.146     1.746    U_FndController/U_Clk_Div_1Khz/div_counter_reg_n_0_[0]
    SLICE_X51Y24         LUT1 (Prop_lut1_I0_O)        0.046     1.792 r  U_FndController/U_Clk_Div_1Khz/div_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.152     1.944    U_FndController/U_Clk_Div_1Khz/div_counter[0]
    SLICE_X50Y24         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.821     1.948    U_FndController/U_Clk_Div_1Khz/CLK
    SLICE_X50Y24         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X50Y24         FDCE (Hold_fdce_C_D)         0.023     1.459    U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.258ns (41.627%)  route 0.362ns (58.373%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.558     1.441    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X50Y19         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[11]/Q
                         net (fo=4, routed)           0.216     1.821    U_Counter/U_Clk_Div_10Hz/div_counter[11]
    SLICE_X52Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          0.146     2.012    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.049     2.061 r  U_Counter/U_Clk_Div_10Hz/div_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.061    U_Counter/U_Clk_Div_10Hz/p_1_in[9]
    SLICE_X50Y19         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.827     1.954    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X50Y19         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[9]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.131     1.572    U_Counter/U_Clk_Div_10Hz/div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.557     1.440    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X50Y20         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/Q
                         net (fo=3, routed)           0.061     1.665    U_Counter/U_Clk_Div_10Hz/div_counter[15]
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.776 r  U_Counter/U_Clk_Div_10Hz/div_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.943    U_Counter/U_Clk_Div_10Hz/data0[15]
    SLICE_X50Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  U_Counter/U_Clk_Div_10Hz/div_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.051    U_Counter/U_Clk_Div_10Hz/p_1_in[15]
    SLICE_X50Y20         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.826     1.953    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X50Y20         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.121     1.561    U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.254ns (42.701%)  route 0.341ns (57.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.560     1.443    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X50Y17         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[2]/Q
                         net (fo=3, routed)           0.202     1.809    U_Counter/U_Clk_Div_10Hz/div_counter[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  U_Counter/U_Clk_Div_10Hz/tick_i_5/O
                         net (fo=1, routed)           0.138     1.993    U_Counter/U_Clk_Div_10Hz/tick_i_5_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.038 r  U_Counter/U_Clk_Div_10Hz/tick_i_1/O
                         net (fo=1, routed)           0.000     2.038    U_Counter/U_Clk_Div_10Hz/tick_i_1_n_0
    SLICE_X53Y20         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.826     1.953    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X53Y20         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/tick_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y20         FDCE (Hold_fdce_C_D)         0.091     1.545    U_Counter/U_Clk_Div_10Hz/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   U_CU/state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   U_CU/state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_Counter/U_Counter_Up_Down/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_Counter/U_Counter_Up_Down/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_Counter/U_Counter_Up_Down/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   U_Counter/U_Counter_Up_Down/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Counter/U_Counter_Up_Down/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Counter/U_Counter_Up_Down/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Counter/U_Counter_Up_Down/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Counter/U_Counter_Up_Down/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   U_FndController/U_Clk_Div_1Khz/div_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   U_FndController/U_Clk_Div_1Khz/div_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_CU/state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_CU/state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   U_Counter/U_Clk_Div_10Hz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U_Counter/U_Clk_Div_10Hz/div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U_Counter/U_Clk_Div_10Hz/div_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U_Counter/U_Clk_Div_10Hz/div_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U_Counter/U_Clk_Div_10Hz/div_counter_reg[16]/C



