// Seed: 3795356166
module module_0 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    output tri0 id_7,
    output wand id_8,
    output wor id_9,
    input tri1 id_10,
    output tri1 id_11
);
  assign id_7 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  wand  id_2
);
  wire id_4 = 1'h0 - {id_2 == 1, id_4 && 1};
  module_0(
      id_2, id_0, id_0, id_0, id_2, id_1, id_0, id_0, id_0, id_0, id_1, id_0
  );
endmodule
