CAPI=1
[main]
name = optimsoc:examples:system_2x2_cccc_nexys4ddr
description = "Xilinx/Digilent Nexys4 DDR board with 2x2 system"
depend =
  wallento:boards:nexys4ddr
  wallento:svchannels:nasti
  wallento:svchannels:wishbone
  wallento:wb2axi:wb2axi
  optimsoc:system:allct
  glip:backend:uart
  optimsoc:ip:xilinx_axi_interconnect_4to1
  optimsoc:ip:xilinx_axi_register_slice

simulators = xsim
backend = vivado

[fileset rtl_files]
file_type = systemVerilogSource
usage = sim synth
files =
  rtl/verilog/system_2x2_cccc_nexys4.sv

[fileset testbench]
file_type = systemVerilogSource
usage = sim
files =
  tbench/verilog/tb_system_2x2_cccc_nexys4ddr.sv

[xsim]
top_module = tb_system_2x2_cccc_nexys4ddr
part = xc7a100tcsg324-1

[vivado]
top_module = system_2x2_cccc_nexys4ddr
part = "xc7a100tcsg324-1"
hw_device = xc7a100t_0

[parameter NUM_CORES]
datatype = int
paramtype = vlogparam
scope = public

[parameter ENABLE_VCHANNELS]
datatype = int
paramtype = vlogparam
scope = public
