
*** Running vivado
    with args -log design_1_loss_derivative_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_loss_derivative_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_loss_derivative_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_loss_derivative_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 212588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2349.062 ; gain = 0.000 ; free physical = 723 ; free virtual = 10187
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_loss_derivative_0_0' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ip/design_1_loss_derivative_0_0/synth/design_1_loss_derivative_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative.v:12]
	Parameter ap_ST_fsm_state1 bound to: 57'b000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 57'b000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 57'b000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 57'b000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 57'b000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 57'b000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state11 bound to: 57'b000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 57'b000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state29 bound to: 57'b000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 57'b000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state80 bound to: 57'b000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state81 bound to: 57'b000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state82 bound to: 57'b000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state83 bound to: 57'b000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state84 bound to: 57'b000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state85 bound to: 57'b000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 57'b000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 57'b000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 57'b000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 57'b000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 57'b000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 57'b000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 57'b000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 57'b000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 57'b000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 57'b000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 57'b000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 57'b000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 57'b000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 57'b000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 57'b000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 57'b000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 57'b000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 57'b000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 57'b000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 57'b000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 57'b000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 57'b000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 57'b000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 57'b000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 57'b000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 57'b000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 57'b000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 57'b000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 57'b000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 57'b000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 57'b000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 57'b000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 57'b000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 57'b000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 57'b000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 57'b000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 57'b000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 57'b000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 57'b001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 57'b010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 57'b100000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_control_s_axi' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b0010000 
	Parameter ADDR_X_DDR_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_X_DDR_CTRL bound to: 7'b0011100 
	Parameter ADDR_DX_DDR_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_DX_DDR_CTRL bound to: 7'b0100100 
	Parameter ADDR_Y_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_Y_CTRL bound to: 7'b0101100 
	Parameter ADDR_DIM_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_DIM_CTRL bound to: 7'b0110100 
	Parameter ADDR_WRITETODDR_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_WRITETODDR_CTRL bound to: 7'b0111100 
	Parameter ADDR_DDRTOBRAM_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_DDRTOBRAM_CTRL bound to: 7'b1000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_control_s_axi.v:235]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_control_s_axi' (1#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_write' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_fifo' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_fifo' (2#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_decoder' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_decoder' (3#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_reg_slice' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_reg_slice' (4#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_fifo__parameterized0' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_fifo__parameterized0' (4#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_buffer' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_buffer' (5#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_fifo__parameterized1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_fifo__parameterized1' (5#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_fifo__parameterized2' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_fifo__parameterized2' (5#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_write' (6#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_read' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_buffer__parameterized0' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_buffer__parameterized0' (6#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_reg_slice__parameterized0' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_read' (7#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_gmem_m_axi_throttle' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi_throttle' (8#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_gmem_m_axi' (9#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_probs_V' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_probs_V.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_probs_V_ram' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_probs_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_probs_V_ram' (10#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_probs_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_probs_V' (11#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_probs_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_3_table_V' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom' (12#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_3_table_V' (13#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_2_table_V' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v:39]
	Parameter DataWidth bound to: 46 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v:6]
	Parameter DWIDTH bound to: 46 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom' (14#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s_f_x_msb_2_table_V' (15#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s_exp_x_msb_1_table_V' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v:39]
	Parameter DataWidth bound to: 50 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_exp_16_3_s_exp_x_msb_1_table_V_rom' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v:6]
	Parameter DWIDTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_exp_16_3_s_exp_x_msb_1_table_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s_exp_x_msb_1_table_V_rom' (16#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s_exp_x_msb_1_table_V' (17#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_50ns_47ns_97_5_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_47ns_97_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 50 - type: integer 
	Parameter din1_WIDTH bound to: 47 - type: integer 
	Parameter dout_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_47ns_97_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0' (18#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_47ns_97_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_50ns_47ns_97_5_1' (19#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_47ns_97_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_50ns_50ns_100_5_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_50ns_100_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 50 - type: integer 
	Parameter din1_WIDTH bound to: 50 - type: integer 
	Parameter dout_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_50ns_100_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1' (20#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_50ns_100_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_50ns_50ns_100_5_1' (21#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_50ns_50ns_100_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_exp_16_3_s' (22#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_exp_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom.dat' is read successfully [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom' (23#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V' (24#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v:39]
	Parameter DataWidth bound to: 22 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v:6]
	Parameter DWIDTH bound to: 22 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom.dat' is read successfully [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom' (25#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb' (26#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom.dat' is read successfully [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud_rom' (27#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud' (28#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v:39]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_5s_23ns_28_1_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_5s_23ns_28_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_5s_23ns_28_1_1_Multiplier_2' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_5s_23ns_28_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_5s_23ns_28_1_1_Multiplier_2' (29#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_5s_23ns_28_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_5s_23ns_28_1_1' (30#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_5s_23ns_28_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_9ns_9ns_18_1_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_9ns_9ns_18_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_9ns_9ns_18_1_1_Multiplier_3' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_9ns_9ns_18_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_9ns_9ns_18_1_1_Multiplier_3' (31#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_9ns_9ns_18_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_9ns_9ns_18_1_1' (32#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_9ns_9ns_18_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_mul_23ns_6ns_24_4_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0' (33#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mul_mul_23ns_6ns_24_4_1' (34#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1' (35#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1' (36#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_log_16_3_s' (37#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_log_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_sdiv_29ns_16s_16_33_1' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 33 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_sdiv_29ns_16s_16_33_1_div' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v:73]
	Parameter in0_WIDTH bound to: 29 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loss_derivative_sdiv_29ns_16s_16_33_1_div_u' [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v:7]
	Parameter in0_WIDTH bound to: 29 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_sdiv_29ns_16s_16_33_1_div_u' (38#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_sdiv_29ns_16s_16_33_1_div' (39#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative_sdiv_29ns_16s_16_33_1' (40#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v:152]
INFO: [Synth 8-6155] done synthesizing module 'loss_derivative' (41#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ipshared/7565/hdl/verilog/loss_derivative.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_loss_derivative_0_0' (42#1) [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ip/design_1_loss_derivative_0_0/synth/design_1_loss_derivative_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2349.062 ; gain = 0.000 ; free physical = 4569 ; free virtual = 14036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.062 ; gain = 0.000 ; free physical = 4557 ; free virtual = 14024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.062 ; gain = 0.000 ; free physical = 4557 ; free virtual = 14024
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2349.062 ; gain = 0.000 ; free physical = 4424 ; free virtual = 13892
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ip/design_1_loss_derivative_0_0/constraints/loss_derivative_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.gen/sources_1/bd/design_1/ip/design_1_loss_derivative_0_0/constraints/loss_derivative_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_loss_derivative_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_loss_derivative_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.773 ; gain = 0.000 ; free physical = 4232 ; free virtual = 13697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2485.711 ; gain = 7.938 ; free physical = 4301 ; free virtual = 13767
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 4085 ; free virtual = 13572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 4083 ; free virtual = 13570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_loss_derivative_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 4084 ; free virtual = 13571
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'loss_derivative_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'loss_derivative_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'loss_derivative_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'loss_derivative_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'loss_derivative_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'loss_derivative_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'loss_derivative_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'loss_derivative_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 3777 ; free virtual = 13257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   56 Bit       Adders := 1     
	   2 Input   50 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   30 Bit       Adders := 29    
	   3 Input   29 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	              100 Bit    Registers := 3     
	               97 Bit    Registers := 3     
	               64 Bit    Registers := 6     
	               57 Bit    Registers := 1     
	               50 Bit    Registers := 11    
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               41 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 23    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 33    
	               28 Bit    Registers := 29    
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 9     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 62    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 59    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 279   
+---Multipliers : 
	              50x50  Multipliers := 1     
	              47x50  Multipliers := 1     
+---RAMs : 
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	               4K Bit	(256 X 18 bit)          RAMs := 1     
	               1K Bit	(100 X 16 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   5 Input   57 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 2     
	  58 Input   57 Bit        Muxes := 1     
	   3 Input   56 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   3 Input   48 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   3 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input   29 Bit        Muxes := 2     
	   3 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 29    
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	  17 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 44    
	   3 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 100   
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_50ns_47ns_97_5_1_U1/loss_derivative_mul_50ns_47ns_97_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: register mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff0_reg is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: operator mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_50ns_50ns_100_5_1_U2/loss_derivative_mul_50ns_50ns_100_5_1_Multiplier_1_U/buff1_reg.
DSP Report: Generating DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register log_apfixed_reduce_log_inverse_lut_table_array_V_U/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom_U/q0_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register b_frac_010_reg_277_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_23ns_6ns_24_4_1_U11/loss_derivative_mul_mul_23ns_6ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'-(A2*B2)')'.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ret_V_3_reg_1867_pp0_iter6_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/m is absorbed into DSP mac_mulsub_24ns_4ns_29ns_29_4_1_U12/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP r_V_s_reg_1899_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_s_reg_1899_reg is absorbed into DSP r_V_s_reg_1899_reg.
DSP Report: operator mul_9ns_9ns_18_1_1_U10/loss_derivative_mul_9ns_9ns_18_1_1_Multiplier_3_U/p is absorbed into DSP r_V_s_reg_1899_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 6474 ; free virtual = 15992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                                     | RTL Object                                                                                                                                                                                               | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|loss_derivative_exp_16_3_s_f_x_msb_3_table_V_rom                                | p_0_out                                                                                                                                                                                                  | 32x30         | LUT            | 
|loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V_rom | p_0_out                                                                                                                                                                                                  | 64x6          | LUT            | 
|loss_derivative_exp_16_3_s                                                      | f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg                                                                                                                            | 256x46        | Block RAM      | 
|loss_derivative_exp_16_3_s                                                      | p_0_out                                                                                                                                                                                                  | 32x30         | LUT            | 
|loss_derivative_exp_16_3_s                                                      | p_0_out                                                                                                                                                                                                  | 256x50        | Block RAM      | 
|loss_derivative_log_16_3_s                                                      | p_0_out                                                                                                                                                                                                  | 64x6          | LUT            | 
|loss_derivative_log_16_3_s                                                      | log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_U/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb_rom_U/q0_reg | 64x22         | Block RAM      | 
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg                            | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg                             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst              | log_probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg | 100 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst              | probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg     | 100 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                             | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_exp_16_3_s                              | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|loss_derivative_exp_16_3_s                              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_log_16_3_s                              | (A''*B'')'            | 23     | 6      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1_DSP48_1 | (C'-(A2*B2)')'        | 25     | 18     | 29     | -      | 29     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|loss_derivative_log_16_3_s                              | (A*B)'                | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 6943 ; free virtual = 16450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 7677 ; free virtual = 17195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg                            | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg                             | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst              | log_probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg | 100 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst              | probs_V_U/loss_derivative_log_probs_V_ram_U/ram_reg     | 100 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_exp_16_3_s_fu_529/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_exp_16_3_s_fu_529/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_exp_16_3_s_fu_529/f_x_msb_2_table_V_U/loss_derivative_exp_16_3_s_f_x_msb_2_table_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2485.711 ; gain = 136.648 ; free physical = 8278 ; free virtual = 17776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7464 ; free virtual = 16961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7438 ; free virtual = 16936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7854 ; free virtual = 17352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7827 ; free virtual = 17326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7789 ; free virtual = 17287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7827 ; free virtual = 17326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|loss_derivative | grp_exp_16_3_s_fu_529/rhs_2_reg_512_pp0_iter6_reg_reg[46]                                                                                             | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|loss_derivative | grp_exp_16_3_s_fu_529/trunc_ln640_1_reg_506_pp0_iter6_reg_reg[40]                                                                                     | 6      | 41    | NO           | NO                 | YES               | 41     | 0       | 
|loss_derivative | grp_exp_16_3_s_fu_529/ret_V_7_reg_500_pp0_iter6_reg_reg[8]                                                                                            | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|loss_derivative | grp_exp_16_3_s_fu_529/tmp_reg_470_pp0_iter4_reg_reg[4]                                                                                                | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|loss_derivative | grp_exp_16_3_s_fu_529/exp_x_msb_1_V_reg_542_pp0_iter12_reg_reg[49]                                                                                    | 6      | 50    | NO           | NO                 | YES               | 50     | 0       | 
|loss_derivative | grp_exp_16_3_s_fu_529/tmp_46_reg_465_pp0_iter4_reg_reg[0]                                                                                             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | grp_log_16_3_s_fu_540/icmp_ln1497_reg_1700_pp0_iter4_reg_reg[0]                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | grp_log_16_3_s_fu_540/log_sum_V_reg_1847_pp0_iter5_reg_reg[21]                                                                                        | 3      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[0].dividend_tmp_reg[1][28]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[1].dividend_tmp_reg[2][28]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[2].dividend_tmp_reg[3][28]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[3].dividend_tmp_reg[4][28]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[4].dividend_tmp_reg[5][28]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[5].dividend_tmp_reg[6][28]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[6].dividend_tmp_reg[7][28]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[7].dividend_tmp_reg[8][28]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[8].dividend_tmp_reg[9][28]   | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[9].dividend_tmp_reg[10][28]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[10].dividend_tmp_reg[11][28] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[11].dividend_tmp_reg[12][28] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[12].dividend_tmp_reg[13][28] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[13].dividend_tmp_reg[14][28] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[14].dividend_tmp_reg[15][28] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].dividend_tmp_reg[29][15] | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].dividend_tmp_reg[29][14] | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].dividend_tmp_reg[29][13] | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|loss_derivative | sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[28].sign_tmp_reg[29][1]      | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|loss_derivative | zext_ln70_reg_1031_pp3_iter48_reg_reg[6]                                                                                                              | 47     | 7     | NO           | NO                 | YES               | 0      | 14      | 
|loss_derivative | icmp_ln69_reg_1027_pp3_iter14_reg_reg[0]                                                                                                              | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | icmp_ln69_reg_1027_pp3_iter47_reg_reg[0]                                                                                                              | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|loss_derivative | icmp_ln65_reg_1003_pp2_iter14_reg_reg[0]                                                                                                              | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|loss_derivative | grp_exp_16_3_s_fu_529/ap_enable_reg_pp0_iter6_reg                                                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|loss_derivative | ap_enable_reg_pp2_iter15_reg                                                                                                                          | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|loss_derivative | ap_enable_reg_pp3_iter15_reg                                                                                                                          | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|loss_derivative | ap_enable_reg_pp3_iter48_reg                                                                                                                          | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   533|
|2     |DSP48E1  |    21|
|7     |LUT1     |   471|
|8     |LUT2     |   922|
|9     |LUT3     |  1273|
|10    |LUT4     |   456|
|11    |LUT5     |   209|
|12    |LUT6     |   570|
|13    |RAMB18E1 |     9|
|21    |SRL16E   |   311|
|22    |SRLC32E  |    17|
|23    |FDRE     |  4187|
|24    |FDSE     |    21|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 2488.617 ; gain = 139.555 ; free physical = 7989 ; free virtual = 17487
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 2488.617 ; gain = 2.906 ; free physical = 8590 ; free virtual = 18088
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2488.625 ; gain = 139.555 ; free physical = 8586 ; free virtual = 18084
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2488.625 ; gain = 0.000 ; free physical = 8801 ; free virtual = 18304
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.633 ; gain = 0.000 ; free physical = 8560 ; free virtual = 18060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2520.633 ; gain = 171.641 ; free physical = 8706 ; free virtual = 18206
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_loss_derivative_0_0_synth_1/design_1_loss_derivative_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_loss_derivative_0_0, cache-ID = ce6c19ef48f31be0
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_loss_derivative_0_0_synth_1/design_1_loss_derivative_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_loss_derivative_0_0_utilization_synth.rpt -pb design_1_loss_derivative_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 28 21:51:56 2022...
