
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "edge_detect:core" "orig"
load port {clk} input -attr xrf 2980 -attr oid 1 -attr vt d -attr @path {/edge_detect/edge_detect:core/clk}
load port {en} input -attr xrf 2981 -attr oid 2 -attr vt d -attr @path {/edge_detect/edge_detect:core/en}
load port {arst_n} input -attr xrf 2982 -attr oid 3 -attr vt d -attr @path {/edge_detect/edge_detect:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 2983 -attr oid 4 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 2984 -attr oid 5 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(5,0,4,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(4:0)} input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(4:0)} input 5 {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,0,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mul(2,0,11,0,12)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,0,6,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,9,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,5,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,9,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,0,11,1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,1,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(14)" "INTERFACE" INV boxcolor 0 \
     portBus {A(13:0)} input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(14,-1,1,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(13:0)} input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,7)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(6:0)} input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(6:0)} input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,7)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(6:0)} input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(6:0)} input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(3)" "INTERFACE" INV boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,1,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,3)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(2:0)} input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(2:0)} input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,3)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(2:0)} input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(2:0)} input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,1,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,3,-1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(11)" "INTERFACE" INV boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,-1,1,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,4,1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,1,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux1h(3,12)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(11:0)} input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(11:0)} input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(11:0)} input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(14,0,13,0,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(13:0)} input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {ACC2:slc(regs.regs(2)#1).itm(0)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(1)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(2)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(3)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(4)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(5)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(6)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(7)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(8)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1).itm(9)} -attr vt d
load netBundle {ACC2:slc(regs.regs(2)#1).itm} 10 {ACC2:slc(regs.regs(2)#1).itm(0)} {ACC2:slc(regs.regs(2)#1).itm(1)} {ACC2:slc(regs.regs(2)#1).itm(2)} {ACC2:slc(regs.regs(2)#1).itm(3)} {ACC2:slc(regs.regs(2)#1).itm(4)} {ACC2:slc(regs.regs(2)#1).itm(5)} {ACC2:slc(regs.regs(2)#1).itm(6)} {ACC2:slc(regs.regs(2)#1).itm(7)} {ACC2:slc(regs.regs(2)#1).itm(8)} {ACC2:slc(regs.regs(2)#1).itm(9)} -attr xrf 2985 -attr oid 6 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(0)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(1)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(2)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(3)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(4)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(5)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(6)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(7)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(8)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2).itm(9)} -attr vt d
load netBundle {ACC2:slc(regs.regs(2).sg2).itm} 10 {ACC2:slc(regs.regs(2).sg2).itm(0)} {ACC2:slc(regs.regs(2).sg2).itm(1)} {ACC2:slc(regs.regs(2).sg2).itm(2)} {ACC2:slc(regs.regs(2).sg2).itm(3)} {ACC2:slc(regs.regs(2).sg2).itm(4)} {ACC2:slc(regs.regs(2).sg2).itm(5)} {ACC2:slc(regs.regs(2).sg2).itm(6)} {ACC2:slc(regs.regs(2).sg2).itm(7)} {ACC2:slc(regs.regs(2).sg2).itm(8)} {ACC2:slc(regs.regs(2).sg2).itm(9)} -attr xrf 2986 -attr oid 7 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(0)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(1)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(2)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(3)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(4)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(5)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(6)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(7)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(8)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#3.itm(9)} -attr vt d
load netBundle {ACC2:slc(regs.regs(2)#1)#3.itm} 10 {ACC2:slc(regs.regs(2)#1)#3.itm(0)} {ACC2:slc(regs.regs(2)#1)#3.itm(1)} {ACC2:slc(regs.regs(2)#1)#3.itm(2)} {ACC2:slc(regs.regs(2)#1)#3.itm(3)} {ACC2:slc(regs.regs(2)#1)#3.itm(4)} {ACC2:slc(regs.regs(2)#1)#3.itm(5)} {ACC2:slc(regs.regs(2)#1)#3.itm(6)} {ACC2:slc(regs.regs(2)#1)#3.itm(7)} {ACC2:slc(regs.regs(2)#1)#3.itm(8)} {ACC2:slc(regs.regs(2)#1)#3.itm(9)} -attr xrf 2987 -attr oid 8 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(0)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(1)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(2)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(3)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(4)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(5)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(6)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(7)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(8)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(9)} -attr vt d
load netBundle {ACC2:slc(regs.regs(2).sg2)#3.itm} 10 {ACC2:slc(regs.regs(2).sg2)#3.itm(0)} {ACC2:slc(regs.regs(2).sg2)#3.itm(1)} {ACC2:slc(regs.regs(2).sg2)#3.itm(2)} {ACC2:slc(regs.regs(2).sg2)#3.itm(3)} {ACC2:slc(regs.regs(2).sg2)#3.itm(4)} {ACC2:slc(regs.regs(2).sg2)#3.itm(5)} {ACC2:slc(regs.regs(2).sg2)#3.itm(6)} {ACC2:slc(regs.regs(2).sg2)#3.itm(7)} {ACC2:slc(regs.regs(2).sg2)#3.itm(8)} {ACC2:slc(regs.regs(2).sg2)#3.itm(9)} -attr xrf 2988 -attr oid 9 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(0)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(1)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(2)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(3)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(4)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(5)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(6)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(7)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(8)} -attr vt d
load net {ACC2:slc(regs.regs(2)#1)#4.itm(9)} -attr vt d
load netBundle {ACC2:slc(regs.regs(2)#1)#4.itm} 10 {ACC2:slc(regs.regs(2)#1)#4.itm(0)} {ACC2:slc(regs.regs(2)#1)#4.itm(1)} {ACC2:slc(regs.regs(2)#1)#4.itm(2)} {ACC2:slc(regs.regs(2)#1)#4.itm(3)} {ACC2:slc(regs.regs(2)#1)#4.itm(4)} {ACC2:slc(regs.regs(2)#1)#4.itm(5)} {ACC2:slc(regs.regs(2)#1)#4.itm(6)} {ACC2:slc(regs.regs(2)#1)#4.itm(7)} {ACC2:slc(regs.regs(2)#1)#4.itm(8)} {ACC2:slc(regs.regs(2)#1)#4.itm(9)} -attr xrf 2989 -attr oid 10 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(0)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(1)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(2)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(3)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(4)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(5)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(6)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(7)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(8)} -attr vt d
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(9)} -attr vt d
load netBundle {ACC2:slc(regs.regs(2).sg2)#4.itm} 10 {ACC2:slc(regs.regs(2).sg2)#4.itm(0)} {ACC2:slc(regs.regs(2).sg2)#4.itm(1)} {ACC2:slc(regs.regs(2).sg2)#4.itm(2)} {ACC2:slc(regs.regs(2).sg2)#4.itm(3)} {ACC2:slc(regs.regs(2).sg2)#4.itm(4)} {ACC2:slc(regs.regs(2).sg2)#4.itm(5)} {ACC2:slc(regs.regs(2).sg2)#4.itm(6)} {ACC2:slc(regs.regs(2).sg2)#4.itm(7)} {ACC2:slc(regs.regs(2).sg2)#4.itm(8)} {ACC2:slc(regs.regs(2).sg2)#4.itm(9)} -attr xrf 2990 -attr oid 11 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {FRAME:avg:slc#10.itm#1(0)} -attr vt d
load net {FRAME:avg:slc#10.itm#1(1)} -attr vt d
load net {FRAME:avg:slc#10.itm#1(2)} -attr vt d
load net {FRAME:avg:slc#10.itm#1(3)} -attr vt d
load net {FRAME:avg:slc#10.itm#1(4)} -attr vt d
load netBundle {FRAME:avg:slc#10.itm#1} 5 {FRAME:avg:slc#10.itm#1(0)} {FRAME:avg:slc#10.itm#1(1)} {FRAME:avg:slc#10.itm#1(2)} {FRAME:avg:slc#10.itm#1(3)} {FRAME:avg:slc#10.itm#1(4)} -attr xrf 2991 -attr oid 12 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {ACC1:if:acc#50.psp#1(0)} -attr vt d
load net {ACC1:if:acc#50.psp#1(1)} -attr vt d
load net {ACC1:if:acc#50.psp#1(2)} -attr vt d
load net {ACC1:if:acc#50.psp#1(3)} -attr vt d
load net {ACC1:if:acc#50.psp#1(4)} -attr vt d
load net {ACC1:if:acc#50.psp#1(5)} -attr vt d
load net {ACC1:if:acc#50.psp#1(6)} -attr vt d
load net {ACC1:if:acc#50.psp#1(7)} -attr vt d
load net {ACC1:if:acc#50.psp#1(8)} -attr vt d
load net {ACC1:if:acc#50.psp#1(9)} -attr vt d
load net {ACC1:if:acc#50.psp#1(10)} -attr vt d
load netBundle {ACC1:if:acc#50.psp#1} 11 {ACC1:if:acc#50.psp#1(0)} {ACC1:if:acc#50.psp#1(1)} {ACC1:if:acc#50.psp#1(2)} {ACC1:if:acc#50.psp#1(3)} {ACC1:if:acc#50.psp#1(4)} {ACC1:if:acc#50.psp#1(5)} {ACC1:if:acc#50.psp#1(6)} {ACC1:if:acc#50.psp#1(7)} {ACC1:if:acc#50.psp#1(8)} {ACC1:if:acc#50.psp#1(9)} {ACC1:if:acc#50.psp#1(10)} -attr xrf 2992 -attr oid 13 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#46.psp#1(0)} -attr vt d
load net {ACC1:if:acc#46.psp#1(1)} -attr vt d
load net {ACC1:if:acc#46.psp#1(2)} -attr vt d
load net {ACC1:if:acc#46.psp#1(3)} -attr vt d
load net {ACC1:if:acc#46.psp#1(4)} -attr vt d
load net {ACC1:if:acc#46.psp#1(5)} -attr vt d
load net {ACC1:if:acc#46.psp#1(6)} -attr vt d
load net {ACC1:if:acc#46.psp#1(7)} -attr vt d
load net {ACC1:if:acc#46.psp#1(8)} -attr vt d
load net {ACC1:if:acc#46.psp#1(9)} -attr vt d
load net {ACC1:if:acc#46.psp#1(10)} -attr vt d
load netBundle {ACC1:if:acc#46.psp#1} 11 {ACC1:if:acc#46.psp#1(0)} {ACC1:if:acc#46.psp#1(1)} {ACC1:if:acc#46.psp#1(2)} {ACC1:if:acc#46.psp#1(3)} {ACC1:if:acc#46.psp#1(4)} {ACC1:if:acc#46.psp#1(5)} {ACC1:if:acc#46.psp#1(6)} {ACC1:if:acc#46.psp#1(7)} {ACC1:if:acc#46.psp#1(8)} {ACC1:if:acc#46.psp#1(9)} {ACC1:if:acc#46.psp#1(10)} -attr xrf 2993 -attr oid 14 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc.psp#1(0)} -attr vt d
load net {ACC1:if:acc.psp#1(1)} -attr vt d
load net {ACC1:if:acc.psp#1(2)} -attr vt d
load net {ACC1:if:acc.psp#1(3)} -attr vt d
load net {ACC1:if:acc.psp#1(4)} -attr vt d
load net {ACC1:if:acc.psp#1(5)} -attr vt d
load net {ACC1:if:acc.psp#1(6)} -attr vt d
load net {ACC1:if:acc.psp#1(7)} -attr vt d
load net {ACC1:if:acc.psp#1(8)} -attr vt d
load net {ACC1:if:acc.psp#1(9)} -attr vt d
load net {ACC1:if:acc.psp#1(10)} -attr vt d
load netBundle {ACC1:if:acc.psp#1} 11 {ACC1:if:acc.psp#1(0)} {ACC1:if:acc.psp#1(1)} {ACC1:if:acc.psp#1(2)} {ACC1:if:acc.psp#1(3)} {ACC1:if:acc.psp#1(4)} {ACC1:if:acc.psp#1(5)} {ACC1:if:acc.psp#1(6)} {ACC1:if:acc.psp#1(7)} {ACC1:if:acc.psp#1(8)} {ACC1:if:acc.psp#1(9)} {ACC1:if:acc.psp#1(10)} -attr xrf 2994 -attr oid 15 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(0)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(1)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(2)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(3)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(4)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(5)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(6)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(7)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(8)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(9)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(10)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(11)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(12)} -attr vt d
load net {FRAME:avg:acc#1.psp#1.sva#1(13)} -attr vt d
load netBundle {FRAME:avg:acc#1.psp#1.sva#1} 14 {FRAME:avg:acc#1.psp#1.sva#1(0)} {FRAME:avg:acc#1.psp#1.sva#1(1)} {FRAME:avg:acc#1.psp#1.sva#1(2)} {FRAME:avg:acc#1.psp#1.sva#1(3)} {FRAME:avg:acc#1.psp#1.sva#1(4)} {FRAME:avg:acc#1.psp#1.sva#1(5)} {FRAME:avg:acc#1.psp#1.sva#1(6)} {FRAME:avg:acc#1.psp#1.sva#1(7)} {FRAME:avg:acc#1.psp#1.sva#1(8)} {FRAME:avg:acc#1.psp#1.sva#1(9)} {FRAME:avg:acc#1.psp#1.sva#1(10)} {FRAME:avg:acc#1.psp#1.sva#1(11)} {FRAME:avg:acc#1.psp#1.sva#1(12)} {FRAME:avg:acc#1.psp#1.sva#1(13)} -attr xrf 2995 -attr oid 16 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {ACC1:if:acc#49.sdt(0)} -attr vt d
load net {ACC1:if:acc#49.sdt(1)} -attr vt d
load net {ACC1:if:acc#49.sdt(2)} -attr vt d
load net {ACC1:if:acc#49.sdt(3)} -attr vt d
load net {ACC1:if:acc#49.sdt(4)} -attr vt d
load net {ACC1:if:acc#49.sdt(5)} -attr vt d
load net {ACC1:if:acc#49.sdt(6)} -attr vt d
load net {ACC1:if:acc#49.sdt(7)} -attr vt d
load net {ACC1:if:acc#49.sdt(8)} -attr vt d
load net {ACC1:if:acc#49.sdt(9)} -attr vt d
load net {ACC1:if:acc#49.sdt(10)} -attr vt d
load net {ACC1:if:acc#49.sdt(11)} -attr vt d
load netBundle {ACC1:if:acc#49.sdt} 12 {ACC1:if:acc#49.sdt(0)} {ACC1:if:acc#49.sdt(1)} {ACC1:if:acc#49.sdt(2)} {ACC1:if:acc#49.sdt(3)} {ACC1:if:acc#49.sdt(4)} {ACC1:if:acc#49.sdt(5)} {ACC1:if:acc#49.sdt(6)} {ACC1:if:acc#49.sdt(7)} {ACC1:if:acc#49.sdt(8)} {ACC1:if:acc#49.sdt(9)} {ACC1:if:acc#49.sdt(10)} {ACC1:if:acc#49.sdt(11)} -attr xrf 2996 -attr oid 17 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#38.sdt(0)} -attr vt d
load net {ACC1:if:acc#38.sdt(1)} -attr vt d
load net {ACC1:if:acc#38.sdt(2)} -attr vt d
load net {ACC1:if:acc#38.sdt(3)} -attr vt d
load net {ACC1:if:acc#38.sdt(4)} -attr vt d
load net {ACC1:if:acc#38.sdt(5)} -attr vt d
load net {ACC1:if:acc#38.sdt(6)} -attr vt d
load net {ACC1:if:acc#38.sdt(7)} -attr vt d
load net {ACC1:if:acc#38.sdt(8)} -attr vt d
load net {ACC1:if:acc#38.sdt(9)} -attr vt d
load net {ACC1:if:acc#38.sdt(10)} -attr vt d
load net {ACC1:if:acc#38.sdt(11)} -attr vt d
load netBundle {ACC1:if:acc#38.sdt} 12 {ACC1:if:acc#38.sdt(0)} {ACC1:if:acc#38.sdt(1)} {ACC1:if:acc#38.sdt(2)} {ACC1:if:acc#38.sdt(3)} {ACC1:if:acc#38.sdt(4)} {ACC1:if:acc#38.sdt(5)} {ACC1:if:acc#38.sdt(6)} {ACC1:if:acc#38.sdt(7)} {ACC1:if:acc#38.sdt(8)} {ACC1:if:acc#38.sdt(9)} {ACC1:if:acc#38.sdt(10)} {ACC1:if:acc#38.sdt(11)} -attr xrf 2997 -attr oid 18 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#45.sdt(0)} -attr vt d
load net {ACC1:if:acc#45.sdt(1)} -attr vt d
load net {ACC1:if:acc#45.sdt(2)} -attr vt d
load net {ACC1:if:acc#45.sdt(3)} -attr vt d
load net {ACC1:if:acc#45.sdt(4)} -attr vt d
load net {ACC1:if:acc#45.sdt(5)} -attr vt d
load net {ACC1:if:acc#45.sdt(6)} -attr vt d
load net {ACC1:if:acc#45.sdt(7)} -attr vt d
load net {ACC1:if:acc#45.sdt(8)} -attr vt d
load net {ACC1:if:acc#45.sdt(9)} -attr vt d
load net {ACC1:if:acc#45.sdt(10)} -attr vt d
load net {ACC1:if:acc#45.sdt(11)} -attr vt d
load netBundle {ACC1:if:acc#45.sdt} 12 {ACC1:if:acc#45.sdt(0)} {ACC1:if:acc#45.sdt(1)} {ACC1:if:acc#45.sdt(2)} {ACC1:if:acc#45.sdt(3)} {ACC1:if:acc#45.sdt(4)} {ACC1:if:acc#45.sdt(5)} {ACC1:if:acc#45.sdt(6)} {ACC1:if:acc#45.sdt(7)} {ACC1:if:acc#45.sdt(8)} {ACC1:if:acc#45.sdt(9)} {ACC1:if:acc#45.sdt(10)} {ACC1:if:acc#45.sdt(11)} -attr xrf 2998 -attr oid 19 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#33.sdt(0)} -attr vt d
load net {ACC1:if:acc#33.sdt(1)} -attr vt d
load net {ACC1:if:acc#33.sdt(2)} -attr vt d
load net {ACC1:if:acc#33.sdt(3)} -attr vt d
load net {ACC1:if:acc#33.sdt(4)} -attr vt d
load net {ACC1:if:acc#33.sdt(5)} -attr vt d
load net {ACC1:if:acc#33.sdt(6)} -attr vt d
load net {ACC1:if:acc#33.sdt(7)} -attr vt d
load net {ACC1:if:acc#33.sdt(8)} -attr vt d
load net {ACC1:if:acc#33.sdt(9)} -attr vt d
load net {ACC1:if:acc#33.sdt(10)} -attr vt d
load net {ACC1:if:acc#33.sdt(11)} -attr vt d
load netBundle {ACC1:if:acc#33.sdt} 12 {ACC1:if:acc#33.sdt(0)} {ACC1:if:acc#33.sdt(1)} {ACC1:if:acc#33.sdt(2)} {ACC1:if:acc#33.sdt(3)} {ACC1:if:acc#33.sdt(4)} {ACC1:if:acc#33.sdt(5)} {ACC1:if:acc#33.sdt(6)} {ACC1:if:acc#33.sdt(7)} {ACC1:if:acc#33.sdt(8)} {ACC1:if:acc#33.sdt(9)} {ACC1:if:acc#33.sdt(10)} {ACC1:if:acc#33.sdt(11)} -attr xrf 2999 -attr oid 20 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#42.sdt(0)} -attr vt d
load net {ACC1:if:acc#42.sdt(1)} -attr vt d
load net {ACC1:if:acc#42.sdt(2)} -attr vt d
load net {ACC1:if:acc#42.sdt(3)} -attr vt d
load net {ACC1:if:acc#42.sdt(4)} -attr vt d
load net {ACC1:if:acc#42.sdt(5)} -attr vt d
load net {ACC1:if:acc#42.sdt(6)} -attr vt d
load net {ACC1:if:acc#42.sdt(7)} -attr vt d
load net {ACC1:if:acc#42.sdt(8)} -attr vt d
load net {ACC1:if:acc#42.sdt(9)} -attr vt d
load net {ACC1:if:acc#42.sdt(10)} -attr vt d
load net {ACC1:if:acc#42.sdt(11)} -attr vt d
load netBundle {ACC1:if:acc#42.sdt} 12 {ACC1:if:acc#42.sdt(0)} {ACC1:if:acc#42.sdt(1)} {ACC1:if:acc#42.sdt(2)} {ACC1:if:acc#42.sdt(3)} {ACC1:if:acc#42.sdt(4)} {ACC1:if:acc#42.sdt(5)} {ACC1:if:acc#42.sdt(6)} {ACC1:if:acc#42.sdt(7)} {ACC1:if:acc#42.sdt(8)} {ACC1:if:acc#42.sdt(9)} {ACC1:if:acc#42.sdt(10)} {ACC1:if:acc#42.sdt(11)} -attr xrf 3000 -attr oid 21 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#28.sdt(0)} -attr vt d
load net {ACC1:if:acc#28.sdt(1)} -attr vt d
load net {ACC1:if:acc#28.sdt(2)} -attr vt d
load net {ACC1:if:acc#28.sdt(3)} -attr vt d
load net {ACC1:if:acc#28.sdt(4)} -attr vt d
load net {ACC1:if:acc#28.sdt(5)} -attr vt d
load net {ACC1:if:acc#28.sdt(6)} -attr vt d
load net {ACC1:if:acc#28.sdt(7)} -attr vt d
load net {ACC1:if:acc#28.sdt(8)} -attr vt d
load net {ACC1:if:acc#28.sdt(9)} -attr vt d
load net {ACC1:if:acc#28.sdt(10)} -attr vt d
load net {ACC1:if:acc#28.sdt(11)} -attr vt d
load netBundle {ACC1:if:acc#28.sdt} 12 {ACC1:if:acc#28.sdt(0)} {ACC1:if:acc#28.sdt(1)} {ACC1:if:acc#28.sdt(2)} {ACC1:if:acc#28.sdt(3)} {ACC1:if:acc#28.sdt(4)} {ACC1:if:acc#28.sdt(5)} {ACC1:if:acc#28.sdt(6)} {ACC1:if:acc#28.sdt(7)} {ACC1:if:acc#28.sdt(8)} {ACC1:if:acc#28.sdt(9)} {ACC1:if:acc#28.sdt(10)} {ACC1:if:acc#28.sdt(11)} -attr xrf 3001 -attr oid 22 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {reg(regs.regs(0).sva.sg2).cse(0)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(1)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(2)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(3)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(4)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(5)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(6)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(7)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(8)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(9)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(10)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(11)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(12)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(13)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(14)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(15)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(16)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(17)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(18)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(19)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(20)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(21)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(22)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(23)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(24)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(25)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(26)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(27)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(28)} -attr vt d
load net {reg(regs.regs(0).sva.sg2).cse(29)} -attr vt d
load netBundle {reg(regs.regs(0).sva.sg2).cse} 30 {reg(regs.regs(0).sva.sg2).cse(0)} {reg(regs.regs(0).sva.sg2).cse(1)} {reg(regs.regs(0).sva.sg2).cse(2)} {reg(regs.regs(0).sva.sg2).cse(3)} {reg(regs.regs(0).sva.sg2).cse(4)} {reg(regs.regs(0).sva.sg2).cse(5)} {reg(regs.regs(0).sva.sg2).cse(6)} {reg(regs.regs(0).sva.sg2).cse(7)} {reg(regs.regs(0).sva.sg2).cse(8)} {reg(regs.regs(0).sva.sg2).cse(9)} {reg(regs.regs(0).sva.sg2).cse(10)} {reg(regs.regs(0).sva.sg2).cse(11)} {reg(regs.regs(0).sva.sg2).cse(12)} {reg(regs.regs(0).sva.sg2).cse(13)} {reg(regs.regs(0).sva.sg2).cse(14)} {reg(regs.regs(0).sva.sg2).cse(15)} {reg(regs.regs(0).sva.sg2).cse(16)} {reg(regs.regs(0).sva.sg2).cse(17)} {reg(regs.regs(0).sva.sg2).cse(18)} {reg(regs.regs(0).sva.sg2).cse(19)} {reg(regs.regs(0).sva.sg2).cse(20)} {reg(regs.regs(0).sva.sg2).cse(21)} {reg(regs.regs(0).sva.sg2).cse(22)} {reg(regs.regs(0).sva.sg2).cse(23)} {reg(regs.regs(0).sva.sg2).cse(24)} {reg(regs.regs(0).sva.sg2).cse(25)} {reg(regs.regs(0).sva.sg2).cse(26)} {reg(regs.regs(0).sva.sg2).cse(27)} {reg(regs.regs(0).sva.sg2).cse(28)} {reg(regs.regs(0).sva.sg2).cse(29)} -attr xrf 3002 -attr oid 23 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva#2).cse(0)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(1)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(2)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(3)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(4)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(5)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(6)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(7)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(8)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(9)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(10)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(11)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(12)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(13)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(14)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(15)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(16)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(17)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(18)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(19)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(20)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(21)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(22)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(23)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(24)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(25)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(26)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(27)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(28)} -attr vt d
load net {reg(regs.regs(0).sva#2).cse(29)} -attr vt d
load netBundle {reg(regs.regs(0).sva#2).cse} 30 {reg(regs.regs(0).sva#2).cse(0)} {reg(regs.regs(0).sva#2).cse(1)} {reg(regs.regs(0).sva#2).cse(2)} {reg(regs.regs(0).sva#2).cse(3)} {reg(regs.regs(0).sva#2).cse(4)} {reg(regs.regs(0).sva#2).cse(5)} {reg(regs.regs(0).sva#2).cse(6)} {reg(regs.regs(0).sva#2).cse(7)} {reg(regs.regs(0).sva#2).cse(8)} {reg(regs.regs(0).sva#2).cse(9)} {reg(regs.regs(0).sva#2).cse(10)} {reg(regs.regs(0).sva#2).cse(11)} {reg(regs.regs(0).sva#2).cse(12)} {reg(regs.regs(0).sva#2).cse(13)} {reg(regs.regs(0).sva#2).cse(14)} {reg(regs.regs(0).sva#2).cse(15)} {reg(regs.regs(0).sva#2).cse(16)} {reg(regs.regs(0).sva#2).cse(17)} {reg(regs.regs(0).sva#2).cse(18)} {reg(regs.regs(0).sva#2).cse(19)} {reg(regs.regs(0).sva#2).cse(20)} {reg(regs.regs(0).sva#2).cse(21)} {reg(regs.regs(0).sva#2).cse(22)} {reg(regs.regs(0).sva#2).cse(23)} {reg(regs.regs(0).sva#2).cse(24)} {reg(regs.regs(0).sva#2).cse(25)} {reg(regs.regs(0).sva#2).cse(26)} {reg(regs.regs(0).sva#2).cse(27)} {reg(regs.regs(0).sva#2).cse(28)} {reg(regs.regs(0).sva#2).cse(29)} -attr xrf 3003 -attr oid 24 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(0)} -attr vt d
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(1)} -attr vt d
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(2)} -attr vt d
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(3)} -attr vt d
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(4)} -attr vt d
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(5)} -attr vt d
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(6)} -attr vt d
load netBundle {absmax:absmax:return#3.sg1.lpi#1.dfm#1} 7 {absmax:absmax:return#3.sg1.lpi#1.dfm#1(0)} {absmax:absmax:return#3.sg1.lpi#1.dfm#1(1)} {absmax:absmax:return#3.sg1.lpi#1.dfm#1(2)} {absmax:absmax:return#3.sg1.lpi#1.dfm#1(3)} {absmax:absmax:return#3.sg1.lpi#1.dfm#1(4)} {absmax:absmax:return#3.sg1.lpi#1.dfm#1(5)} {absmax:absmax:return#3.sg1.lpi#1.dfm#1(6)} -attr xrf 3004 -attr oid 25 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#7.lpi#1.dfm#1(0)} -attr vt d
load net {absmax:absmax:return#7.lpi#1.dfm#1(1)} -attr vt d
load net {absmax:absmax:return#7.lpi#1.dfm#1(2)} -attr vt d
load netBundle {absmax:absmax:return#7.lpi#1.dfm#1} 3 {absmax:absmax:return#7.lpi#1.dfm#1(0)} {absmax:absmax:return#7.lpi#1.dfm#1(1)} {absmax:absmax:return#7.lpi#1.dfm#1(2)} -attr xrf 3005 -attr oid 26 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#7.lpi#1.dfm#1}
load net {acc.psp#1.sva(0)} -attr vt d
load net {acc.psp#1.sva(1)} -attr vt d
load net {acc.psp#1.sva(2)} -attr vt d
load net {acc.psp#1.sva(3)} -attr vt d
load net {acc.psp#1.sva(4)} -attr vt d
load net {acc.psp#1.sva(5)} -attr vt d
load net {acc.psp#1.sva(6)} -attr vt d
load net {acc.psp#1.sva(7)} -attr vt d
load net {acc.psp#1.sva(8)} -attr vt d
load net {acc.psp#1.sva(9)} -attr vt d
load net {acc.psp#1.sva(10)} -attr vt d
load net {acc.psp#1.sva(11)} -attr vt d
load net {acc.psp#1.sva(12)} -attr vt d
load net {acc.psp#1.sva(13)} -attr vt d
load net {acc.psp#1.sva(14)} -attr vt d
load netBundle {acc.psp#1.sva} 15 {acc.psp#1.sva(0)} {acc.psp#1.sva(1)} {acc.psp#1.sva(2)} {acc.psp#1.sva(3)} {acc.psp#1.sva(4)} {acc.psp#1.sva(5)} {acc.psp#1.sva(6)} {acc.psp#1.sva(7)} {acc.psp#1.sva(8)} {acc.psp#1.sva(9)} {acc.psp#1.sva(10)} {acc.psp#1.sva(11)} {acc.psp#1.sva(12)} {acc.psp#1.sva(13)} {acc.psp#1.sva(14)} -attr xrf 3006 -attr oid 27 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 3007 -attr oid 28 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {FRAME:conc.itm(0)} -attr vt d
load net {FRAME:conc.itm(1)} -attr vt d
load net {FRAME:conc.itm(2)} -attr vt d
load net {FRAME:conc.itm(3)} -attr vt d
load net {FRAME:conc.itm(4)} -attr vt d
load net {FRAME:conc.itm(5)} -attr vt d
load net {FRAME:conc.itm(6)} -attr vt d
load net {FRAME:conc.itm(7)} -attr vt d
load net {FRAME:conc.itm(8)} -attr vt d
load net {FRAME:conc.itm(9)} -attr vt d
load net {FRAME:conc.itm(10)} -attr vt d
load net {FRAME:conc.itm(11)} -attr vt d
load net {FRAME:conc.itm(12)} -attr vt d
load net {FRAME:conc.itm(13)} -attr vt d
load net {FRAME:conc.itm(14)} -attr vt d
load net {FRAME:conc.itm(15)} -attr vt d
load net {FRAME:conc.itm(16)} -attr vt d
load net {FRAME:conc.itm(17)} -attr vt d
load net {FRAME:conc.itm(18)} -attr vt d
load net {FRAME:conc.itm(19)} -attr vt d
load net {FRAME:conc.itm(20)} -attr vt d
load net {FRAME:conc.itm(21)} -attr vt d
load net {FRAME:conc.itm(22)} -attr vt d
load net {FRAME:conc.itm(23)} -attr vt d
load net {FRAME:conc.itm(24)} -attr vt d
load net {FRAME:conc.itm(25)} -attr vt d
load net {FRAME:conc.itm(26)} -attr vt d
load net {FRAME:conc.itm(27)} -attr vt d
load net {FRAME:conc.itm(28)} -attr vt d
load net {FRAME:conc.itm(29)} -attr vt d
load netBundle {FRAME:conc.itm} 30 {FRAME:conc.itm(0)} {FRAME:conc.itm(1)} {FRAME:conc.itm(2)} {FRAME:conc.itm(3)} {FRAME:conc.itm(4)} {FRAME:conc.itm(5)} {FRAME:conc.itm(6)} {FRAME:conc.itm(7)} {FRAME:conc.itm(8)} {FRAME:conc.itm(9)} {FRAME:conc.itm(10)} {FRAME:conc.itm(11)} {FRAME:conc.itm(12)} {FRAME:conc.itm(13)} {FRAME:conc.itm(14)} {FRAME:conc.itm(15)} {FRAME:conc.itm(16)} {FRAME:conc.itm(17)} {FRAME:conc.itm(18)} {FRAME:conc.itm(19)} {FRAME:conc.itm(20)} {FRAME:conc.itm(21)} {FRAME:conc.itm(22)} {FRAME:conc.itm(23)} {FRAME:conc.itm(24)} {FRAME:conc.itm(25)} {FRAME:conc.itm(26)} {FRAME:conc.itm(27)} {FRAME:conc.itm(28)} {FRAME:conc.itm(29)} -attr xrf 3008 -attr oid 29 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:avg:slc#10.itm(0)} -attr vt d
load net {FRAME:avg:slc#10.itm(1)} -attr vt d
load net {FRAME:avg:slc#10.itm(2)} -attr vt d
load net {FRAME:avg:slc#10.itm(3)} -attr vt d
load net {FRAME:avg:slc#10.itm(4)} -attr vt d
load netBundle {FRAME:avg:slc#10.itm} 5 {FRAME:avg:slc#10.itm(0)} {FRAME:avg:slc#10.itm(1)} {FRAME:avg:slc#10.itm(2)} {FRAME:avg:slc#10.itm(3)} {FRAME:avg:slc#10.itm(4)} -attr xrf 3009 -attr oid 30 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#12.itm(0)} -attr vt d
load net {FRAME:avg:acc#12.itm(1)} -attr vt d
load net {FRAME:avg:acc#12.itm(2)} -attr vt d
load net {FRAME:avg:acc#12.itm(3)} -attr vt d
load net {FRAME:avg:acc#12.itm(4)} -attr vt d
load net {FRAME:avg:acc#12.itm(5)} -attr vt d
load netBundle {FRAME:avg:acc#12.itm} 6 {FRAME:avg:acc#12.itm(0)} {FRAME:avg:acc#12.itm(1)} {FRAME:avg:acc#12.itm(2)} {FRAME:avg:acc#12.itm(3)} {FRAME:avg:acc#12.itm(4)} {FRAME:avg:acc#12.itm(5)} -attr xrf 3010 -attr oid 31 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load netBundle {conc.itm} 5 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} -attr xrf 3011 -attr oid 32 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:avg:exs#8.itm(0)} -attr vt d
load net {FRAME:avg:exs#8.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#8.itm} 2 {FRAME:avg:exs#8.itm(0)} {FRAME:avg:exs#8.itm(1)} -attr xrf 3012 -attr oid 33 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#8.itm}
load net {FRAME:avg:conc#202.itm(0)} -attr vt d
load net {FRAME:avg:conc#202.itm(1)} -attr vt d
load net {FRAME:avg:conc#202.itm(2)} -attr vt d
load net {FRAME:avg:conc#202.itm(3)} -attr vt d
load netBundle {FRAME:avg:conc#202.itm} 4 {FRAME:avg:conc#202.itm(0)} {FRAME:avg:conc#202.itm(1)} {FRAME:avg:conc#202.itm(2)} {FRAME:avg:conc#202.itm(3)} -attr xrf 3013 -attr oid 34 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#202.itm}
load net {slc(acc.psp#1.sva)#8.itm(0)} -attr vt d
load net {slc(acc.psp#1.sva)#8.itm(1)} -attr vt d
load net {slc(acc.psp#1.sva)#8.itm(2)} -attr vt d
load netBundle {slc(acc.psp#1.sva)#8.itm} 3 {slc(acc.psp#1.sva)#8.itm(0)} {slc(acc.psp#1.sva)#8.itm(1)} {slc(acc.psp#1.sva)#8.itm(2)} -attr xrf 3014 -attr oid 35 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#8.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(9)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(10)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(11)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(12)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(13)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(14)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(15)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(16)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(17)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(18)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(19)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(20)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(21)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(22)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(23)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(24)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(25)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(26)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(27)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(28)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(29)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#7.itm} 30 {slc(vin:rsc:mgc_in_wire.d)#7.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(9)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(10)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(11)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(12)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(13)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(14)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(15)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(16)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(17)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(18)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(19)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(20)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(21)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(22)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(23)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(24)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(25)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(26)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(27)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(28)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(29)} -attr xrf 3015 -attr oid 36 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(9)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(10)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(11)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(12)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(13)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(14)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(15)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(16)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(17)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(18)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(19)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(20)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(21)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(22)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(23)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(24)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(25)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(26)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(27)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(28)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(29)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#6.itm} 30 {slc(vin:rsc:mgc_in_wire.d)#6.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(9)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(10)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(11)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(12)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(13)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(14)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(15)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(16)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(17)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(18)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(19)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(20)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(21)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(22)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(23)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(24)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(25)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(26)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(27)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(28)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(29)} -attr xrf 3016 -attr oid 37 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {slc(regs.regs(1)#1.sva).itm(0)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(1)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(2)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(3)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(4)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(5)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(6)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(7)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(8)} -attr vt d
load net {slc(regs.regs(1)#1.sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1)#1.sva).itm} 10 {slc(regs.regs(1)#1.sva).itm(0)} {slc(regs.regs(1)#1.sva).itm(1)} {slc(regs.regs(1)#1.sva).itm(2)} {slc(regs.regs(1)#1.sva).itm(3)} {slc(regs.regs(1)#1.sva).itm(4)} {slc(regs.regs(1)#1.sva).itm(5)} {slc(regs.regs(1)#1.sva).itm(6)} {slc(regs.regs(1)#1.sva).itm(7)} {slc(regs.regs(1)#1.sva).itm(8)} {slc(regs.regs(1)#1.sva).itm(9)} -attr xrf 3017 -attr oid 38 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {slc(regs.regs(1).sg2.sva).itm(0)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(1)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(2)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(3)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(4)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(5)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(6)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(7)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(8)} -attr vt d
load net {slc(regs.regs(1).sg2.sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sg2.sva).itm} 10 {slc(regs.regs(1).sg2.sva).itm(0)} {slc(regs.regs(1).sg2.sva).itm(1)} {slc(regs.regs(1).sg2.sva).itm(2)} {slc(regs.regs(1).sg2.sva).itm(3)} {slc(regs.regs(1).sg2.sva).itm(4)} {slc(regs.regs(1).sg2.sva).itm(5)} {slc(regs.regs(1).sg2.sva).itm(6)} {slc(regs.regs(1).sg2.sva).itm(7)} {slc(regs.regs(1).sg2.sva).itm(8)} {slc(regs.regs(1).sg2.sva).itm(9)} -attr xrf 3018 -attr oid 39 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {slc(regs.regs(1)#1.sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1)#1.sva)#1.itm} 10 {slc(regs.regs(1)#1.sva)#1.itm(0)} {slc(regs.regs(1)#1.sva)#1.itm(1)} {slc(regs.regs(1)#1.sva)#1.itm(2)} {slc(regs.regs(1)#1.sva)#1.itm(3)} {slc(regs.regs(1)#1.sva)#1.itm(4)} {slc(regs.regs(1)#1.sva)#1.itm(5)} {slc(regs.regs(1)#1.sva)#1.itm(6)} {slc(regs.regs(1)#1.sva)#1.itm(7)} {slc(regs.regs(1)#1.sva)#1.itm(8)} {slc(regs.regs(1)#1.sva)#1.itm(9)} -attr xrf 3019 -attr oid 40 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {slc(regs.regs(1).sg2.sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sg2.sva)#1.itm} 10 {slc(regs.regs(1).sg2.sva)#1.itm(0)} {slc(regs.regs(1).sg2.sva)#1.itm(1)} {slc(regs.regs(1).sg2.sva)#1.itm(2)} {slc(regs.regs(1).sg2.sva)#1.itm(3)} {slc(regs.regs(1).sg2.sva)#1.itm(4)} {slc(regs.regs(1).sg2.sva)#1.itm(5)} {slc(regs.regs(1).sg2.sva)#1.itm(6)} {slc(regs.regs(1).sg2.sva)#1.itm(7)} {slc(regs.regs(1).sg2.sva)#1.itm(8)} {slc(regs.regs(1).sg2.sva)#1.itm(9)} -attr xrf 3020 -attr oid 41 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {slc(regs.regs(1)#1.sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(1)#1.sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1)#1.sva)#2.itm} 10 {slc(regs.regs(1)#1.sva)#2.itm(0)} {slc(regs.regs(1)#1.sva)#2.itm(1)} {slc(regs.regs(1)#1.sva)#2.itm(2)} {slc(regs.regs(1)#1.sva)#2.itm(3)} {slc(regs.regs(1)#1.sva)#2.itm(4)} {slc(regs.regs(1)#1.sva)#2.itm(5)} {slc(regs.regs(1)#1.sva)#2.itm(6)} {slc(regs.regs(1)#1.sva)#2.itm(7)} {slc(regs.regs(1)#1.sva)#2.itm(8)} {slc(regs.regs(1)#1.sva)#2.itm(9)} -attr xrf 3021 -attr oid 42 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {slc(regs.regs(1).sg2.sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(1).sg2.sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sg2.sva)#2.itm} 10 {slc(regs.regs(1).sg2.sva)#2.itm(0)} {slc(regs.regs(1).sg2.sva)#2.itm(1)} {slc(regs.regs(1).sg2.sva)#2.itm(2)} {slc(regs.regs(1).sg2.sva)#2.itm(3)} {slc(regs.regs(1).sg2.sva)#2.itm(4)} {slc(regs.regs(1).sg2.sva)#2.itm(5)} {slc(regs.regs(1).sg2.sva)#2.itm(6)} {slc(regs.regs(1).sg2.sva)#2.itm(7)} {slc(regs.regs(1).sg2.sva)#2.itm(8)} {slc(regs.regs(1).sg2.sva)#2.itm(9)} -attr xrf 3022 -attr oid 43 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {FRAME:avg:conc.itm(0)} -attr vt d
load net {FRAME:avg:conc.itm(1)} -attr vt d
load net {FRAME:avg:conc.itm(2)} -attr vt d
load net {FRAME:avg:conc.itm(3)} -attr vt d
load net {FRAME:avg:conc.itm(4)} -attr vt d
load net {FRAME:avg:conc.itm(5)} -attr vt d
load net {FRAME:avg:conc.itm(6)} -attr vt d
load net {FRAME:avg:conc.itm(7)} -attr vt d
load net {FRAME:avg:conc.itm(8)} -attr vt d
load net {FRAME:avg:conc.itm(9)} -attr vt d
load net {FRAME:avg:conc.itm(10)} -attr vt d
load net {FRAME:avg:conc.itm(11)} -attr vt d
load net {FRAME:avg:conc.itm(12)} -attr vt d
load netBundle {FRAME:avg:conc.itm} 13 {FRAME:avg:conc.itm(0)} {FRAME:avg:conc.itm(1)} {FRAME:avg:conc.itm(2)} {FRAME:avg:conc.itm(3)} {FRAME:avg:conc.itm(4)} {FRAME:avg:conc.itm(5)} {FRAME:avg:conc.itm(6)} {FRAME:avg:conc.itm(7)} {FRAME:avg:conc.itm(8)} {FRAME:avg:conc.itm(9)} {FRAME:avg:conc.itm(10)} {FRAME:avg:conc.itm(11)} {FRAME:avg:conc.itm(12)} -attr xrf 3023 -attr oid 44 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(0)} -attr vt d
load net {acc#3.itm(1)} -attr vt d
load net {acc#3.itm(2)} -attr vt d
load net {acc#3.itm(3)} -attr vt d
load net {acc#3.itm(4)} -attr vt d
load net {acc#3.itm(5)} -attr vt d
load net {acc#3.itm(6)} -attr vt d
load net {acc#3.itm(7)} -attr vt d
load net {acc#3.itm(8)} -attr vt d
load net {acc#3.itm(9)} -attr vt d
load net {acc#3.itm(10)} -attr vt d
load net {acc#3.itm(11)} -attr vt d
load netBundle {acc#3.itm} 12 {acc#3.itm(0)} {acc#3.itm(1)} {acc#3.itm(2)} {acc#3.itm(3)} {acc#3.itm(4)} {acc#3.itm(5)} {acc#3.itm(6)} {acc#3.itm(7)} {acc#3.itm(8)} {acc#3.itm(9)} {acc#3.itm(10)} {acc#3.itm(11)} -attr xrf 3024 -attr oid 45 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {mul.itm(0)} -attr vt d
load net {mul.itm(1)} -attr vt d
load net {mul.itm(2)} -attr vt d
load net {mul.itm(3)} -attr vt d
load net {mul.itm(4)} -attr vt d
load net {mul.itm(5)} -attr vt d
load net {mul.itm(6)} -attr vt d
load net {mul.itm(7)} -attr vt d
load net {mul.itm(8)} -attr vt d
load net {mul.itm(9)} -attr vt d
load net {mul.itm(10)} -attr vt d
load net {mul.itm(11)} -attr vt d
load netBundle {mul.itm} 12 {mul.itm(0)} {mul.itm(1)} {mul.itm(2)} {mul.itm(3)} {mul.itm(4)} {mul.itm(5)} {mul.itm(6)} {mul.itm(7)} {mul.itm(8)} {mul.itm(9)} {mul.itm(10)} {mul.itm(11)} -attr xrf 3025 -attr oid 46 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {acc#4.itm(0)} -attr vt d
load net {acc#4.itm(1)} -attr vt d
load netBundle {acc#4.itm} 2 {acc#4.itm(0)} {acc#4.itm(1)} -attr xrf 3026 -attr oid 47 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {conc#85.itm(0)} -attr vt d
load net {conc#85.itm(1)} -attr vt d
load net {conc#85.itm(2)} -attr vt d
load net {conc#85.itm(3)} -attr vt d
load net {conc#85.itm(4)} -attr vt d
load net {conc#85.itm(5)} -attr vt d
load net {conc#85.itm(6)} -attr vt d
load net {conc#85.itm(7)} -attr vt d
load net {conc#85.itm(8)} -attr vt d
load netBundle {conc#85.itm} 9 {conc#85.itm(0)} {conc#85.itm(1)} {conc#85.itm(2)} {conc#85.itm(3)} {conc#85.itm(4)} {conc#85.itm(5)} {conc#85.itm(6)} {conc#85.itm(7)} {conc#85.itm(8)} -attr xrf 3027 -attr oid 48 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:slc#22.itm(0)} -attr vt d
load net {FRAME:avg:slc#22.itm(1)} -attr vt d
load net {FRAME:avg:slc#22.itm(2)} -attr vt d
load net {FRAME:avg:slc#22.itm(3)} -attr vt d
load net {FRAME:avg:slc#22.itm(4)} -attr vt d
load net {FRAME:avg:slc#22.itm(5)} -attr vt d
load net {FRAME:avg:slc#22.itm(6)} -attr vt d
load net {FRAME:avg:slc#22.itm(7)} -attr vt d
load netBundle {FRAME:avg:slc#22.itm} 8 {FRAME:avg:slc#22.itm(0)} {FRAME:avg:slc#22.itm(1)} {FRAME:avg:slc#22.itm(2)} {FRAME:avg:slc#22.itm(3)} {FRAME:avg:slc#22.itm(4)} {FRAME:avg:slc#22.itm(5)} {FRAME:avg:slc#22.itm(6)} {FRAME:avg:slc#22.itm(7)} -attr xrf 3028 -attr oid 49 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#22.itm}
load net {FRAME:avg:acc#27.itm(0)} -attr vt d
load net {FRAME:avg:acc#27.itm(1)} -attr vt d
load net {FRAME:avg:acc#27.itm(2)} -attr vt d
load net {FRAME:avg:acc#27.itm(3)} -attr vt d
load net {FRAME:avg:acc#27.itm(4)} -attr vt d
load net {FRAME:avg:acc#27.itm(5)} -attr vt d
load net {FRAME:avg:acc#27.itm(6)} -attr vt d
load net {FRAME:avg:acc#27.itm(7)} -attr vt d
load net {FRAME:avg:acc#27.itm(8)} -attr vt d
load netBundle {FRAME:avg:acc#27.itm} 9 {FRAME:avg:acc#27.itm(0)} {FRAME:avg:acc#27.itm(1)} {FRAME:avg:acc#27.itm(2)} {FRAME:avg:acc#27.itm(3)} {FRAME:avg:acc#27.itm(4)} {FRAME:avg:acc#27.itm(5)} {FRAME:avg:acc#27.itm(6)} {FRAME:avg:acc#27.itm(7)} {FRAME:avg:acc#27.itm(8)} -attr xrf 3029 -attr oid 50 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {conc#103.itm(0)} -attr vt d
load net {conc#103.itm(1)} -attr vt d
load net {conc#103.itm(2)} -attr vt d
load net {conc#103.itm(3)} -attr vt d
load net {conc#103.itm(4)} -attr vt d
load net {conc#103.itm(5)} -attr vt d
load net {conc#103.itm(6)} -attr vt d
load net {conc#103.itm(7)} -attr vt d
load netBundle {conc#103.itm} 8 {conc#103.itm(0)} {conc#103.itm(1)} {conc#103.itm(2)} {conc#103.itm(3)} {conc#103.itm(4)} {conc#103.itm(5)} {conc#103.itm(6)} {conc#103.itm(7)} -attr xrf 3030 -attr oid 51 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {FRAME:avg:conc#213.itm(0)} -attr vt d
load net {FRAME:avg:conc#213.itm(1)} -attr vt d
load net {FRAME:avg:conc#213.itm(2)} -attr vt d
load net {FRAME:avg:conc#213.itm(3)} -attr vt d
load net {FRAME:avg:conc#213.itm(4)} -attr vt d
load net {FRAME:avg:conc#213.itm(5)} -attr vt d
load net {FRAME:avg:conc#213.itm(6)} -attr vt d
load net {FRAME:avg:conc#213.itm(7)} -attr vt d
load netBundle {FRAME:avg:conc#213.itm} 8 {FRAME:avg:conc#213.itm(0)} {FRAME:avg:conc#213.itm(1)} {FRAME:avg:conc#213.itm(2)} {FRAME:avg:conc#213.itm(3)} {FRAME:avg:conc#213.itm(4)} {FRAME:avg:conc#213.itm(5)} {FRAME:avg:conc#213.itm(6)} {FRAME:avg:conc#213.itm(7)} -attr xrf 3031 -attr oid 52 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:slc#21.itm(0)} -attr vt d
load net {FRAME:avg:slc#21.itm(1)} -attr vt d
load net {FRAME:avg:slc#21.itm(2)} -attr vt d
load net {FRAME:avg:slc#21.itm(3)} -attr vt d
load net {FRAME:avg:slc#21.itm(4)} -attr vt d
load net {FRAME:avg:slc#21.itm(5)} -attr vt d
load net {FRAME:avg:slc#21.itm(6)} -attr vt d
load netBundle {FRAME:avg:slc#21.itm} 7 {FRAME:avg:slc#21.itm(0)} {FRAME:avg:slc#21.itm(1)} {FRAME:avg:slc#21.itm(2)} {FRAME:avg:slc#21.itm(3)} {FRAME:avg:slc#21.itm(4)} {FRAME:avg:slc#21.itm(5)} {FRAME:avg:slc#21.itm(6)} -attr xrf 3032 -attr oid 53 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#21.itm}
load net {FRAME:avg:acc#16.itm(0)} -attr vt d
load net {FRAME:avg:acc#16.itm(1)} -attr vt d
load net {FRAME:avg:acc#16.itm(2)} -attr vt d
load net {FRAME:avg:acc#16.itm(3)} -attr vt d
load net {FRAME:avg:acc#16.itm(4)} -attr vt d
load net {FRAME:avg:acc#16.itm(5)} -attr vt d
load net {FRAME:avg:acc#16.itm(6)} -attr vt d
load net {FRAME:avg:acc#16.itm(7)} -attr vt d
load netBundle {FRAME:avg:acc#16.itm} 8 {FRAME:avg:acc#16.itm(0)} {FRAME:avg:acc#16.itm(1)} {FRAME:avg:acc#16.itm(2)} {FRAME:avg:acc#16.itm(3)} {FRAME:avg:acc#16.itm(4)} {FRAME:avg:acc#16.itm(5)} {FRAME:avg:acc#16.itm(6)} {FRAME:avg:acc#16.itm(7)} -attr xrf 3033 -attr oid 54 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {conc#104.itm(0)} -attr vt d
load net {conc#104.itm(1)} -attr vt d
load net {conc#104.itm(2)} -attr vt d
load net {conc#104.itm(3)} -attr vt d
load net {conc#104.itm(4)} -attr vt d
load net {conc#104.itm(5)} -attr vt d
load net {conc#104.itm(6)} -attr vt d
load net {conc#104.itm(7)} -attr vt d
load netBundle {conc#104.itm} 8 {conc#104.itm(0)} {conc#104.itm(1)} {conc#104.itm(2)} {conc#104.itm(3)} {conc#104.itm(4)} {conc#104.itm(5)} {conc#104.itm(6)} {conc#104.itm(7)} -attr xrf 3034 -attr oid 55 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {FRAME:avg:conc#209.itm(0)} -attr vt d
load net {FRAME:avg:conc#209.itm(1)} -attr vt d
load net {FRAME:avg:conc#209.itm(2)} -attr vt d
load net {FRAME:avg:conc#209.itm(3)} -attr vt d
load net {FRAME:avg:conc#209.itm(4)} -attr vt d
load net {FRAME:avg:conc#209.itm(5)} -attr vt d
load net {FRAME:avg:conc#209.itm(6)} -attr vt d
load netBundle {FRAME:avg:conc#209.itm} 7 {FRAME:avg:conc#209.itm(0)} {FRAME:avg:conc#209.itm(1)} {FRAME:avg:conc#209.itm(2)} {FRAME:avg:conc#209.itm(3)} {FRAME:avg:conc#209.itm(4)} {FRAME:avg:conc#209.itm(5)} {FRAME:avg:conc#209.itm(6)} -attr xrf 3035 -attr oid 56 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:slc#12.itm(0)} -attr vt d
load net {FRAME:avg:slc#12.itm(1)} -attr vt d
load net {FRAME:avg:slc#12.itm(2)} -attr vt d
load net {FRAME:avg:slc#12.itm(3)} -attr vt d
load net {FRAME:avg:slc#12.itm(4)} -attr vt d
load net {FRAME:avg:slc#12.itm(5)} -attr vt d
load netBundle {FRAME:avg:slc#12.itm} 6 {FRAME:avg:slc#12.itm(0)} {FRAME:avg:slc#12.itm(1)} {FRAME:avg:slc#12.itm(2)} {FRAME:avg:slc#12.itm(3)} {FRAME:avg:slc#12.itm(4)} {FRAME:avg:slc#12.itm(5)} -attr xrf 3036 -attr oid 57 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#12.itm}
load net {FRAME:avg:acc#14.itm(0)} -attr vt d
load net {FRAME:avg:acc#14.itm(1)} -attr vt d
load net {FRAME:avg:acc#14.itm(2)} -attr vt d
load net {FRAME:avg:acc#14.itm(3)} -attr vt d
load net {FRAME:avg:acc#14.itm(4)} -attr vt d
load net {FRAME:avg:acc#14.itm(5)} -attr vt d
load net {FRAME:avg:acc#14.itm(6)} -attr vt d
load netBundle {FRAME:avg:acc#14.itm} 7 {FRAME:avg:acc#14.itm(0)} {FRAME:avg:acc#14.itm(1)} {FRAME:avg:acc#14.itm(2)} {FRAME:avg:acc#14.itm(3)} {FRAME:avg:acc#14.itm(4)} {FRAME:avg:acc#14.itm(5)} {FRAME:avg:acc#14.itm(6)} -attr xrf 3037 -attr oid 58 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {conc#105.itm(0)} -attr vt d
load net {conc#105.itm(1)} -attr vt d
load net {conc#105.itm(2)} -attr vt d
load net {conc#105.itm(3)} -attr vt d
load net {conc#105.itm(4)} -attr vt d
load net {conc#105.itm(5)} -attr vt d
load netBundle {conc#105.itm} 6 {conc#105.itm(0)} {conc#105.itm(1)} {conc#105.itm(2)} {conc#105.itm(3)} {conc#105.itm(4)} {conc#105.itm(5)} -attr xrf 3038 -attr oid 59 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {conc#106.itm(0)} -attr vt d
load net {conc#106.itm(1)} -attr vt d
load net {conc#106.itm(2)} -attr vt d
load net {conc#106.itm(3)} -attr vt d
load net {conc#106.itm(4)} -attr vt d
load net {conc#106.itm(5)} -attr vt d
load netBundle {conc#106.itm} 6 {conc#106.itm(0)} {conc#106.itm(1)} {conc#106.itm(2)} {conc#106.itm(3)} {conc#106.itm(4)} {conc#106.itm(5)} -attr xrf 3039 -attr oid 60 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {conc#107.itm(0)} -attr vt d
load net {conc#107.itm(1)} -attr vt d
load net {conc#107.itm(2)} -attr vt d
load netBundle {conc#107.itm} 3 {conc#107.itm(0)} {conc#107.itm(1)} {conc#107.itm(2)} -attr xrf 3040 -attr oid 61 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#107.itm}
load net {FRAME:avg:conc#217.itm(0)} -attr vt d
load net {FRAME:avg:conc#217.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#217.itm} 2 {FRAME:avg:conc#217.itm(0)} {FRAME:avg:conc#217.itm(1)} -attr xrf 3041 -attr oid 62 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#217.itm}
load net {FRAME:avg:acc#21.itm(0)} -attr vt d
load net {FRAME:avg:acc#21.itm(1)} -attr vt d
load net {FRAME:avg:acc#21.itm(2)} -attr vt d
load net {FRAME:avg:acc#21.itm(3)} -attr vt d
load net {FRAME:avg:acc#21.itm(4)} -attr vt d
load net {FRAME:avg:acc#21.itm(5)} -attr vt d
load net {FRAME:avg:acc#21.itm(6)} -attr vt d
load net {FRAME:avg:acc#21.itm(7)} -attr vt d
load net {FRAME:avg:acc#21.itm(8)} -attr vt d
load net {FRAME:avg:acc#21.itm(9)} -attr vt d
load net {FRAME:avg:acc#21.itm(10)} -attr vt d
load net {FRAME:avg:acc#21.itm(11)} -attr vt d
load net {FRAME:avg:acc#21.itm(12)} -attr vt d
load netBundle {FRAME:avg:acc#21.itm} 13 {FRAME:avg:acc#21.itm(0)} {FRAME:avg:acc#21.itm(1)} {FRAME:avg:acc#21.itm(2)} {FRAME:avg:acc#21.itm(3)} {FRAME:avg:acc#21.itm(4)} {FRAME:avg:acc#21.itm(5)} {FRAME:avg:acc#21.itm(6)} {FRAME:avg:acc#21.itm(7)} {FRAME:avg:acc#21.itm(8)} {FRAME:avg:acc#21.itm(9)} {FRAME:avg:acc#21.itm(10)} {FRAME:avg:acc#21.itm(11)} {FRAME:avg:acc#21.itm(12)} -attr xrf 3042 -attr oid 63 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {conc#108.itm(0)} -attr vt d
load net {conc#108.itm(1)} -attr vt d
load net {conc#108.itm(2)} -attr vt d
load net {conc#108.itm(3)} -attr vt d
load net {conc#108.itm(4)} -attr vt d
load net {conc#108.itm(5)} -attr vt d
load net {conc#108.itm(6)} -attr vt d
load net {conc#108.itm(7)} -attr vt d
load net {conc#108.itm(8)} -attr vt d
load net {conc#108.itm(9)} -attr vt d
load net {conc#108.itm(10)} -attr vt d
load net {conc#108.itm(11)} -attr vt d
load netBundle {conc#108.itm} 12 {conc#108.itm(0)} {conc#108.itm(1)} {conc#108.itm(2)} {conc#108.itm(3)} {conc#108.itm(4)} {conc#108.itm(5)} {conc#108.itm(6)} {conc#108.itm(7)} {conc#108.itm(8)} {conc#108.itm(9)} {conc#108.itm(10)} {conc#108.itm(11)} -attr xrf 3043 -attr oid 64 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:exs#9.itm(0)} -attr vt d
load net {FRAME:avg:exs#9.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#9.itm} 2 {FRAME:avg:exs#9.itm(0)} {FRAME:avg:exs#9.itm(1)} -attr xrf 3044 -attr oid 65 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#9.itm}
load net {FRAME:avg:acc#19.itm(0)} -attr vt d
load net {FRAME:avg:acc#19.itm(1)} -attr vt d
load net {FRAME:avg:acc#19.itm(2)} -attr vt d
load net {FRAME:avg:acc#19.itm(3)} -attr vt d
load net {FRAME:avg:acc#19.itm(4)} -attr vt d
load net {FRAME:avg:acc#19.itm(5)} -attr vt d
load net {FRAME:avg:acc#19.itm(6)} -attr vt d
load net {FRAME:avg:acc#19.itm(7)} -attr vt d
load net {FRAME:avg:acc#19.itm(8)} -attr vt d
load net {FRAME:avg:acc#19.itm(9)} -attr vt d
load net {FRAME:avg:acc#19.itm(10)} -attr vt d
load netBundle {FRAME:avg:acc#19.itm} 11 {FRAME:avg:acc#19.itm(0)} {FRAME:avg:acc#19.itm(1)} {FRAME:avg:acc#19.itm(2)} {FRAME:avg:acc#19.itm(3)} {FRAME:avg:acc#19.itm(4)} {FRAME:avg:acc#19.itm(5)} {FRAME:avg:acc#19.itm(6)} {FRAME:avg:acc#19.itm(7)} {FRAME:avg:acc#19.itm(8)} {FRAME:avg:acc#19.itm(9)} {FRAME:avg:acc#19.itm(10)} -attr xrf 3045 -attr oid 66 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {conc#109.itm(0)} -attr vt d
load net {conc#109.itm(1)} -attr vt d
load net {conc#109.itm(2)} -attr vt d
load net {conc#109.itm(3)} -attr vt d
load net {conc#109.itm(4)} -attr vt d
load net {conc#109.itm(5)} -attr vt d
load net {conc#109.itm(6)} -attr vt d
load net {conc#109.itm(7)} -attr vt d
load net {conc#109.itm(8)} -attr vt d
load net {conc#109.itm(9)} -attr vt d
load netBundle {conc#109.itm} 10 {conc#109.itm(0)} {conc#109.itm(1)} {conc#109.itm(2)} {conc#109.itm(3)} {conc#109.itm(4)} {conc#109.itm(5)} {conc#109.itm(6)} {conc#109.itm(7)} {conc#109.itm(8)} {conc#109.itm(9)} -attr xrf 3046 -attr oid 67 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:exs#14.itm(0)} -attr vt d
load net {FRAME:avg:exs#14.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#14.itm} 2 {FRAME:avg:exs#14.itm(0)} {FRAME:avg:exs#14.itm(1)} -attr xrf 3047 -attr oid 68 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#14.itm}
load net {FRAME:avg:slc.itm(0)} -attr vt d
load net {FRAME:avg:slc.itm(1)} -attr vt d
load net {FRAME:avg:slc.itm(2)} -attr vt d
load net {FRAME:avg:slc.itm(3)} -attr vt d
load net {FRAME:avg:slc.itm(4)} -attr vt d
load net {FRAME:avg:slc.itm(5)} -attr vt d
load net {FRAME:avg:slc.itm(6)} -attr vt d
load net {FRAME:avg:slc.itm(7)} -attr vt d
load net {FRAME:avg:slc.itm(8)} -attr vt d
load netBundle {FRAME:avg:slc.itm} 9 {FRAME:avg:slc.itm(0)} {FRAME:avg:slc.itm(1)} {FRAME:avg:slc.itm(2)} {FRAME:avg:slc.itm(3)} {FRAME:avg:slc.itm(4)} {FRAME:avg:slc.itm(5)} {FRAME:avg:slc.itm(6)} {FRAME:avg:slc.itm(7)} {FRAME:avg:slc.itm(8)} -attr xrf 3048 -attr oid 69 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(0)} -attr vt d
load net {FRAME:avg:acc#17.itm(1)} -attr vt d
load net {FRAME:avg:acc#17.itm(2)} -attr vt d
load net {FRAME:avg:acc#17.itm(3)} -attr vt d
load net {FRAME:avg:acc#17.itm(4)} -attr vt d
load net {FRAME:avg:acc#17.itm(5)} -attr vt d
load net {FRAME:avg:acc#17.itm(6)} -attr vt d
load net {FRAME:avg:acc#17.itm(7)} -attr vt d
load net {FRAME:avg:acc#17.itm(8)} -attr vt d
load net {FRAME:avg:acc#17.itm(9)} -attr vt d
load netBundle {FRAME:avg:acc#17.itm} 10 {FRAME:avg:acc#17.itm(0)} {FRAME:avg:acc#17.itm(1)} {FRAME:avg:acc#17.itm(2)} {FRAME:avg:acc#17.itm(3)} {FRAME:avg:acc#17.itm(4)} {FRAME:avg:acc#17.itm(5)} {FRAME:avg:acc#17.itm(6)} {FRAME:avg:acc#17.itm(7)} {FRAME:avg:acc#17.itm(8)} {FRAME:avg:acc#17.itm(9)} -attr xrf 3049 -attr oid 70 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {conc#110.itm(0)} -attr vt d
load net {conc#110.itm(1)} -attr vt d
load net {conc#110.itm(2)} -attr vt d
load net {conc#110.itm(3)} -attr vt d
load net {conc#110.itm(4)} -attr vt d
load net {conc#110.itm(5)} -attr vt d
load net {conc#110.itm(6)} -attr vt d
load net {conc#110.itm(7)} -attr vt d
load net {conc#110.itm(8)} -attr vt d
load netBundle {conc#110.itm} 9 {conc#110.itm(0)} {conc#110.itm(1)} {conc#110.itm(2)} {conc#110.itm(3)} {conc#110.itm(4)} {conc#110.itm(5)} {conc#110.itm(6)} {conc#110.itm(7)} {conc#110.itm(8)} -attr xrf 3050 -attr oid 71 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:exs#18.itm(0)} -attr vt d
load net {FRAME:avg:exs#18.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#18.itm} 2 {FRAME:avg:exs#18.itm(0)} {FRAME:avg:exs#18.itm(1)} -attr xrf 3051 -attr oid 72 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#18.itm}
load net {FRAME:avg:conc#212.itm(0)} -attr vt d
load net {FRAME:avg:conc#212.itm(1)} -attr vt d
load net {FRAME:avg:conc#212.itm(2)} -attr vt d
load net {FRAME:avg:conc#212.itm(3)} -attr vt d
load net {FRAME:avg:conc#212.itm(4)} -attr vt d
load net {FRAME:avg:conc#212.itm(5)} -attr vt d
load net {FRAME:avg:conc#212.itm(6)} -attr vt d
load net {FRAME:avg:conc#212.itm(7)} -attr vt d
load netBundle {FRAME:avg:conc#212.itm} 8 {FRAME:avg:conc#212.itm(0)} {FRAME:avg:conc#212.itm(1)} {FRAME:avg:conc#212.itm(2)} {FRAME:avg:conc#212.itm(3)} {FRAME:avg:conc#212.itm(4)} {FRAME:avg:conc#212.itm(5)} {FRAME:avg:conc#212.itm(6)} {FRAME:avg:conc#212.itm(7)} -attr xrf 3052 -attr oid 73 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:slc#15.itm(0)} -attr vt d
load net {FRAME:avg:slc#15.itm(1)} -attr vt d
load net {FRAME:avg:slc#15.itm(2)} -attr vt d
load net {FRAME:avg:slc#15.itm(3)} -attr vt d
load net {FRAME:avg:slc#15.itm(4)} -attr vt d
load net {FRAME:avg:slc#15.itm(5)} -attr vt d
load net {FRAME:avg:slc#15.itm(6)} -attr vt d
load netBundle {FRAME:avg:slc#15.itm} 7 {FRAME:avg:slc#15.itm(0)} {FRAME:avg:slc#15.itm(1)} {FRAME:avg:slc#15.itm(2)} {FRAME:avg:slc#15.itm(3)} {FRAME:avg:slc#15.itm(4)} {FRAME:avg:slc#15.itm(5)} {FRAME:avg:slc#15.itm(6)} -attr xrf 3053 -attr oid 74 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#15.itm}
load net {FRAME:avg:acc#15.itm(0)} -attr vt d
load net {FRAME:avg:acc#15.itm(1)} -attr vt d
load net {FRAME:avg:acc#15.itm(2)} -attr vt d
load net {FRAME:avg:acc#15.itm(3)} -attr vt d
load net {FRAME:avg:acc#15.itm(4)} -attr vt d
load net {FRAME:avg:acc#15.itm(5)} -attr vt d
load net {FRAME:avg:acc#15.itm(6)} -attr vt d
load net {FRAME:avg:acc#15.itm(7)} -attr vt d
load netBundle {FRAME:avg:acc#15.itm} 8 {FRAME:avg:acc#15.itm(0)} {FRAME:avg:acc#15.itm(1)} {FRAME:avg:acc#15.itm(2)} {FRAME:avg:acc#15.itm(3)} {FRAME:avg:acc#15.itm(4)} {FRAME:avg:acc#15.itm(5)} {FRAME:avg:acc#15.itm(6)} {FRAME:avg:acc#15.itm(7)} -attr xrf 3054 -attr oid 75 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {conc#111.itm(0)} -attr vt d
load net {conc#111.itm(1)} -attr vt d
load net {conc#111.itm(2)} -attr vt d
load net {conc#111.itm(3)} -attr vt d
load net {conc#111.itm(4)} -attr vt d
load net {conc#111.itm(5)} -attr vt d
load net {conc#111.itm(6)} -attr vt d
load netBundle {conc#111.itm} 7 {conc#111.itm(0)} {conc#111.itm(1)} {conc#111.itm(2)} {conc#111.itm(3)} {conc#111.itm(4)} {conc#111.itm(5)} {conc#111.itm(6)} -attr xrf 3055 -attr oid 76 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {FRAME:avg:exs#21.itm(0)} -attr vt d
load net {FRAME:avg:exs#21.itm(1)} -attr vt d
load netBundle {FRAME:avg:exs#21.itm} 2 {FRAME:avg:exs#21.itm(0)} {FRAME:avg:exs#21.itm(1)} -attr xrf 3056 -attr oid 77 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:exs#21.itm}
load net {FRAME:avg:conc#208.itm(0)} -attr vt d
load net {FRAME:avg:conc#208.itm(1)} -attr vt d
load net {FRAME:avg:conc#208.itm(2)} -attr vt d
load net {FRAME:avg:conc#208.itm(3)} -attr vt d
load net {FRAME:avg:conc#208.itm(4)} -attr vt d
load netBundle {FRAME:avg:conc#208.itm} 5 {FRAME:avg:conc#208.itm(0)} {FRAME:avg:conc#208.itm(1)} {FRAME:avg:conc#208.itm(2)} {FRAME:avg:conc#208.itm(3)} {FRAME:avg:conc#208.itm(4)} -attr xrf 3057 -attr oid 78 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#208.itm}
load net {FRAME:avg:slc#20.itm(0)} -attr vt d
load net {FRAME:avg:slc#20.itm(1)} -attr vt d
load net {FRAME:avg:slc#20.itm(2)} -attr vt d
load net {FRAME:avg:slc#20.itm(3)} -attr vt d
load netBundle {FRAME:avg:slc#20.itm} 4 {FRAME:avg:slc#20.itm(0)} {FRAME:avg:slc#20.itm(1)} {FRAME:avg:slc#20.itm(2)} {FRAME:avg:slc#20.itm(3)} -attr xrf 3058 -attr oid 79 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#20.itm}
load net {FRAME:avg:acc#13.itm(0)} -attr vt d
load net {FRAME:avg:acc#13.itm(1)} -attr vt d
load net {FRAME:avg:acc#13.itm(2)} -attr vt d
load net {FRAME:avg:acc#13.itm(3)} -attr vt d
load net {FRAME:avg:acc#13.itm(4)} -attr vt d
load netBundle {FRAME:avg:acc#13.itm} 5 {FRAME:avg:acc#13.itm(0)} {FRAME:avg:acc#13.itm(1)} {FRAME:avg:acc#13.itm(2)} {FRAME:avg:acc#13.itm(3)} {FRAME:avg:acc#13.itm(4)} -attr xrf 3059 -attr oid 80 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {conc#112.itm(0)} -attr vt d
load net {conc#112.itm(1)} -attr vt d
load net {conc#112.itm(2)} -attr vt d
load net {conc#112.itm(3)} -attr vt d
load netBundle {conc#112.itm} 4 {conc#112.itm(0)} {conc#112.itm(1)} {conc#112.itm(2)} {conc#112.itm(3)} -attr xrf 3060 -attr oid 81 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:conc#204.itm(0)} -attr vt d
load net {FRAME:avg:conc#204.itm(1)} -attr vt d
load net {FRAME:avg:conc#204.itm(2)} -attr vt d
load net {FRAME:avg:conc#204.itm(3)} -attr vt d
load net {FRAME:avg:conc#204.itm(4)} -attr vt d
load netBundle {FRAME:avg:conc#204.itm} 5 {FRAME:avg:conc#204.itm(0)} {FRAME:avg:conc#204.itm(1)} {FRAME:avg:conc#204.itm(2)} {FRAME:avg:conc#204.itm(3)} {FRAME:avg:conc#204.itm(4)} -attr xrf 3061 -attr oid 82 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#204.itm}
load net {FRAME:avg:slc#11.itm(0)} -attr vt d
load net {FRAME:avg:slc#11.itm(1)} -attr vt d
load net {FRAME:avg:slc#11.itm(2)} -attr vt d
load net {FRAME:avg:slc#11.itm(3)} -attr vt d
load netBundle {FRAME:avg:slc#11.itm} 4 {FRAME:avg:slc#11.itm(0)} {FRAME:avg:slc#11.itm(1)} {FRAME:avg:slc#11.itm(2)} {FRAME:avg:slc#11.itm(3)} -attr xrf 3062 -attr oid 83 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#11.itm}
load net {FRAME:avg:acc#11.itm(0)} -attr vt d
load net {FRAME:avg:acc#11.itm(1)} -attr vt d
load net {FRAME:avg:acc#11.itm(2)} -attr vt d
load net {FRAME:avg:acc#11.itm(3)} -attr vt d
load net {FRAME:avg:acc#11.itm(4)} -attr vt d
load netBundle {FRAME:avg:acc#11.itm} 5 {FRAME:avg:acc#11.itm(0)} {FRAME:avg:acc#11.itm(1)} {FRAME:avg:acc#11.itm(2)} {FRAME:avg:acc#11.itm(3)} {FRAME:avg:acc#11.itm(4)} -attr xrf 3063 -attr oid 84 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {conc#113.itm(0)} -attr vt d
load net {conc#113.itm(1)} -attr vt d
load net {conc#113.itm(2)} -attr vt d
load net {conc#113.itm(3)} -attr vt d
load netBundle {conc#113.itm} 4 {conc#113.itm(0)} {conc#113.itm(1)} {conc#113.itm(2)} {conc#113.itm(3)} -attr xrf 3064 -attr oid 85 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#113.itm}
load net {conc#114.itm(0)} -attr vt d
load net {conc#114.itm(1)} -attr vt d
load net {conc#114.itm(2)} -attr vt d
load netBundle {conc#114.itm} 3 {conc#114.itm(0)} {conc#114.itm(1)} {conc#114.itm(2)} -attr xrf 3065 -attr oid 86 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#114.itm}
load net {absmax#3:else:if:not.itm(0)} -attr vt d
load net {absmax#3:else:if:not.itm(1)} -attr vt d
load net {absmax#3:else:if:not.itm(2)} -attr vt d
load net {absmax#3:else:if:not.itm(3)} -attr vt d
load net {absmax#3:else:if:not.itm(4)} -attr vt d
load net {absmax#3:else:if:not.itm(5)} -attr vt d
load net {absmax#3:else:if:not.itm(6)} -attr vt d
load net {absmax#3:else:if:not.itm(7)} -attr vt d
load net {absmax#3:else:if:not.itm(8)} -attr vt d
load net {absmax#3:else:if:not.itm(9)} -attr vt d
load net {absmax#3:else:if:not.itm(10)} -attr vt d
load net {absmax#3:else:if:not.itm(11)} -attr vt d
load net {absmax#3:else:if:not.itm(12)} -attr vt d
load net {absmax#3:else:if:not.itm(13)} -attr vt d
load netBundle {absmax#3:else:if:not.itm} 14 {absmax#3:else:if:not.itm(0)} {absmax#3:else:if:not.itm(1)} {absmax#3:else:if:not.itm(2)} {absmax#3:else:if:not.itm(3)} {absmax#3:else:if:not.itm(4)} {absmax#3:else:if:not.itm(5)} {absmax#3:else:if:not.itm(6)} {absmax#3:else:if:not.itm(7)} {absmax#3:else:if:not.itm(8)} {absmax#3:else:if:not.itm(9)} {absmax#3:else:if:not.itm(10)} {absmax#3:else:if:not.itm(11)} {absmax#3:else:if:not.itm(12)} {absmax#3:else:if:not.itm(13)} -attr xrf 3066 -attr oid 87 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:and.itm(0)} -attr vt d
load net {absmax#3:else:and.itm(1)} -attr vt d
load net {absmax#3:else:and.itm(2)} -attr vt d
load net {absmax#3:else:and.itm(3)} -attr vt d
load net {absmax#3:else:and.itm(4)} -attr vt d
load net {absmax#3:else:and.itm(5)} -attr vt d
load net {absmax#3:else:and.itm(6)} -attr vt d
load netBundle {absmax#3:else:and.itm} 7 {absmax#3:else:and.itm(0)} {absmax#3:else:and.itm(1)} {absmax#3:else:and.itm(2)} {absmax#3:else:and.itm(3)} {absmax#3:else:and.itm(4)} {absmax#3:else:and.itm(5)} {absmax#3:else:and.itm(6)} -attr xrf 3067 -attr oid 88 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(3)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(4)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(5)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(6)} -attr vt d
load netBundle {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm} 7 {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(0)} {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(1)} {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(2)} {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(3)} {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(4)} {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(5)} {slc(FRAME:avg:acc#1.psp#1.sva)#2.itm(6)} -attr xrf 3068 -attr oid 89 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {absmax#3:else:exs.itm(0)} -attr vt d
load net {absmax#3:else:exs.itm(1)} -attr vt d
load net {absmax#3:else:exs.itm(2)} -attr vt d
load net {absmax#3:else:exs.itm(3)} -attr vt d
load net {absmax#3:else:exs.itm(4)} -attr vt d
load net {absmax#3:else:exs.itm(5)} -attr vt d
load net {absmax#3:else:exs.itm(6)} -attr vt d
load netBundle {absmax#3:else:exs.itm} 7 {absmax#3:else:exs.itm(0)} {absmax#3:else:exs.itm(1)} {absmax#3:else:exs.itm(2)} {absmax#3:else:exs.itm(3)} {absmax#3:else:exs.itm(4)} {absmax#3:else:exs.itm(5)} {absmax#3:else:exs.itm(6)} -attr xrf 3069 -attr oid 90 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:exs.itm(0)} -attr vt d
load net {absmax#3:exs.itm(1)} -attr vt d
load net {absmax#3:exs.itm(2)} -attr vt d
load net {absmax#3:exs.itm(3)} -attr vt d
load net {absmax#3:exs.itm(4)} -attr vt d
load net {absmax#3:exs.itm(5)} -attr vt d
load net {absmax#3:exs.itm(6)} -attr vt d
load netBundle {absmax#3:exs.itm} 7 {absmax#3:exs.itm(0)} {absmax#3:exs.itm(1)} {absmax#3:exs.itm(2)} {absmax#3:exs.itm(3)} {absmax#3:exs.itm(4)} {absmax#3:exs.itm(5)} {absmax#3:exs.itm(6)} -attr xrf 3070 -attr oid 91 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:else:mux#1.itm(0)} -attr vt d
load net {absmax#3:else:mux#1.itm(1)} -attr vt d
load net {absmax#3:else:mux#1.itm(2)} -attr vt d
load netBundle {absmax#3:else:mux#1.itm} 3 {absmax#3:else:mux#1.itm(0)} {absmax#3:else:mux#1.itm(1)} {absmax#3:else:mux#1.itm(2)} -attr xrf 3071 -attr oid 92 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load net {slc(FRAME:avg:acc#1.psp#1.sva).itm(0)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva).itm(1)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva).itm(2)} -attr vt d
load netBundle {slc(FRAME:avg:acc#1.psp#1.sva).itm} 3 {slc(FRAME:avg:acc#1.psp#1.sva).itm(0)} {slc(FRAME:avg:acc#1.psp#1.sva).itm(1)} {slc(FRAME:avg:acc#1.psp#1.sva).itm(2)} -attr xrf 3072 -attr oid 93 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva).itm}
load net {absmax#3:else:else:acc.itm(0)} -attr vt d
load net {absmax#3:else:else:acc.itm(1)} -attr vt d
load net {absmax#3:else:else:acc.itm(2)} -attr vt d
load netBundle {absmax#3:else:else:acc.itm} 3 {absmax#3:else:else:acc.itm(0)} {absmax#3:else:else:acc.itm(1)} {absmax#3:else:else:acc.itm(2)} -attr xrf 3073 -attr oid 94 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {FRAME:not#3.itm(0)} -attr vt d
load net {FRAME:not#3.itm(1)} -attr vt d
load net {FRAME:not#3.itm(2)} -attr vt d
load netBundle {FRAME:not#3.itm} 3 {FRAME:not#3.itm(0)} {FRAME:not#3.itm(1)} {FRAME:not#3.itm(2)} -attr xrf 3074 -attr oid 95 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm(1)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm(2)} -attr vt d
load netBundle {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm} 3 {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm(0)} {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm(1)} {slc(FRAME:avg:acc#1.psp#1.sva)#1.itm(2)} -attr xrf 3075 -attr oid 96 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#1.itm}
load net {absmax#3:exs#1.itm(0)} -attr vt d
load net {absmax#3:exs#1.itm(1)} -attr vt d
load net {absmax#3:exs#1.itm(2)} -attr vt d
load netBundle {absmax#3:exs#1.itm} 3 {absmax#3:exs#1.itm(0)} {absmax#3:exs#1.itm(1)} {absmax#3:exs#1.itm(2)} -attr xrf 3076 -attr oid 97 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs#1.itm}
load net {absmax#3:if:not.itm(0)} -attr vt d
load net {absmax#3:if:not.itm(1)} -attr vt d
load net {absmax#3:if:not.itm(2)} -attr vt d
load net {absmax#3:if:not.itm(3)} -attr vt d
load netBundle {absmax#3:if:not.itm} 4 {absmax#3:if:not.itm(0)} {absmax#3:if:not.itm(1)} {absmax#3:if:not.itm(2)} {absmax#3:if:not.itm(3)} -attr xrf 3077 -attr oid 98 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(0)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(1)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(2)} -attr vt d
load net {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(3)} -attr vt d
load netBundle {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm} 4 {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(0)} {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(1)} {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(2)} {slc(FRAME:avg:acc#1.psp#1.sva)#3.itm(3)} -attr xrf 3078 -attr oid 99 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#3.itm}
load net {FRAME:avg:slc#9.itm(0)} -attr vt d
load net {FRAME:avg:slc#9.itm(1)} -attr vt d
load net {FRAME:avg:slc#9.itm(2)} -attr vt d
load netBundle {FRAME:avg:slc#9.itm} 3 {FRAME:avg:slc#9.itm(0)} {FRAME:avg:slc#9.itm(1)} {FRAME:avg:slc#9.itm(2)} -attr xrf 3079 -attr oid 100 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#9.itm}
load net {FRAME:avg:acc#10.itm(0)} -attr vt d
load net {FRAME:avg:acc#10.itm(1)} -attr vt d
load net {FRAME:avg:acc#10.itm(2)} -attr vt d
load net {FRAME:avg:acc#10.itm(3)} -attr vt d
load netBundle {FRAME:avg:acc#10.itm} 4 {FRAME:avg:acc#10.itm(0)} {FRAME:avg:acc#10.itm(1)} {FRAME:avg:acc#10.itm(2)} {FRAME:avg:acc#10.itm(3)} -attr xrf 3080 -attr oid 101 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {conc#115.itm(0)} -attr vt d
load net {conc#115.itm(1)} -attr vt d
load net {conc#115.itm(2)} -attr vt d
load netBundle {conc#115.itm} 3 {conc#115.itm(0)} {conc#115.itm(1)} {conc#115.itm(2)} -attr xrf 3081 -attr oid 102 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#115.itm}
load net {FRAME:avg:slc#8.itm(0)} -attr vt d
load net {FRAME:avg:slc#8.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#8.itm} 2 {FRAME:avg:slc#8.itm(0)} {FRAME:avg:slc#8.itm(1)} -attr xrf 3082 -attr oid 103 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#8.itm}
load net {FRAME:avg:acc#9.itm(0)} -attr vt d
load net {FRAME:avg:acc#9.itm(1)} -attr vt d
load net {FRAME:avg:acc#9.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#9.itm} 3 {FRAME:avg:acc#9.itm(0)} {FRAME:avg:acc#9.itm(1)} {FRAME:avg:acc#9.itm(2)} -attr xrf 3083 -attr oid 104 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {conc#116.itm(0)} -attr vt d
load net {conc#116.itm(1)} -attr vt d
load netBundle {conc#116.itm} 2 {conc#116.itm(0)} {conc#116.itm(1)} -attr xrf 3084 -attr oid 105 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#116.itm}
load net {conc#117.itm(0)} -attr vt d
load net {conc#117.itm(1)} -attr vt d
load netBundle {conc#117.itm} 2 {conc#117.itm(0)} {conc#117.itm(1)} -attr xrf 3085 -attr oid 106 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#117.itm}
load net {FRAME:avg:conc#197.itm(0)} -attr vt d
load net {FRAME:avg:conc#197.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#197.itm} 2 {FRAME:avg:conc#197.itm(0)} {FRAME:avg:conc#197.itm(1)} -attr xrf 3086 -attr oid 107 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#197.itm}
load net {conc#118.itm(0)} -attr vt d
load net {conc#118.itm(1)} -attr vt d
load net {conc#118.itm(2)} -attr vt d
load netBundle {conc#118.itm} 3 {conc#118.itm(0)} {conc#118.itm(1)} {conc#118.itm(2)} -attr xrf 3087 -attr oid 108 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#118.itm}
load net {absmax:else:if:conc.itm(0)} -attr vt d
load net {absmax:else:if:conc.itm(1)} -attr vt d
load net {absmax:else:if:conc.itm(2)} -attr vt d
load net {absmax:else:if:conc.itm(3)} -attr vt d
load net {absmax:else:if:conc.itm(4)} -attr vt d
load net {absmax:else:if:conc.itm(5)} -attr vt d
load net {absmax:else:if:conc.itm(6)} -attr vt d
load net {absmax:else:if:conc.itm(7)} -attr vt d
load net {absmax:else:if:conc.itm(8)} -attr vt d
load net {absmax:else:if:conc.itm(9)} -attr vt d
load net {absmax:else:if:conc.itm(10)} -attr vt d
load net {absmax:else:if:conc.itm(11)} -attr vt d
load net {absmax:else:if:conc.itm(12)} -attr vt d
load netBundle {absmax:else:if:conc.itm} 13 {absmax:else:if:conc.itm(0)} {absmax:else:if:conc.itm(1)} {absmax:else:if:conc.itm(2)} {absmax:else:if:conc.itm(3)} {absmax:else:if:conc.itm(4)} {absmax:else:if:conc.itm(5)} {absmax:else:if:conc.itm(6)} {absmax:else:if:conc.itm(7)} {absmax:else:if:conc.itm(8)} {absmax:else:if:conc.itm(9)} {absmax:else:if:conc.itm(10)} {absmax:else:if:conc.itm(11)} {absmax:else:if:conc.itm(12)} -attr xrf 3088 -attr oid 109 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(0)} -attr vt d
load net {absmax:else:if:not.itm(1)} -attr vt d
load net {absmax:else:if:not.itm(2)} -attr vt d
load net {absmax:else:if:not.itm(3)} -attr vt d
load net {absmax:else:if:not.itm(4)} -attr vt d
load net {absmax:else:if:not.itm(5)} -attr vt d
load net {absmax:else:if:not.itm(6)} -attr vt d
load net {absmax:else:if:not.itm(7)} -attr vt d
load net {absmax:else:if:not.itm(8)} -attr vt d
load net {absmax:else:if:not.itm(9)} -attr vt d
load net {absmax:else:if:not.itm(10)} -attr vt d
load netBundle {absmax:else:if:not.itm} 11 {absmax:else:if:not.itm(0)} {absmax:else:if:not.itm(1)} {absmax:else:if:not.itm(2)} {absmax:else:if:not.itm(3)} {absmax:else:if:not.itm(4)} {absmax:else:if:not.itm(5)} {absmax:else:if:not.itm(6)} {absmax:else:if:not.itm(7)} {absmax:else:if:not.itm(8)} {absmax:else:if:not.itm(9)} {absmax:else:if:not.itm(10)} -attr xrf 3089 -attr oid 110 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {slc(ACC1:if:acc#42.sdt)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc#42.sdt)#1.itm(10)} -attr vt d
load netBundle {slc(ACC1:if:acc#42.sdt)#1.itm} 11 {slc(ACC1:if:acc#42.sdt)#1.itm(0)} {slc(ACC1:if:acc#42.sdt)#1.itm(1)} {slc(ACC1:if:acc#42.sdt)#1.itm(2)} {slc(ACC1:if:acc#42.sdt)#1.itm(3)} {slc(ACC1:if:acc#42.sdt)#1.itm(4)} {slc(ACC1:if:acc#42.sdt)#1.itm(5)} {slc(ACC1:if:acc#42.sdt)#1.itm(6)} {slc(ACC1:if:acc#42.sdt)#1.itm(7)} {slc(ACC1:if:acc#42.sdt)#1.itm(8)} {slc(ACC1:if:acc#42.sdt)#1.itm(9)} {slc(ACC1:if:acc#42.sdt)#1.itm(10)} -attr xrf 3090 -attr oid 111 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {acc#5.itm(0)} -attr vt d
load net {acc#5.itm(1)} -attr vt d
load net {acc#5.itm(2)} -attr vt d
load net {acc#5.itm(3)} -attr vt d
load net {acc#5.itm(4)} -attr vt d
load net {acc#5.itm(5)} -attr vt d
load net {acc#5.itm(6)} -attr vt d
load net {acc#5.itm(7)} -attr vt d
load net {acc#5.itm(8)} -attr vt d
load net {acc#5.itm(9)} -attr vt d
load net {acc#5.itm(10)} -attr vt d
load netBundle {acc#5.itm} 11 {acc#5.itm(0)} {acc#5.itm(1)} {acc#5.itm(2)} {acc#5.itm(3)} {acc#5.itm(4)} {acc#5.itm(5)} {acc#5.itm(6)} {acc#5.itm(7)} {acc#5.itm(8)} {acc#5.itm(9)} {acc#5.itm(10)} -attr xrf 3091 -attr oid 112 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {SHIFT:if:else:else:else:not.itm(0)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(1)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(2)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(3)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(4)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(5)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(6)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(7)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(8)} -attr vt d
load net {SHIFT:if:else:else:else:not.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:else:not.itm} 10 {SHIFT:if:else:else:else:not.itm(0)} {SHIFT:if:else:else:else:not.itm(1)} {SHIFT:if:else:else:else:not.itm(2)} {SHIFT:if:else:else:else:not.itm(3)} {SHIFT:if:else:else:else:not.itm(4)} {SHIFT:if:else:else:else:not.itm(5)} {SHIFT:if:else:else:else:not.itm(6)} {SHIFT:if:else:else:else:not.itm(7)} {SHIFT:if:else:else:else:not.itm(8)} {SHIFT:if:else:else:else:not.itm(9)} -attr xrf 3092 -attr oid 113 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {slc(regs.regs(0).sva#2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#2.itm} 10 {slc(regs.regs(0).sva#2)#2.itm(0)} {slc(regs.regs(0).sva#2)#2.itm(1)} {slc(regs.regs(0).sva#2)#2.itm(2)} {slc(regs.regs(0).sva#2)#2.itm(3)} {slc(regs.regs(0).sva#2)#2.itm(4)} {slc(regs.regs(0).sva#2)#2.itm(5)} {slc(regs.regs(0).sva#2)#2.itm(6)} {slc(regs.regs(0).sva#2)#2.itm(7)} {slc(regs.regs(0).sva#2)#2.itm(8)} {slc(regs.regs(0).sva#2)#2.itm(9)} -attr xrf 3093 -attr oid 114 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {slc(regs.regs(0).sva.sg2)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#2.itm} 10 {slc(regs.regs(0).sva.sg2)#2.itm(0)} {slc(regs.regs(0).sva.sg2)#2.itm(1)} {slc(regs.regs(0).sva.sg2)#2.itm(2)} {slc(regs.regs(0).sva.sg2)#2.itm(3)} {slc(regs.regs(0).sva.sg2)#2.itm(4)} {slc(regs.regs(0).sva.sg2)#2.itm(5)} {slc(regs.regs(0).sva.sg2)#2.itm(6)} {slc(regs.regs(0).sva.sg2)#2.itm(7)} {slc(regs.regs(0).sva.sg2)#2.itm(8)} {slc(regs.regs(0).sva.sg2)#2.itm(9)} -attr xrf 3094 -attr oid 115 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {slc(ACC1:if:acc#28.sdt)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc#28.sdt)#1.itm(10)} -attr vt d
load netBundle {slc(ACC1:if:acc#28.sdt)#1.itm} 11 {slc(ACC1:if:acc#28.sdt)#1.itm(0)} {slc(ACC1:if:acc#28.sdt)#1.itm(1)} {slc(ACC1:if:acc#28.sdt)#1.itm(2)} {slc(ACC1:if:acc#28.sdt)#1.itm(3)} {slc(ACC1:if:acc#28.sdt)#1.itm(4)} {slc(ACC1:if:acc#28.sdt)#1.itm(5)} {slc(ACC1:if:acc#28.sdt)#1.itm(6)} {slc(ACC1:if:acc#28.sdt)#1.itm(7)} {slc(ACC1:if:acc#28.sdt)#1.itm(8)} {slc(ACC1:if:acc#28.sdt)#1.itm(9)} {slc(ACC1:if:acc#28.sdt)#1.itm(10)} -attr xrf 3095 -attr oid 116 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#26.itm(0)} -attr vt d
load net {ACC1:if:acc#26.itm(1)} -attr vt d
load net {ACC1:if:acc#26.itm(2)} -attr vt d
load net {ACC1:if:acc#26.itm(3)} -attr vt d
load net {ACC1:if:acc#26.itm(4)} -attr vt d
load net {ACC1:if:acc#26.itm(5)} -attr vt d
load net {ACC1:if:acc#26.itm(6)} -attr vt d
load net {ACC1:if:acc#26.itm(7)} -attr vt d
load net {ACC1:if:acc#26.itm(8)} -attr vt d
load net {ACC1:if:acc#26.itm(9)} -attr vt d
load net {ACC1:if:acc#26.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#26.itm} 11 {ACC1:if:acc#26.itm(0)} {ACC1:if:acc#26.itm(1)} {ACC1:if:acc#26.itm(2)} {ACC1:if:acc#26.itm(3)} {ACC1:if:acc#26.itm(4)} {ACC1:if:acc#26.itm(5)} {ACC1:if:acc#26.itm(6)} {ACC1:if:acc#26.itm(7)} {ACC1:if:acc#26.itm(8)} {ACC1:if:acc#26.itm(9)} {ACC1:if:acc#26.itm(10)} -attr xrf 3096 -attr oid 117 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC2:not.itm(0)} -attr vt d
load net {ACC2:not.itm(1)} -attr vt d
load net {ACC2:not.itm(2)} -attr vt d
load net {ACC2:not.itm(3)} -attr vt d
load net {ACC2:not.itm(4)} -attr vt d
load net {ACC2:not.itm(5)} -attr vt d
load net {ACC2:not.itm(6)} -attr vt d
load net {ACC2:not.itm(7)} -attr vt d
load net {ACC2:not.itm(8)} -attr vt d
load net {ACC2:not.itm(9)} -attr vt d
load netBundle {ACC2:not.itm} 10 {ACC2:not.itm(0)} {ACC2:not.itm(1)} {ACC2:not.itm(2)} {ACC2:not.itm(3)} {ACC2:not.itm(4)} {ACC2:not.itm(5)} {ACC2:not.itm(6)} {ACC2:not.itm(7)} {ACC2:not.itm(8)} {ACC2:not.itm(9)} -attr xrf 3097 -attr oid 118 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not#6.itm(0)} -attr vt d
load net {ACC2:not#6.itm(1)} -attr vt d
load net {ACC2:not#6.itm(2)} -attr vt d
load net {ACC2:not#6.itm(3)} -attr vt d
load net {ACC2:not#6.itm(4)} -attr vt d
load net {ACC2:not#6.itm(5)} -attr vt d
load net {ACC2:not#6.itm(6)} -attr vt d
load net {ACC2:not#6.itm(7)} -attr vt d
load net {ACC2:not#6.itm(8)} -attr vt d
load net {ACC2:not#6.itm(9)} -attr vt d
load netBundle {ACC2:not#6.itm} 10 {ACC2:not#6.itm(0)} {ACC2:not#6.itm(1)} {ACC2:not#6.itm(2)} {ACC2:not#6.itm(3)} {ACC2:not#6.itm(4)} {ACC2:not#6.itm(5)} {ACC2:not#6.itm(6)} {ACC2:not#6.itm(7)} {ACC2:not#6.itm(8)} {ACC2:not#6.itm(9)} -attr xrf 3098 -attr oid 119 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#4.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(9)} -attr xrf 3099 -attr oid 120 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {ACC1:if:acc#25.itm(0)} -attr vt d
load net {ACC1:if:acc#25.itm(1)} -attr vt d
load net {ACC1:if:acc#25.itm(2)} -attr vt d
load net {ACC1:if:acc#25.itm(3)} -attr vt d
load net {ACC1:if:acc#25.itm(4)} -attr vt d
load net {ACC1:if:acc#25.itm(5)} -attr vt d
load net {ACC1:if:acc#25.itm(6)} -attr vt d
load net {ACC1:if:acc#25.itm(7)} -attr vt d
load net {ACC1:if:acc#25.itm(8)} -attr vt d
load net {ACC1:if:acc#25.itm(9)} -attr vt d
load net {ACC1:if:acc#25.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#25.itm} 11 {ACC1:if:acc#25.itm(0)} {ACC1:if:acc#25.itm(1)} {ACC1:if:acc#25.itm(2)} {ACC1:if:acc#25.itm(3)} {ACC1:if:acc#25.itm(4)} {ACC1:if:acc#25.itm(5)} {ACC1:if:acc#25.itm(6)} {ACC1:if:acc#25.itm(7)} {ACC1:if:acc#25.itm(8)} {ACC1:if:acc#25.itm(9)} {ACC1:if:acc#25.itm(10)} -attr xrf 3100 -attr oid 121 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#5.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#5.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(9)} -attr xrf 3101 -attr oid 122 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {absmax#1:else:if:conc.itm(0)} -attr vt d
load net {absmax#1:else:if:conc.itm(1)} -attr vt d
load net {absmax#1:else:if:conc.itm(2)} -attr vt d
load net {absmax#1:else:if:conc.itm(3)} -attr vt d
load net {absmax#1:else:if:conc.itm(4)} -attr vt d
load net {absmax#1:else:if:conc.itm(5)} -attr vt d
load net {absmax#1:else:if:conc.itm(6)} -attr vt d
load net {absmax#1:else:if:conc.itm(7)} -attr vt d
load net {absmax#1:else:if:conc.itm(8)} -attr vt d
load net {absmax#1:else:if:conc.itm(9)} -attr vt d
load net {absmax#1:else:if:conc.itm(10)} -attr vt d
load net {absmax#1:else:if:conc.itm(11)} -attr vt d
load net {absmax#1:else:if:conc.itm(12)} -attr vt d
load netBundle {absmax#1:else:if:conc.itm} 13 {absmax#1:else:if:conc.itm(0)} {absmax#1:else:if:conc.itm(1)} {absmax#1:else:if:conc.itm(2)} {absmax#1:else:if:conc.itm(3)} {absmax#1:else:if:conc.itm(4)} {absmax#1:else:if:conc.itm(5)} {absmax#1:else:if:conc.itm(6)} {absmax#1:else:if:conc.itm(7)} {absmax#1:else:if:conc.itm(8)} {absmax#1:else:if:conc.itm(9)} {absmax#1:else:if:conc.itm(10)} {absmax#1:else:if:conc.itm(11)} {absmax#1:else:if:conc.itm(12)} -attr xrf 3102 -attr oid 123 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(0)} -attr vt d
load net {absmax#1:else:if:not.itm(1)} -attr vt d
load net {absmax#1:else:if:not.itm(2)} -attr vt d
load net {absmax#1:else:if:not.itm(3)} -attr vt d
load net {absmax#1:else:if:not.itm(4)} -attr vt d
load net {absmax#1:else:if:not.itm(5)} -attr vt d
load net {absmax#1:else:if:not.itm(6)} -attr vt d
load net {absmax#1:else:if:not.itm(7)} -attr vt d
load net {absmax#1:else:if:not.itm(8)} -attr vt d
load net {absmax#1:else:if:not.itm(9)} -attr vt d
load net {absmax#1:else:if:not.itm(10)} -attr vt d
load netBundle {absmax#1:else:if:not.itm} 11 {absmax#1:else:if:not.itm(0)} {absmax#1:else:if:not.itm(1)} {absmax#1:else:if:not.itm(2)} {absmax#1:else:if:not.itm(3)} {absmax#1:else:if:not.itm(4)} {absmax#1:else:if:not.itm(5)} {absmax#1:else:if:not.itm(6)} {absmax#1:else:if:not.itm(7)} {absmax#1:else:if:not.itm(8)} {absmax#1:else:if:not.itm(9)} {absmax#1:else:if:not.itm(10)} -attr xrf 3103 -attr oid 124 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {slc(ACC1:if:acc#45.sdt)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc#45.sdt)#1.itm(10)} -attr vt d
load netBundle {slc(ACC1:if:acc#45.sdt)#1.itm} 11 {slc(ACC1:if:acc#45.sdt)#1.itm(0)} {slc(ACC1:if:acc#45.sdt)#1.itm(1)} {slc(ACC1:if:acc#45.sdt)#1.itm(2)} {slc(ACC1:if:acc#45.sdt)#1.itm(3)} {slc(ACC1:if:acc#45.sdt)#1.itm(4)} {slc(ACC1:if:acc#45.sdt)#1.itm(5)} {slc(ACC1:if:acc#45.sdt)#1.itm(6)} {slc(ACC1:if:acc#45.sdt)#1.itm(7)} {slc(ACC1:if:acc#45.sdt)#1.itm(8)} {slc(ACC1:if:acc#45.sdt)#1.itm(9)} {slc(ACC1:if:acc#45.sdt)#1.itm(10)} -attr xrf 3104 -attr oid 125 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {acc#6.itm(0)} -attr vt d
load net {acc#6.itm(1)} -attr vt d
load net {acc#6.itm(2)} -attr vt d
load net {acc#6.itm(3)} -attr vt d
load net {acc#6.itm(4)} -attr vt d
load net {acc#6.itm(5)} -attr vt d
load net {acc#6.itm(6)} -attr vt d
load net {acc#6.itm(7)} -attr vt d
load net {acc#6.itm(8)} -attr vt d
load net {acc#6.itm(9)} -attr vt d
load net {acc#6.itm(10)} -attr vt d
load netBundle {acc#6.itm} 11 {acc#6.itm(0)} {acc#6.itm(1)} {acc#6.itm(2)} {acc#6.itm(3)} {acc#6.itm(4)} {acc#6.itm(5)} {acc#6.itm(6)} {acc#6.itm(7)} {acc#6.itm(8)} {acc#6.itm(9)} {acc#6.itm(10)} -attr xrf 3105 -attr oid 126 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {SHIFT:if:else:else:else:not#1.itm(0)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(1)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(2)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(3)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(4)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(5)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(6)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(7)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(8)} -attr vt d
load net {SHIFT:if:else:else:else:not#1.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:else:not#1.itm} 10 {SHIFT:if:else:else:else:not#1.itm(0)} {SHIFT:if:else:else:else:not#1.itm(1)} {SHIFT:if:else:else:else:not#1.itm(2)} {SHIFT:if:else:else:else:not#1.itm(3)} {SHIFT:if:else:else:else:not#1.itm(4)} {SHIFT:if:else:else:else:not#1.itm(5)} {SHIFT:if:else:else:else:not#1.itm(6)} {SHIFT:if:else:else:else:not#1.itm(7)} {SHIFT:if:else:else:else:not#1.itm(8)} {SHIFT:if:else:else:else:not#1.itm(9)} -attr xrf 3106 -attr oid 127 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {slc(regs.regs(0).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2)#1.itm} 10 {slc(regs.regs(0).sva#2)#1.itm(0)} {slc(regs.regs(0).sva#2)#1.itm(1)} {slc(regs.regs(0).sva#2)#1.itm(2)} {slc(regs.regs(0).sva#2)#1.itm(3)} {slc(regs.regs(0).sva#2)#1.itm(4)} {slc(regs.regs(0).sva#2)#1.itm(5)} {slc(regs.regs(0).sva#2)#1.itm(6)} {slc(regs.regs(0).sva#2)#1.itm(7)} {slc(regs.regs(0).sva#2)#1.itm(8)} {slc(regs.regs(0).sva#2)#1.itm(9)} -attr xrf 3107 -attr oid 128 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {slc(regs.regs(0).sva.sg2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2)#1.itm} 10 {slc(regs.regs(0).sva.sg2)#1.itm(0)} {slc(regs.regs(0).sva.sg2)#1.itm(1)} {slc(regs.regs(0).sva.sg2)#1.itm(2)} {slc(regs.regs(0).sva.sg2)#1.itm(3)} {slc(regs.regs(0).sva.sg2)#1.itm(4)} {slc(regs.regs(0).sva.sg2)#1.itm(5)} {slc(regs.regs(0).sva.sg2)#1.itm(6)} {slc(regs.regs(0).sva.sg2)#1.itm(7)} {slc(regs.regs(0).sva.sg2)#1.itm(8)} {slc(regs.regs(0).sva.sg2)#1.itm(9)} -attr xrf 3108 -attr oid 129 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {slc(ACC1:if:acc#33.sdt)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc#33.sdt)#1.itm(10)} -attr vt d
load netBundle {slc(ACC1:if:acc#33.sdt)#1.itm} 11 {slc(ACC1:if:acc#33.sdt)#1.itm(0)} {slc(ACC1:if:acc#33.sdt)#1.itm(1)} {slc(ACC1:if:acc#33.sdt)#1.itm(2)} {slc(ACC1:if:acc#33.sdt)#1.itm(3)} {slc(ACC1:if:acc#33.sdt)#1.itm(4)} {slc(ACC1:if:acc#33.sdt)#1.itm(5)} {slc(ACC1:if:acc#33.sdt)#1.itm(6)} {slc(ACC1:if:acc#33.sdt)#1.itm(7)} {slc(ACC1:if:acc#33.sdt)#1.itm(8)} {slc(ACC1:if:acc#33.sdt)#1.itm(9)} {slc(ACC1:if:acc#33.sdt)#1.itm(10)} -attr xrf 3109 -attr oid 130 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#31.itm(0)} -attr vt d
load net {ACC1:if:acc#31.itm(1)} -attr vt d
load net {ACC1:if:acc#31.itm(2)} -attr vt d
load net {ACC1:if:acc#31.itm(3)} -attr vt d
load net {ACC1:if:acc#31.itm(4)} -attr vt d
load net {ACC1:if:acc#31.itm(5)} -attr vt d
load net {ACC1:if:acc#31.itm(6)} -attr vt d
load net {ACC1:if:acc#31.itm(7)} -attr vt d
load net {ACC1:if:acc#31.itm(8)} -attr vt d
load net {ACC1:if:acc#31.itm(9)} -attr vt d
load net {ACC1:if:acc#31.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#31.itm} 11 {ACC1:if:acc#31.itm(0)} {ACC1:if:acc#31.itm(1)} {ACC1:if:acc#31.itm(2)} {ACC1:if:acc#31.itm(3)} {ACC1:if:acc#31.itm(4)} {ACC1:if:acc#31.itm(5)} {ACC1:if:acc#31.itm(6)} {ACC1:if:acc#31.itm(7)} {ACC1:if:acc#31.itm(8)} {ACC1:if:acc#31.itm(9)} {ACC1:if:acc#31.itm(10)} -attr xrf 3110 -attr oid 131 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC2:not#8.itm(0)} -attr vt d
load net {ACC2:not#8.itm(1)} -attr vt d
load net {ACC2:not#8.itm(2)} -attr vt d
load net {ACC2:not#8.itm(3)} -attr vt d
load net {ACC2:not#8.itm(4)} -attr vt d
load net {ACC2:not#8.itm(5)} -attr vt d
load net {ACC2:not#8.itm(6)} -attr vt d
load net {ACC2:not#8.itm(7)} -attr vt d
load net {ACC2:not#8.itm(8)} -attr vt d
load net {ACC2:not#8.itm(9)} -attr vt d
load netBundle {ACC2:not#8.itm} 10 {ACC2:not#8.itm(0)} {ACC2:not#8.itm(1)} {ACC2:not#8.itm(2)} {ACC2:not#8.itm(3)} {ACC2:not#8.itm(4)} {ACC2:not#8.itm(5)} {ACC2:not#8.itm(6)} {ACC2:not#8.itm(7)} {ACC2:not#8.itm(8)} {ACC2:not#8.itm(9)} -attr xrf 3111 -attr oid 132 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#9.itm(0)} -attr vt d
load net {ACC2:not#9.itm(1)} -attr vt d
load net {ACC2:not#9.itm(2)} -attr vt d
load net {ACC2:not#9.itm(3)} -attr vt d
load net {ACC2:not#9.itm(4)} -attr vt d
load net {ACC2:not#9.itm(5)} -attr vt d
load net {ACC2:not#9.itm(6)} -attr vt d
load net {ACC2:not#9.itm(7)} -attr vt d
load net {ACC2:not#9.itm(8)} -attr vt d
load net {ACC2:not#9.itm(9)} -attr vt d
load netBundle {ACC2:not#9.itm} 10 {ACC2:not#9.itm(0)} {ACC2:not#9.itm(1)} {ACC2:not#9.itm(2)} {ACC2:not#9.itm(3)} {ACC2:not#9.itm(4)} {ACC2:not#9.itm(5)} {ACC2:not#9.itm(6)} {ACC2:not#9.itm(7)} {ACC2:not#9.itm(8)} {ACC2:not#9.itm(9)} -attr xrf 3112 -attr oid 133 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#2.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 3113 -attr oid 134 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {ACC1:if:acc#30.itm(0)} -attr vt d
load net {ACC1:if:acc#30.itm(1)} -attr vt d
load net {ACC1:if:acc#30.itm(2)} -attr vt d
load net {ACC1:if:acc#30.itm(3)} -attr vt d
load net {ACC1:if:acc#30.itm(4)} -attr vt d
load net {ACC1:if:acc#30.itm(5)} -attr vt d
load net {ACC1:if:acc#30.itm(6)} -attr vt d
load net {ACC1:if:acc#30.itm(7)} -attr vt d
load net {ACC1:if:acc#30.itm(8)} -attr vt d
load net {ACC1:if:acc#30.itm(9)} -attr vt d
load net {ACC1:if:acc#30.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#30.itm} 11 {ACC1:if:acc#30.itm(0)} {ACC1:if:acc#30.itm(1)} {ACC1:if:acc#30.itm(2)} {ACC1:if:acc#30.itm(3)} {ACC1:if:acc#30.itm(4)} {ACC1:if:acc#30.itm(5)} {ACC1:if:acc#30.itm(6)} {ACC1:if:acc#30.itm(7)} {ACC1:if:acc#30.itm(8)} {ACC1:if:acc#30.itm(9)} {ACC1:if:acc#30.itm(10)} -attr xrf 3114 -attr oid 135 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#3.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 3115 -attr oid 136 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {absmax#2:else:if:conc.itm(0)} -attr vt d
load net {absmax#2:else:if:conc.itm(1)} -attr vt d
load net {absmax#2:else:if:conc.itm(2)} -attr vt d
load net {absmax#2:else:if:conc.itm(3)} -attr vt d
load net {absmax#2:else:if:conc.itm(4)} -attr vt d
load net {absmax#2:else:if:conc.itm(5)} -attr vt d
load net {absmax#2:else:if:conc.itm(6)} -attr vt d
load net {absmax#2:else:if:conc.itm(7)} -attr vt d
load net {absmax#2:else:if:conc.itm(8)} -attr vt d
load net {absmax#2:else:if:conc.itm(9)} -attr vt d
load net {absmax#2:else:if:conc.itm(10)} -attr vt d
load net {absmax#2:else:if:conc.itm(11)} -attr vt d
load net {absmax#2:else:if:conc.itm(12)} -attr vt d
load netBundle {absmax#2:else:if:conc.itm} 13 {absmax#2:else:if:conc.itm(0)} {absmax#2:else:if:conc.itm(1)} {absmax#2:else:if:conc.itm(2)} {absmax#2:else:if:conc.itm(3)} {absmax#2:else:if:conc.itm(4)} {absmax#2:else:if:conc.itm(5)} {absmax#2:else:if:conc.itm(6)} {absmax#2:else:if:conc.itm(7)} {absmax#2:else:if:conc.itm(8)} {absmax#2:else:if:conc.itm(9)} {absmax#2:else:if:conc.itm(10)} {absmax#2:else:if:conc.itm(11)} {absmax#2:else:if:conc.itm(12)} -attr xrf 3116 -attr oid 137 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(0)} -attr vt d
load net {absmax#2:else:if:not.itm(1)} -attr vt d
load net {absmax#2:else:if:not.itm(2)} -attr vt d
load net {absmax#2:else:if:not.itm(3)} -attr vt d
load net {absmax#2:else:if:not.itm(4)} -attr vt d
load net {absmax#2:else:if:not.itm(5)} -attr vt d
load net {absmax#2:else:if:not.itm(6)} -attr vt d
load net {absmax#2:else:if:not.itm(7)} -attr vt d
load net {absmax#2:else:if:not.itm(8)} -attr vt d
load net {absmax#2:else:if:not.itm(9)} -attr vt d
load net {absmax#2:else:if:not.itm(10)} -attr vt d
load netBundle {absmax#2:else:if:not.itm} 11 {absmax#2:else:if:not.itm(0)} {absmax#2:else:if:not.itm(1)} {absmax#2:else:if:not.itm(2)} {absmax#2:else:if:not.itm(3)} {absmax#2:else:if:not.itm(4)} {absmax#2:else:if:not.itm(5)} {absmax#2:else:if:not.itm(6)} {absmax#2:else:if:not.itm(7)} {absmax#2:else:if:not.itm(8)} {absmax#2:else:if:not.itm(9)} {absmax#2:else:if:not.itm(10)} -attr xrf 3117 -attr oid 138 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {slc(ACC1:if:acc#49.sdt)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc#49.sdt)#1.itm(10)} -attr vt d
load netBundle {slc(ACC1:if:acc#49.sdt)#1.itm} 11 {slc(ACC1:if:acc#49.sdt)#1.itm(0)} {slc(ACC1:if:acc#49.sdt)#1.itm(1)} {slc(ACC1:if:acc#49.sdt)#1.itm(2)} {slc(ACC1:if:acc#49.sdt)#1.itm(3)} {slc(ACC1:if:acc#49.sdt)#1.itm(4)} {slc(ACC1:if:acc#49.sdt)#1.itm(5)} {slc(ACC1:if:acc#49.sdt)#1.itm(6)} {slc(ACC1:if:acc#49.sdt)#1.itm(7)} {slc(ACC1:if:acc#49.sdt)#1.itm(8)} {slc(ACC1:if:acc#49.sdt)#1.itm(9)} {slc(ACC1:if:acc#49.sdt)#1.itm(10)} -attr xrf 3118 -attr oid 139 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {acc#7.itm(0)} -attr vt d
load net {acc#7.itm(1)} -attr vt d
load net {acc#7.itm(2)} -attr vt d
load net {acc#7.itm(3)} -attr vt d
load net {acc#7.itm(4)} -attr vt d
load net {acc#7.itm(5)} -attr vt d
load net {acc#7.itm(6)} -attr vt d
load net {acc#7.itm(7)} -attr vt d
load net {acc#7.itm(8)} -attr vt d
load net {acc#7.itm(9)} -attr vt d
load net {acc#7.itm(10)} -attr vt d
load netBundle {acc#7.itm} 11 {acc#7.itm(0)} {acc#7.itm(1)} {acc#7.itm(2)} {acc#7.itm(3)} {acc#7.itm(4)} {acc#7.itm(5)} {acc#7.itm(6)} {acc#7.itm(7)} {acc#7.itm(8)} {acc#7.itm(9)} {acc#7.itm(10)} -attr xrf 3119 -attr oid 140 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {SHIFT:if:else:else:else:not#2.itm(0)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(1)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(2)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(3)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(4)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(5)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(6)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(7)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(8)} -attr vt d
load net {SHIFT:if:else:else:else:not#2.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:else:not#2.itm} 10 {SHIFT:if:else:else:else:not#2.itm(0)} {SHIFT:if:else:else:else:not#2.itm(1)} {SHIFT:if:else:else:else:not#2.itm(2)} {SHIFT:if:else:else:else:not#2.itm(3)} {SHIFT:if:else:else:else:not#2.itm(4)} {SHIFT:if:else:else:else:not#2.itm(5)} {SHIFT:if:else:else:else:not#2.itm(6)} {SHIFT:if:else:else:else:not#2.itm(7)} {SHIFT:if:else:else:else:not#2.itm(8)} {SHIFT:if:else:else:else:not#2.itm(9)} -attr xrf 3120 -attr oid 141 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {slc(regs.regs(0).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva#2).itm} 10 {slc(regs.regs(0).sva#2).itm(0)} {slc(regs.regs(0).sva#2).itm(1)} {slc(regs.regs(0).sva#2).itm(2)} {slc(regs.regs(0).sva#2).itm(3)} {slc(regs.regs(0).sva#2).itm(4)} {slc(regs.regs(0).sva#2).itm(5)} {slc(regs.regs(0).sva#2).itm(6)} {slc(regs.regs(0).sva#2).itm(7)} {slc(regs.regs(0).sva#2).itm(8)} {slc(regs.regs(0).sva#2).itm(9)} -attr xrf 3121 -attr oid 142 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {slc(regs.regs(0).sva.sg2).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva.sg2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva.sg2).itm} 10 {slc(regs.regs(0).sva.sg2).itm(0)} {slc(regs.regs(0).sva.sg2).itm(1)} {slc(regs.regs(0).sva.sg2).itm(2)} {slc(regs.regs(0).sva.sg2).itm(3)} {slc(regs.regs(0).sva.sg2).itm(4)} {slc(regs.regs(0).sva.sg2).itm(5)} {slc(regs.regs(0).sva.sg2).itm(6)} {slc(regs.regs(0).sva.sg2).itm(7)} {slc(regs.regs(0).sva.sg2).itm(8)} {slc(regs.regs(0).sva.sg2).itm(9)} -attr xrf 3122 -attr oid 143 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {slc(ACC1:if:acc#38.sdt)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc#38.sdt)#1.itm(10)} -attr vt d
load netBundle {slc(ACC1:if:acc#38.sdt)#1.itm} 11 {slc(ACC1:if:acc#38.sdt)#1.itm(0)} {slc(ACC1:if:acc#38.sdt)#1.itm(1)} {slc(ACC1:if:acc#38.sdt)#1.itm(2)} {slc(ACC1:if:acc#38.sdt)#1.itm(3)} {slc(ACC1:if:acc#38.sdt)#1.itm(4)} {slc(ACC1:if:acc#38.sdt)#1.itm(5)} {slc(ACC1:if:acc#38.sdt)#1.itm(6)} {slc(ACC1:if:acc#38.sdt)#1.itm(7)} {slc(ACC1:if:acc#38.sdt)#1.itm(8)} {slc(ACC1:if:acc#38.sdt)#1.itm(9)} {slc(ACC1:if:acc#38.sdt)#1.itm(10)} -attr xrf 3123 -attr oid 144 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#36.itm(0)} -attr vt d
load net {ACC1:if:acc#36.itm(1)} -attr vt d
load net {ACC1:if:acc#36.itm(2)} -attr vt d
load net {ACC1:if:acc#36.itm(3)} -attr vt d
load net {ACC1:if:acc#36.itm(4)} -attr vt d
load net {ACC1:if:acc#36.itm(5)} -attr vt d
load net {ACC1:if:acc#36.itm(6)} -attr vt d
load net {ACC1:if:acc#36.itm(7)} -attr vt d
load net {ACC1:if:acc#36.itm(8)} -attr vt d
load net {ACC1:if:acc#36.itm(9)} -attr vt d
load net {ACC1:if:acc#36.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#36.itm} 11 {ACC1:if:acc#36.itm(0)} {ACC1:if:acc#36.itm(1)} {ACC1:if:acc#36.itm(2)} {ACC1:if:acc#36.itm(3)} {ACC1:if:acc#36.itm(4)} {ACC1:if:acc#36.itm(5)} {ACC1:if:acc#36.itm(6)} {ACC1:if:acc#36.itm(7)} {ACC1:if:acc#36.itm(8)} {ACC1:if:acc#36.itm(9)} {ACC1:if:acc#36.itm(10)} -attr xrf 3124 -attr oid 145 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC2:not#11.itm(0)} -attr vt d
load net {ACC2:not#11.itm(1)} -attr vt d
load net {ACC2:not#11.itm(2)} -attr vt d
load net {ACC2:not#11.itm(3)} -attr vt d
load net {ACC2:not#11.itm(4)} -attr vt d
load net {ACC2:not#11.itm(5)} -attr vt d
load net {ACC2:not#11.itm(6)} -attr vt d
load net {ACC2:not#11.itm(7)} -attr vt d
load net {ACC2:not#11.itm(8)} -attr vt d
load net {ACC2:not#11.itm(9)} -attr vt d
load netBundle {ACC2:not#11.itm} 10 {ACC2:not#11.itm(0)} {ACC2:not#11.itm(1)} {ACC2:not#11.itm(2)} {ACC2:not#11.itm(3)} {ACC2:not#11.itm(4)} {ACC2:not#11.itm(5)} {ACC2:not#11.itm(6)} {ACC2:not#11.itm(7)} {ACC2:not#11.itm(8)} {ACC2:not#11.itm(9)} -attr xrf 3125 -attr oid 146 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#12.itm(0)} -attr vt d
load net {ACC2:not#12.itm(1)} -attr vt d
load net {ACC2:not#12.itm(2)} -attr vt d
load net {ACC2:not#12.itm(3)} -attr vt d
load net {ACC2:not#12.itm(4)} -attr vt d
load net {ACC2:not#12.itm(5)} -attr vt d
load net {ACC2:not#12.itm(6)} -attr vt d
load net {ACC2:not#12.itm(7)} -attr vt d
load net {ACC2:not#12.itm(8)} -attr vt d
load net {ACC2:not#12.itm(9)} -attr vt d
load netBundle {ACC2:not#12.itm} 10 {ACC2:not#12.itm(0)} {ACC2:not#12.itm(1)} {ACC2:not#12.itm(2)} {ACC2:not#12.itm(3)} {ACC2:not#12.itm(4)} {ACC2:not#12.itm(5)} {ACC2:not#12.itm(6)} {ACC2:not#12.itm(7)} {ACC2:not#12.itm(8)} {ACC2:not#12.itm(9)} -attr xrf 3126 -attr oid 147 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {slc(vin:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d).itm} 10 {slc(vin:rsc:mgc_in_wire.d).itm(0)} {slc(vin:rsc:mgc_in_wire.d).itm(1)} {slc(vin:rsc:mgc_in_wire.d).itm(2)} {slc(vin:rsc:mgc_in_wire.d).itm(3)} {slc(vin:rsc:mgc_in_wire.d).itm(4)} {slc(vin:rsc:mgc_in_wire.d).itm(5)} {slc(vin:rsc:mgc_in_wire.d).itm(6)} {slc(vin:rsc:mgc_in_wire.d).itm(7)} {slc(vin:rsc:mgc_in_wire.d).itm(8)} {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr xrf 3127 -attr oid 148 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {ACC1:if:acc#35.itm(0)} -attr vt d
load net {ACC1:if:acc#35.itm(1)} -attr vt d
load net {ACC1:if:acc#35.itm(2)} -attr vt d
load net {ACC1:if:acc#35.itm(3)} -attr vt d
load net {ACC1:if:acc#35.itm(4)} -attr vt d
load net {ACC1:if:acc#35.itm(5)} -attr vt d
load net {ACC1:if:acc#35.itm(6)} -attr vt d
load net {ACC1:if:acc#35.itm(7)} -attr vt d
load net {ACC1:if:acc#35.itm(8)} -attr vt d
load net {ACC1:if:acc#35.itm(9)} -attr vt d
load net {ACC1:if:acc#35.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#35.itm} 11 {ACC1:if:acc#35.itm(0)} {ACC1:if:acc#35.itm(1)} {ACC1:if:acc#35.itm(2)} {ACC1:if:acc#35.itm(3)} {ACC1:if:acc#35.itm(4)} {ACC1:if:acc#35.itm(5)} {ACC1:if:acc#35.itm(6)} {ACC1:if:acc#35.itm(7)} {ACC1:if:acc#35.itm(8)} {ACC1:if:acc#35.itm(9)} {ACC1:if:acc#35.itm(10)} -attr xrf 3128 -attr oid 149 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#1.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 3129 -attr oid 150 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {blue:not.itm(0)} -attr vt d
load net {blue:not.itm(1)} -attr vt d
load net {blue:not.itm(2)} -attr vt d
load net {blue:not.itm(3)} -attr vt d
load netBundle {blue:not.itm} 4 {blue:not.itm(0)} {blue:not.itm(1)} {blue:not.itm(2)} {blue:not.itm(3)} -attr xrf 3130 -attr oid 151 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {slc(ACC1:if:acc#50.psp).itm(0)} -attr vt d
load net {slc(ACC1:if:acc#50.psp).itm(1)} -attr vt d
load net {slc(ACC1:if:acc#50.psp).itm(2)} -attr vt d
load net {slc(ACC1:if:acc#50.psp).itm(3)} -attr vt d
load netBundle {slc(ACC1:if:acc#50.psp).itm} 4 {slc(ACC1:if:acc#50.psp).itm(0)} {slc(ACC1:if:acc#50.psp).itm(1)} {slc(ACC1:if:acc#50.psp).itm(2)} {slc(ACC1:if:acc#50.psp).itm(3)} -attr xrf 3131 -attr oid 152 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp).itm}
load net {green:not.itm(0)} -attr vt d
load net {green:not.itm(1)} -attr vt d
load net {green:not.itm(2)} -attr vt d
load net {green:not.itm(3)} -attr vt d
load netBundle {green:not.itm} 4 {green:not.itm(0)} {green:not.itm(1)} {green:not.itm(2)} {green:not.itm(3)} -attr xrf 3132 -attr oid 153 -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {slc(ACC1:if:acc#46.psp).itm(0)} -attr vt d
load net {slc(ACC1:if:acc#46.psp).itm(1)} -attr vt d
load net {slc(ACC1:if:acc#46.psp).itm(2)} -attr vt d
load net {slc(ACC1:if:acc#46.psp).itm(3)} -attr vt d
load netBundle {slc(ACC1:if:acc#46.psp).itm} 4 {slc(ACC1:if:acc#46.psp).itm(0)} {slc(ACC1:if:acc#46.psp).itm(1)} {slc(ACC1:if:acc#46.psp).itm(2)} {slc(ACC1:if:acc#46.psp).itm(3)} -attr xrf 3133 -attr oid 154 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp).itm}
load net {red:not.itm(0)} -attr vt d
load net {red:not.itm(1)} -attr vt d
load net {red:not.itm(2)} -attr vt d
load net {red:not.itm(3)} -attr vt d
load netBundle {red:not.itm} 4 {red:not.itm(0)} {red:not.itm(1)} {red:not.itm(2)} {red:not.itm(3)} -attr xrf 3134 -attr oid 155 -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {slc(ACC1:if:acc.psp).itm(0)} -attr vt d
load net {slc(ACC1:if:acc.psp).itm(1)} -attr vt d
load net {slc(ACC1:if:acc.psp).itm(2)} -attr vt d
load net {slc(ACC1:if:acc.psp).itm(3)} -attr vt d
load netBundle {slc(ACC1:if:acc.psp).itm} 4 {slc(ACC1:if:acc.psp).itm(0)} {slc(ACC1:if:acc.psp).itm(1)} {slc(ACC1:if:acc.psp).itm(2)} {slc(ACC1:if:acc.psp).itm(3)} -attr xrf 3135 -attr oid 156 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp).itm}
load net {FRAME:avg:slc#7.itm(0)} -attr vt d
load net {FRAME:avg:slc#7.itm(1)} -attr vt d
load net {FRAME:avg:slc#7.itm(2)} -attr vt d
load net {FRAME:avg:slc#7.itm(3)} -attr vt d
load netBundle {FRAME:avg:slc#7.itm} 4 {FRAME:avg:slc#7.itm(0)} {FRAME:avg:slc#7.itm(1)} {FRAME:avg:slc#7.itm(2)} {FRAME:avg:slc#7.itm(3)} -attr xrf 3136 -attr oid 157 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#7.itm}
load net {FRAME:avg:acc#8.itm(0)} -attr vt d
load net {FRAME:avg:acc#8.itm(1)} -attr vt d
load net {FRAME:avg:acc#8.itm(2)} -attr vt d
load net {FRAME:avg:acc#8.itm(3)} -attr vt d
load net {FRAME:avg:acc#8.itm(4)} -attr vt d
load netBundle {FRAME:avg:acc#8.itm} 5 {FRAME:avg:acc#8.itm(0)} {FRAME:avg:acc#8.itm(1)} {FRAME:avg:acc#8.itm(2)} {FRAME:avg:acc#8.itm(3)} {FRAME:avg:acc#8.itm(4)} -attr xrf 3137 -attr oid 158 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {conc#119.itm(0)} -attr vt d
load net {conc#119.itm(1)} -attr vt d
load net {conc#119.itm(2)} -attr vt d
load net {conc#119.itm(3)} -attr vt d
load netBundle {conc#119.itm} 4 {conc#119.itm(0)} {conc#119.itm(1)} {conc#119.itm(2)} {conc#119.itm(3)} -attr xrf 3138 -attr oid 159 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#119.itm}
load net {FRAME:avg:slc#6.itm(0)} -attr vt d
load net {FRAME:avg:slc#6.itm(1)} -attr vt d
load net {FRAME:avg:slc#6.itm(2)} -attr vt d
load netBundle {FRAME:avg:slc#6.itm} 3 {FRAME:avg:slc#6.itm(0)} {FRAME:avg:slc#6.itm(1)} {FRAME:avg:slc#6.itm(2)} -attr xrf 3139 -attr oid 160 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#6.itm}
load net {FRAME:avg:acc#7.itm(0)} -attr vt d
load net {FRAME:avg:acc#7.itm(1)} -attr vt d
load net {FRAME:avg:acc#7.itm(2)} -attr vt d
load net {FRAME:avg:acc#7.itm(3)} -attr vt d
load netBundle {FRAME:avg:acc#7.itm} 4 {FRAME:avg:acc#7.itm(0)} {FRAME:avg:acc#7.itm(1)} {FRAME:avg:acc#7.itm(2)} {FRAME:avg:acc#7.itm(3)} -attr xrf 3140 -attr oid 161 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {conc#120.itm(0)} -attr vt d
load net {conc#120.itm(1)} -attr vt d
load net {conc#120.itm(2)} -attr vt d
load netBundle {conc#120.itm} 3 {conc#120.itm(0)} {conc#120.itm(1)} {conc#120.itm(2)} -attr xrf 3141 -attr oid 162 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#120.itm}
load net {FRAME:avg:slc#4.itm(0)} -attr vt d
load net {FRAME:avg:slc#4.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#4.itm} 2 {FRAME:avg:slc#4.itm(0)} {FRAME:avg:slc#4.itm(1)} -attr xrf 3142 -attr oid 163 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#4.itm}
load net {FRAME:avg:acc#5.itm(0)} -attr vt d
load net {FRAME:avg:acc#5.itm(1)} -attr vt d
load net {FRAME:avg:acc#5.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#5.itm} 3 {FRAME:avg:acc#5.itm(0)} {FRAME:avg:acc#5.itm(1)} {FRAME:avg:acc#5.itm(2)} -attr xrf 3143 -attr oid 164 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load net {conc#121.itm(0)} -attr vt d
load net {conc#121.itm(1)} -attr vt d
load netBundle {conc#121.itm} 2 {conc#121.itm(0)} {conc#121.itm(1)} -attr xrf 3144 -attr oid 165 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#121.itm}
load net {FRAME:avg:conc#186.itm(0)} -attr vt d
load net {FRAME:avg:conc#186.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#186.itm} 2 {FRAME:avg:conc#186.itm(0)} {FRAME:avg:conc#186.itm(1)} -attr xrf 3145 -attr oid 166 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#186.itm}
load net {FRAME:avg:conc#190.itm(0)} -attr vt d
load net {FRAME:avg:conc#190.itm(1)} -attr vt d
load net {FRAME:avg:conc#190.itm(2)} -attr vt d
load netBundle {FRAME:avg:conc#190.itm} 3 {FRAME:avg:conc#190.itm(0)} {FRAME:avg:conc#190.itm(1)} {FRAME:avg:conc#190.itm(2)} -attr xrf 3146 -attr oid 167 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#190.itm}
load net {FRAME:avg:slc#3.itm(0)} -attr vt d
load net {FRAME:avg:slc#3.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#3.itm} 2 {FRAME:avg:slc#3.itm(0)} {FRAME:avg:slc#3.itm(1)} -attr xrf 3147 -attr oid 168 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#3.itm}
load net {FRAME:avg:acc#4.itm(0)} -attr vt d
load net {FRAME:avg:acc#4.itm(1)} -attr vt d
load net {FRAME:avg:acc#4.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#4.itm} 3 {FRAME:avg:acc#4.itm(0)} {FRAME:avg:acc#4.itm(1)} {FRAME:avg:acc#4.itm(2)} -attr xrf 3148 -attr oid 169 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load net {conc#122.itm(0)} -attr vt d
load net {conc#122.itm(1)} -attr vt d
load netBundle {conc#122.itm} 2 {conc#122.itm(0)} {conc#122.itm(1)} -attr xrf 3149 -attr oid 170 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#122.itm}
load net {FRAME:avg:conc#184.itm(0)} -attr vt d
load net {FRAME:avg:conc#184.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#184.itm} 2 {FRAME:avg:conc#184.itm(0)} {FRAME:avg:conc#184.itm(1)} -attr xrf 3150 -attr oid 171 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#184.itm}
load net {FRAME:avg:conc#192.itm(0)} -attr vt d
load net {FRAME:avg:conc#192.itm(1)} -attr vt d
load net {FRAME:avg:conc#192.itm(2)} -attr vt d
load net {FRAME:avg:conc#192.itm(3)} -attr vt d
load netBundle {FRAME:avg:conc#192.itm} 4 {FRAME:avg:conc#192.itm(0)} {FRAME:avg:conc#192.itm(1)} {FRAME:avg:conc#192.itm(2)} {FRAME:avg:conc#192.itm(3)} -attr xrf 3151 -attr oid 172 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#192.itm}
load net {FRAME:avg:slc#5.itm(0)} -attr vt d
load net {FRAME:avg:slc#5.itm(1)} -attr vt d
load net {FRAME:avg:slc#5.itm(2)} -attr vt d
load netBundle {FRAME:avg:slc#5.itm} 3 {FRAME:avg:slc#5.itm(0)} {FRAME:avg:slc#5.itm(1)} {FRAME:avg:slc#5.itm(2)} -attr xrf 3152 -attr oid 173 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#5.itm}
load net {FRAME:avg:acc#6.itm(0)} -attr vt d
load net {FRAME:avg:acc#6.itm(1)} -attr vt d
load net {FRAME:avg:acc#6.itm(2)} -attr vt d
load net {FRAME:avg:acc#6.itm(3)} -attr vt d
load netBundle {FRAME:avg:acc#6.itm} 4 {FRAME:avg:acc#6.itm(0)} {FRAME:avg:acc#6.itm(1)} {FRAME:avg:acc#6.itm(2)} {FRAME:avg:acc#6.itm(3)} -attr xrf 3153 -attr oid 174 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {conc#123.itm(0)} -attr vt d
load net {conc#123.itm(1)} -attr vt d
load net {conc#123.itm(2)} -attr vt d
load netBundle {conc#123.itm} 3 {conc#123.itm(0)} {conc#123.itm(1)} {conc#123.itm(2)} -attr xrf 3154 -attr oid 175 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#123.itm}
load net {FRAME:avg:slc#2.itm(0)} -attr vt d
load net {FRAME:avg:slc#2.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#2.itm} 2 {FRAME:avg:slc#2.itm(0)} {FRAME:avg:slc#2.itm(1)} -attr xrf 3155 -attr oid 176 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#2.itm}
load net {FRAME:avg:acc#3.itm(0)} -attr vt d
load net {FRAME:avg:acc#3.itm(1)} -attr vt d
load net {FRAME:avg:acc#3.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#3.itm} 3 {FRAME:avg:acc#3.itm(0)} {FRAME:avg:acc#3.itm(1)} {FRAME:avg:acc#3.itm(2)} -attr xrf 3156 -attr oid 177 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load net {conc#124.itm(0)} -attr vt d
load net {conc#124.itm(1)} -attr vt d
load netBundle {conc#124.itm} 2 {conc#124.itm(0)} {conc#124.itm(1)} -attr xrf 3157 -attr oid 178 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#124.itm}
load net {FRAME:avg:conc#182.itm(0)} -attr vt d
load net {FRAME:avg:conc#182.itm(1)} -attr vt d
load netBundle {FRAME:avg:conc#182.itm} 2 {FRAME:avg:conc#182.itm(0)} {FRAME:avg:conc#182.itm(1)} -attr xrf 3158 -attr oid 179 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#182.itm}
load net {FRAME:avg:conc#188.itm(0)} -attr vt d
load net {FRAME:avg:conc#188.itm(1)} -attr vt d
load net {FRAME:avg:conc#188.itm(2)} -attr vt d
load netBundle {FRAME:avg:conc#188.itm} 3 {FRAME:avg:conc#188.itm(0)} {FRAME:avg:conc#188.itm(1)} {FRAME:avg:conc#188.itm(2)} -attr xrf 3159 -attr oid 180 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#188.itm}
load net {FRAME:avg:slc#1.itm(0)} -attr vt d
load net {FRAME:avg:slc#1.itm(1)} -attr vt d
load netBundle {FRAME:avg:slc#1.itm} 2 {FRAME:avg:slc#1.itm(0)} {FRAME:avg:slc#1.itm(1)} -attr xrf 3160 -attr oid 181 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#1.itm}
load net {FRAME:avg:acc#2.itm(0)} -attr vt d
load net {FRAME:avg:acc#2.itm(1)} -attr vt d
load net {FRAME:avg:acc#2.itm(2)} -attr vt d
load netBundle {FRAME:avg:acc#2.itm} 3 {FRAME:avg:acc#2.itm(0)} {FRAME:avg:acc#2.itm(1)} {FRAME:avg:acc#2.itm(2)} -attr xrf 3161 -attr oid 182 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load net {conc#125.itm(0)} -attr vt d
load net {conc#125.itm(1)} -attr vt d
load netBundle {conc#125.itm} 2 {conc#125.itm(0)} {conc#125.itm(1)} -attr xrf 3162 -attr oid 183 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#125.itm}
load net {conc#126.itm(0)} -attr vt d
load net {conc#126.itm(1)} -attr vt d
load netBundle {conc#126.itm} 2 {conc#126.itm(0)} {conc#126.itm(1)} -attr xrf 3163 -attr oid 184 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#126.itm}
load net {conc#127.itm(0)} -attr vt d
load net {conc#127.itm(1)} -attr vt d
load net {conc#127.itm(2)} -attr vt d
load net {conc#127.itm(3)} -attr vt d
load netBundle {conc#127.itm} 4 {conc#127.itm(0)} {conc#127.itm(1)} {conc#127.itm(2)} {conc#127.itm(3)} -attr xrf 3164 -attr oid 185 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#127.itm}
load net {FRAME:avg:acc.itm(0)} -attr vt d
load net {FRAME:avg:acc.itm(1)} -attr vt d
load net {FRAME:avg:acc.itm(2)} -attr vt d
load net {FRAME:avg:acc.itm(3)} -attr vt d
load net {FRAME:avg:acc.itm(4)} -attr vt d
load net {FRAME:avg:acc.itm(5)} -attr vt d
load net {FRAME:avg:acc.itm(6)} -attr vt d
load net {FRAME:avg:acc.itm(7)} -attr vt d
load net {FRAME:avg:acc.itm(8)} -attr vt d
load net {FRAME:avg:acc.itm(9)} -attr vt d
load net {FRAME:avg:acc.itm(10)} -attr vt d
load net {FRAME:avg:acc.itm(11)} -attr vt d
load net {FRAME:avg:acc.itm(12)} -attr vt d
load net {FRAME:avg:acc.itm(13)} -attr vt d
load netBundle {FRAME:avg:acc.itm} 14 {FRAME:avg:acc.itm(0)} {FRAME:avg:acc.itm(1)} {FRAME:avg:acc.itm(2)} {FRAME:avg:acc.itm(3)} {FRAME:avg:acc.itm(4)} {FRAME:avg:acc.itm(5)} {FRAME:avg:acc.itm(6)} {FRAME:avg:acc.itm(7)} {FRAME:avg:acc.itm(8)} {FRAME:avg:acc.itm(9)} {FRAME:avg:acc.itm(10)} {FRAME:avg:acc.itm(11)} {FRAME:avg:acc.itm(12)} {FRAME:avg:acc.itm(13)} -attr xrf 3165 -attr oid 186 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {absmax#1:conc.itm(0)} -attr vt d
load net {absmax#1:conc.itm(1)} -attr vt d
load net {absmax#1:conc.itm(2)} -attr vt d
load net {absmax#1:conc.itm(3)} -attr vt d
load net {absmax#1:conc.itm(4)} -attr vt d
load net {absmax#1:conc.itm(5)} -attr vt d
load net {absmax#1:conc.itm(6)} -attr vt d
load net {absmax#1:conc.itm(7)} -attr vt d
load net {absmax#1:conc.itm(8)} -attr vt d
load net {absmax#1:conc.itm(9)} -attr vt d
load net {absmax#1:conc.itm(10)} -attr vt d
load net {absmax#1:conc.itm(11)} -attr vt d
load net {absmax#1:conc.itm(12)} -attr vt d
load netBundle {absmax#1:conc.itm} 13 {absmax#1:conc.itm(0)} {absmax#1:conc.itm(1)} {absmax#1:conc.itm(2)} {absmax#1:conc.itm(3)} {absmax#1:conc.itm(4)} {absmax#1:conc.itm(5)} {absmax#1:conc.itm(6)} {absmax#1:conc.itm(7)} {absmax#1:conc.itm(8)} {absmax#1:conc.itm(9)} {absmax#1:conc.itm(10)} {absmax#1:conc.itm(11)} {absmax#1:conc.itm(12)} -attr xrf 3166 -attr oid 187 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(0)} -attr vt d
load net {absmax#1:mux1h.itm(1)} -attr vt d
load net {absmax#1:mux1h.itm(2)} -attr vt d
load net {absmax#1:mux1h.itm(3)} -attr vt d
load net {absmax#1:mux1h.itm(4)} -attr vt d
load net {absmax#1:mux1h.itm(5)} -attr vt d
load net {absmax#1:mux1h.itm(6)} -attr vt d
load net {absmax#1:mux1h.itm(7)} -attr vt d
load net {absmax#1:mux1h.itm(8)} -attr vt d
load net {absmax#1:mux1h.itm(9)} -attr vt d
load net {absmax#1:mux1h.itm(10)} -attr vt d
load net {absmax#1:mux1h.itm(11)} -attr vt d
load netBundle {absmax#1:mux1h.itm} 12 {absmax#1:mux1h.itm(0)} {absmax#1:mux1h.itm(1)} {absmax#1:mux1h.itm(2)} {absmax#1:mux1h.itm(3)} {absmax#1:mux1h.itm(4)} {absmax#1:mux1h.itm(5)} {absmax#1:mux1h.itm(6)} {absmax#1:mux1h.itm(7)} {absmax#1:mux1h.itm(8)} {absmax#1:mux1h.itm(9)} {absmax#1:mux1h.itm(10)} {absmax#1:mux1h.itm(11)} -attr xrf 3167 -attr oid 188 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:else:else:acc.itm(0)} -attr vt d
load net {absmax#1:else:else:acc.itm(1)} -attr vt d
load net {absmax#1:else:else:acc.itm(2)} -attr vt d
load net {absmax#1:else:else:acc.itm(3)} -attr vt d
load net {absmax#1:else:else:acc.itm(4)} -attr vt d
load net {absmax#1:else:else:acc.itm(5)} -attr vt d
load net {absmax#1:else:else:acc.itm(6)} -attr vt d
load net {absmax#1:else:else:acc.itm(7)} -attr vt d
load net {absmax#1:else:else:acc.itm(8)} -attr vt d
load net {absmax#1:else:else:acc.itm(9)} -attr vt d
load net {absmax#1:else:else:acc.itm(10)} -attr vt d
load net {absmax#1:else:else:acc.itm(11)} -attr vt d
load netBundle {absmax#1:else:else:acc.itm} 12 {absmax#1:else:else:acc.itm(0)} {absmax#1:else:else:acc.itm(1)} {absmax#1:else:else:acc.itm(2)} {absmax#1:else:else:acc.itm(3)} {absmax#1:else:else:acc.itm(4)} {absmax#1:else:else:acc.itm(5)} {absmax#1:else:else:acc.itm(6)} {absmax#1:else:else:acc.itm(7)} {absmax#1:else:else:acc.itm(8)} {absmax#1:else:else:acc.itm(9)} {absmax#1:else:else:acc.itm(10)} {absmax#1:else:else:acc.itm(11)} -attr xrf 3168 -attr oid 189 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {FRAME:conc#9.itm(0)} -attr vt d
load net {FRAME:conc#9.itm(1)} -attr vt d
load net {FRAME:conc#9.itm(2)} -attr vt d
load net {FRAME:conc#9.itm(3)} -attr vt d
load net {FRAME:conc#9.itm(4)} -attr vt d
load net {FRAME:conc#9.itm(5)} -attr vt d
load net {FRAME:conc#9.itm(6)} -attr vt d
load net {FRAME:conc#9.itm(7)} -attr vt d
load net {FRAME:conc#9.itm(8)} -attr vt d
load net {FRAME:conc#9.itm(9)} -attr vt d
load net {FRAME:conc#9.itm(10)} -attr vt d
load net {FRAME:conc#9.itm(11)} -attr vt d
load netBundle {FRAME:conc#9.itm} 12 {FRAME:conc#9.itm(0)} {FRAME:conc#9.itm(1)} {FRAME:conc#9.itm(2)} {FRAME:conc#9.itm(3)} {FRAME:conc#9.itm(4)} {FRAME:conc#9.itm(5)} {FRAME:conc#9.itm(6)} {FRAME:conc#9.itm(7)} {FRAME:conc#9.itm(8)} {FRAME:conc#9.itm(9)} {FRAME:conc#9.itm(10)} {FRAME:conc#9.itm(11)} -attr xrf 3169 -attr oid 190 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(0)} -attr vt d
load net {FRAME:not#1.itm(1)} -attr vt d
load net {FRAME:not#1.itm(2)} -attr vt d
load net {FRAME:not#1.itm(3)} -attr vt d
load net {FRAME:not#1.itm(4)} -attr vt d
load net {FRAME:not#1.itm(5)} -attr vt d
load net {FRAME:not#1.itm(6)} -attr vt d
load net {FRAME:not#1.itm(7)} -attr vt d
load net {FRAME:not#1.itm(8)} -attr vt d
load net {FRAME:not#1.itm(9)} -attr vt d
load netBundle {FRAME:not#1.itm} 10 {FRAME:not#1.itm(0)} {FRAME:not#1.itm(1)} {FRAME:not#1.itm(2)} {FRAME:not#1.itm(3)} {FRAME:not#1.itm(4)} {FRAME:not#1.itm(5)} {FRAME:not#1.itm(6)} {FRAME:not#1.itm(7)} {FRAME:not#1.itm(8)} {FRAME:not#1.itm(9)} -attr xrf 3170 -attr oid 191 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {slc(ACC1:if:acc#46.psp)#2.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#2.itm(9)} -attr vt d
load netBundle {slc(ACC1:if:acc#46.psp)#2.itm} 10 {slc(ACC1:if:acc#46.psp)#2.itm(0)} {slc(ACC1:if:acc#46.psp)#2.itm(1)} {slc(ACC1:if:acc#46.psp)#2.itm(2)} {slc(ACC1:if:acc#46.psp)#2.itm(3)} {slc(ACC1:if:acc#46.psp)#2.itm(4)} {slc(ACC1:if:acc#46.psp)#2.itm(5)} {slc(ACC1:if:acc#46.psp)#2.itm(6)} {slc(ACC1:if:acc#46.psp)#2.itm(7)} {slc(ACC1:if:acc#46.psp)#2.itm(8)} {slc(ACC1:if:acc#46.psp)#2.itm(9)} -attr xrf 3171 -attr oid 192 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {conc#128.itm(0)} -attr vt d
load net {conc#128.itm(1)} -attr vt d
load net {conc#128.itm(2)} -attr vt d
load net {conc#128.itm(3)} -attr vt d
load net {conc#128.itm(4)} -attr vt d
load net {conc#128.itm(5)} -attr vt d
load net {conc#128.itm(6)} -attr vt d
load net {conc#128.itm(7)} -attr vt d
load net {conc#128.itm(8)} -attr vt d
load net {conc#128.itm(9)} -attr vt d
load net {conc#128.itm(10)} -attr vt d
load net {conc#128.itm(11)} -attr vt d
load netBundle {conc#128.itm} 12 {conc#128.itm(0)} {conc#128.itm(1)} {conc#128.itm(2)} {conc#128.itm(3)} {conc#128.itm(4)} {conc#128.itm(5)} {conc#128.itm(6)} {conc#128.itm(7)} {conc#128.itm(8)} {conc#128.itm(9)} {conc#128.itm(10)} {conc#128.itm(11)} -attr xrf 3172 -attr oid 193 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {slc(ACC1:if:acc#46.psp)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#46.psp)#1.itm(6)} -attr vt d
load netBundle {slc(ACC1:if:acc#46.psp)#1.itm} 7 {slc(ACC1:if:acc#46.psp)#1.itm(0)} {slc(ACC1:if:acc#46.psp)#1.itm(1)} {slc(ACC1:if:acc#46.psp)#1.itm(2)} {slc(ACC1:if:acc#46.psp)#1.itm(3)} {slc(ACC1:if:acc#46.psp)#1.itm(4)} {slc(ACC1:if:acc#46.psp)#1.itm(5)} {slc(ACC1:if:acc#46.psp)#1.itm(6)} -attr xrf 3173 -attr oid 194 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#1.itm}
load net {absmax#2:conc.itm(0)} -attr vt d
load net {absmax#2:conc.itm(1)} -attr vt d
load net {absmax#2:conc.itm(2)} -attr vt d
load net {absmax#2:conc.itm(3)} -attr vt d
load net {absmax#2:conc.itm(4)} -attr vt d
load net {absmax#2:conc.itm(5)} -attr vt d
load net {absmax#2:conc.itm(6)} -attr vt d
load net {absmax#2:conc.itm(7)} -attr vt d
load net {absmax#2:conc.itm(8)} -attr vt d
load net {absmax#2:conc.itm(9)} -attr vt d
load net {absmax#2:conc.itm(10)} -attr vt d
load net {absmax#2:conc.itm(11)} -attr vt d
load net {absmax#2:conc.itm(12)} -attr vt d
load netBundle {absmax#2:conc.itm} 13 {absmax#2:conc.itm(0)} {absmax#2:conc.itm(1)} {absmax#2:conc.itm(2)} {absmax#2:conc.itm(3)} {absmax#2:conc.itm(4)} {absmax#2:conc.itm(5)} {absmax#2:conc.itm(6)} {absmax#2:conc.itm(7)} {absmax#2:conc.itm(8)} {absmax#2:conc.itm(9)} {absmax#2:conc.itm(10)} {absmax#2:conc.itm(11)} {absmax#2:conc.itm(12)} -attr xrf 3174 -attr oid 195 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(0)} -attr vt d
load net {absmax#2:mux1h.itm(1)} -attr vt d
load net {absmax#2:mux1h.itm(2)} -attr vt d
load net {absmax#2:mux1h.itm(3)} -attr vt d
load net {absmax#2:mux1h.itm(4)} -attr vt d
load net {absmax#2:mux1h.itm(5)} -attr vt d
load net {absmax#2:mux1h.itm(6)} -attr vt d
load net {absmax#2:mux1h.itm(7)} -attr vt d
load net {absmax#2:mux1h.itm(8)} -attr vt d
load net {absmax#2:mux1h.itm(9)} -attr vt d
load net {absmax#2:mux1h.itm(10)} -attr vt d
load net {absmax#2:mux1h.itm(11)} -attr vt d
load netBundle {absmax#2:mux1h.itm} 12 {absmax#2:mux1h.itm(0)} {absmax#2:mux1h.itm(1)} {absmax#2:mux1h.itm(2)} {absmax#2:mux1h.itm(3)} {absmax#2:mux1h.itm(4)} {absmax#2:mux1h.itm(5)} {absmax#2:mux1h.itm(6)} {absmax#2:mux1h.itm(7)} {absmax#2:mux1h.itm(8)} {absmax#2:mux1h.itm(9)} {absmax#2:mux1h.itm(10)} {absmax#2:mux1h.itm(11)} -attr xrf 3175 -attr oid 196 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:else:else:acc.itm(0)} -attr vt d
load net {absmax#2:else:else:acc.itm(1)} -attr vt d
load net {absmax#2:else:else:acc.itm(2)} -attr vt d
load net {absmax#2:else:else:acc.itm(3)} -attr vt d
load net {absmax#2:else:else:acc.itm(4)} -attr vt d
load net {absmax#2:else:else:acc.itm(5)} -attr vt d
load net {absmax#2:else:else:acc.itm(6)} -attr vt d
load net {absmax#2:else:else:acc.itm(7)} -attr vt d
load net {absmax#2:else:else:acc.itm(8)} -attr vt d
load net {absmax#2:else:else:acc.itm(9)} -attr vt d
load net {absmax#2:else:else:acc.itm(10)} -attr vt d
load net {absmax#2:else:else:acc.itm(11)} -attr vt d
load netBundle {absmax#2:else:else:acc.itm} 12 {absmax#2:else:else:acc.itm(0)} {absmax#2:else:else:acc.itm(1)} {absmax#2:else:else:acc.itm(2)} {absmax#2:else:else:acc.itm(3)} {absmax#2:else:else:acc.itm(4)} {absmax#2:else:else:acc.itm(5)} {absmax#2:else:else:acc.itm(6)} {absmax#2:else:else:acc.itm(7)} {absmax#2:else:else:acc.itm(8)} {absmax#2:else:else:acc.itm(9)} {absmax#2:else:else:acc.itm(10)} {absmax#2:else:else:acc.itm(11)} -attr xrf 3176 -attr oid 197 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {FRAME:conc#10.itm(0)} -attr vt d
load net {FRAME:conc#10.itm(1)} -attr vt d
load net {FRAME:conc#10.itm(2)} -attr vt d
load net {FRAME:conc#10.itm(3)} -attr vt d
load net {FRAME:conc#10.itm(4)} -attr vt d
load net {FRAME:conc#10.itm(5)} -attr vt d
load net {FRAME:conc#10.itm(6)} -attr vt d
load net {FRAME:conc#10.itm(7)} -attr vt d
load net {FRAME:conc#10.itm(8)} -attr vt d
load net {FRAME:conc#10.itm(9)} -attr vt d
load net {FRAME:conc#10.itm(10)} -attr vt d
load net {FRAME:conc#10.itm(11)} -attr vt d
load netBundle {FRAME:conc#10.itm} 12 {FRAME:conc#10.itm(0)} {FRAME:conc#10.itm(1)} {FRAME:conc#10.itm(2)} {FRAME:conc#10.itm(3)} {FRAME:conc#10.itm(4)} {FRAME:conc#10.itm(5)} {FRAME:conc#10.itm(6)} {FRAME:conc#10.itm(7)} {FRAME:conc#10.itm(8)} {FRAME:conc#10.itm(9)} {FRAME:conc#10.itm(10)} {FRAME:conc#10.itm(11)} -attr xrf 3177 -attr oid 198 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(0)} -attr vt d
load net {FRAME:not#2.itm(1)} -attr vt d
load net {FRAME:not#2.itm(2)} -attr vt d
load net {FRAME:not#2.itm(3)} -attr vt d
load net {FRAME:not#2.itm(4)} -attr vt d
load net {FRAME:not#2.itm(5)} -attr vt d
load net {FRAME:not#2.itm(6)} -attr vt d
load net {FRAME:not#2.itm(7)} -attr vt d
load net {FRAME:not#2.itm(8)} -attr vt d
load net {FRAME:not#2.itm(9)} -attr vt d
load netBundle {FRAME:not#2.itm} 10 {FRAME:not#2.itm(0)} {FRAME:not#2.itm(1)} {FRAME:not#2.itm(2)} {FRAME:not#2.itm(3)} {FRAME:not#2.itm(4)} {FRAME:not#2.itm(5)} {FRAME:not#2.itm(6)} {FRAME:not#2.itm(7)} {FRAME:not#2.itm(8)} {FRAME:not#2.itm(9)} -attr xrf 3178 -attr oid 199 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {slc(ACC1:if:acc#50.psp)#2.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(6)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(7)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(8)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#2.itm(9)} -attr vt d
load netBundle {slc(ACC1:if:acc#50.psp)#2.itm} 10 {slc(ACC1:if:acc#50.psp)#2.itm(0)} {slc(ACC1:if:acc#50.psp)#2.itm(1)} {slc(ACC1:if:acc#50.psp)#2.itm(2)} {slc(ACC1:if:acc#50.psp)#2.itm(3)} {slc(ACC1:if:acc#50.psp)#2.itm(4)} {slc(ACC1:if:acc#50.psp)#2.itm(5)} {slc(ACC1:if:acc#50.psp)#2.itm(6)} {slc(ACC1:if:acc#50.psp)#2.itm(7)} {slc(ACC1:if:acc#50.psp)#2.itm(8)} {slc(ACC1:if:acc#50.psp)#2.itm(9)} -attr xrf 3179 -attr oid 200 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {conc#129.itm(0)} -attr vt d
load net {conc#129.itm(1)} -attr vt d
load net {conc#129.itm(2)} -attr vt d
load net {conc#129.itm(3)} -attr vt d
load net {conc#129.itm(4)} -attr vt d
load net {conc#129.itm(5)} -attr vt d
load net {conc#129.itm(6)} -attr vt d
load net {conc#129.itm(7)} -attr vt d
load net {conc#129.itm(8)} -attr vt d
load net {conc#129.itm(9)} -attr vt d
load net {conc#129.itm(10)} -attr vt d
load net {conc#129.itm(11)} -attr vt d
load netBundle {conc#129.itm} 12 {conc#129.itm(0)} {conc#129.itm(1)} {conc#129.itm(2)} {conc#129.itm(3)} {conc#129.itm(4)} {conc#129.itm(5)} {conc#129.itm(6)} {conc#129.itm(7)} {conc#129.itm(8)} {conc#129.itm(9)} {conc#129.itm(10)} {conc#129.itm(11)} -attr xrf 3180 -attr oid 201 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {slc(ACC1:if:acc#50.psp)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc#50.psp)#1.itm(6)} -attr vt d
load netBundle {slc(ACC1:if:acc#50.psp)#1.itm} 7 {slc(ACC1:if:acc#50.psp)#1.itm(0)} {slc(ACC1:if:acc#50.psp)#1.itm(1)} {slc(ACC1:if:acc#50.psp)#1.itm(2)} {slc(ACC1:if:acc#50.psp)#1.itm(3)} {slc(ACC1:if:acc#50.psp)#1.itm(4)} {slc(ACC1:if:acc#50.psp)#1.itm(5)} {slc(ACC1:if:acc#50.psp)#1.itm(6)} -attr xrf 3181 -attr oid 202 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#1.itm}
load net {absmax:conc.itm(0)} -attr vt d
load net {absmax:conc.itm(1)} -attr vt d
load net {absmax:conc.itm(2)} -attr vt d
load net {absmax:conc.itm(3)} -attr vt d
load net {absmax:conc.itm(4)} -attr vt d
load net {absmax:conc.itm(5)} -attr vt d
load net {absmax:conc.itm(6)} -attr vt d
load net {absmax:conc.itm(7)} -attr vt d
load net {absmax:conc.itm(8)} -attr vt d
load net {absmax:conc.itm(9)} -attr vt d
load net {absmax:conc.itm(10)} -attr vt d
load net {absmax:conc.itm(11)} -attr vt d
load net {absmax:conc.itm(12)} -attr vt d
load netBundle {absmax:conc.itm} 13 {absmax:conc.itm(0)} {absmax:conc.itm(1)} {absmax:conc.itm(2)} {absmax:conc.itm(3)} {absmax:conc.itm(4)} {absmax:conc.itm(5)} {absmax:conc.itm(6)} {absmax:conc.itm(7)} {absmax:conc.itm(8)} {absmax:conc.itm(9)} {absmax:conc.itm(10)} {absmax:conc.itm(11)} {absmax:conc.itm(12)} -attr xrf 3182 -attr oid 203 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(0)} -attr vt d
load net {absmax:mux1h.itm(1)} -attr vt d
load net {absmax:mux1h.itm(2)} -attr vt d
load net {absmax:mux1h.itm(3)} -attr vt d
load net {absmax:mux1h.itm(4)} -attr vt d
load net {absmax:mux1h.itm(5)} -attr vt d
load net {absmax:mux1h.itm(6)} -attr vt d
load net {absmax:mux1h.itm(7)} -attr vt d
load net {absmax:mux1h.itm(8)} -attr vt d
load net {absmax:mux1h.itm(9)} -attr vt d
load net {absmax:mux1h.itm(10)} -attr vt d
load net {absmax:mux1h.itm(11)} -attr vt d
load netBundle {absmax:mux1h.itm} 12 {absmax:mux1h.itm(0)} {absmax:mux1h.itm(1)} {absmax:mux1h.itm(2)} {absmax:mux1h.itm(3)} {absmax:mux1h.itm(4)} {absmax:mux1h.itm(5)} {absmax:mux1h.itm(6)} {absmax:mux1h.itm(7)} {absmax:mux1h.itm(8)} {absmax:mux1h.itm(9)} {absmax:mux1h.itm(10)} {absmax:mux1h.itm(11)} -attr xrf 3183 -attr oid 204 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:else:else:acc.itm(0)} -attr vt d
load net {absmax:else:else:acc.itm(1)} -attr vt d
load net {absmax:else:else:acc.itm(2)} -attr vt d
load net {absmax:else:else:acc.itm(3)} -attr vt d
load net {absmax:else:else:acc.itm(4)} -attr vt d
load net {absmax:else:else:acc.itm(5)} -attr vt d
load net {absmax:else:else:acc.itm(6)} -attr vt d
load net {absmax:else:else:acc.itm(7)} -attr vt d
load net {absmax:else:else:acc.itm(8)} -attr vt d
load net {absmax:else:else:acc.itm(9)} -attr vt d
load net {absmax:else:else:acc.itm(10)} -attr vt d
load net {absmax:else:else:acc.itm(11)} -attr vt d
load netBundle {absmax:else:else:acc.itm} 12 {absmax:else:else:acc.itm(0)} {absmax:else:else:acc.itm(1)} {absmax:else:else:acc.itm(2)} {absmax:else:else:acc.itm(3)} {absmax:else:else:acc.itm(4)} {absmax:else:else:acc.itm(5)} {absmax:else:else:acc.itm(6)} {absmax:else:else:acc.itm(7)} {absmax:else:else:acc.itm(8)} {absmax:else:else:acc.itm(9)} {absmax:else:else:acc.itm(10)} {absmax:else:else:acc.itm(11)} -attr xrf 3184 -attr oid 205 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {FRAME:conc#8.itm(0)} -attr vt d
load net {FRAME:conc#8.itm(1)} -attr vt d
load net {FRAME:conc#8.itm(2)} -attr vt d
load net {FRAME:conc#8.itm(3)} -attr vt d
load net {FRAME:conc#8.itm(4)} -attr vt d
load net {FRAME:conc#8.itm(5)} -attr vt d
load net {FRAME:conc#8.itm(6)} -attr vt d
load net {FRAME:conc#8.itm(7)} -attr vt d
load net {FRAME:conc#8.itm(8)} -attr vt d
load net {FRAME:conc#8.itm(9)} -attr vt d
load net {FRAME:conc#8.itm(10)} -attr vt d
load net {FRAME:conc#8.itm(11)} -attr vt d
load netBundle {FRAME:conc#8.itm} 12 {FRAME:conc#8.itm(0)} {FRAME:conc#8.itm(1)} {FRAME:conc#8.itm(2)} {FRAME:conc#8.itm(3)} {FRAME:conc#8.itm(4)} {FRAME:conc#8.itm(5)} {FRAME:conc#8.itm(6)} {FRAME:conc#8.itm(7)} {FRAME:conc#8.itm(8)} {FRAME:conc#8.itm(9)} {FRAME:conc#8.itm(10)} {FRAME:conc#8.itm(11)} -attr xrf 3185 -attr oid 206 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(0)} -attr vt d
load net {FRAME:not.itm(1)} -attr vt d
load net {FRAME:not.itm(2)} -attr vt d
load net {FRAME:not.itm(3)} -attr vt d
load net {FRAME:not.itm(4)} -attr vt d
load net {FRAME:not.itm(5)} -attr vt d
load net {FRAME:not.itm(6)} -attr vt d
load net {FRAME:not.itm(7)} -attr vt d
load net {FRAME:not.itm(8)} -attr vt d
load net {FRAME:not.itm(9)} -attr vt d
load netBundle {FRAME:not.itm} 10 {FRAME:not.itm(0)} {FRAME:not.itm(1)} {FRAME:not.itm(2)} {FRAME:not.itm(3)} {FRAME:not.itm(4)} {FRAME:not.itm(5)} {FRAME:not.itm(6)} {FRAME:not.itm(7)} {FRAME:not.itm(8)} {FRAME:not.itm(9)} -attr xrf 3186 -attr oid 207 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {slc(ACC1:if:acc.psp)#2.itm(0)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(1)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(2)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(3)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(4)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(5)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(6)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(7)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(8)} -attr vt d
load net {slc(ACC1:if:acc.psp)#2.itm(9)} -attr vt d
load netBundle {slc(ACC1:if:acc.psp)#2.itm} 10 {slc(ACC1:if:acc.psp)#2.itm(0)} {slc(ACC1:if:acc.psp)#2.itm(1)} {slc(ACC1:if:acc.psp)#2.itm(2)} {slc(ACC1:if:acc.psp)#2.itm(3)} {slc(ACC1:if:acc.psp)#2.itm(4)} {slc(ACC1:if:acc.psp)#2.itm(5)} {slc(ACC1:if:acc.psp)#2.itm(6)} {slc(ACC1:if:acc.psp)#2.itm(7)} {slc(ACC1:if:acc.psp)#2.itm(8)} {slc(ACC1:if:acc.psp)#2.itm(9)} -attr xrf 3187 -attr oid 208 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {conc#130.itm(0)} -attr vt d
load net {conc#130.itm(1)} -attr vt d
load net {conc#130.itm(2)} -attr vt d
load net {conc#130.itm(3)} -attr vt d
load net {conc#130.itm(4)} -attr vt d
load net {conc#130.itm(5)} -attr vt d
load net {conc#130.itm(6)} -attr vt d
load net {conc#130.itm(7)} -attr vt d
load net {conc#130.itm(8)} -attr vt d
load net {conc#130.itm(9)} -attr vt d
load net {conc#130.itm(10)} -attr vt d
load net {conc#130.itm(11)} -attr vt d
load netBundle {conc#130.itm} 12 {conc#130.itm(0)} {conc#130.itm(1)} {conc#130.itm(2)} {conc#130.itm(3)} {conc#130.itm(4)} {conc#130.itm(5)} {conc#130.itm(6)} {conc#130.itm(7)} {conc#130.itm(8)} {conc#130.itm(9)} {conc#130.itm(10)} {conc#130.itm(11)} -attr xrf 3188 -attr oid 209 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {slc(ACC1:if:acc.psp)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc.psp)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc.psp)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc.psp)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc.psp)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc.psp)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc.psp)#1.itm(6)} -attr vt d
load netBundle {slc(ACC1:if:acc.psp)#1.itm} 7 {slc(ACC1:if:acc.psp)#1.itm(0)} {slc(ACC1:if:acc.psp)#1.itm(1)} {slc(ACC1:if:acc.psp)#1.itm(2)} {slc(ACC1:if:acc.psp)#1.itm(3)} {slc(ACC1:if:acc.psp)#1.itm(4)} {slc(ACC1:if:acc.psp)#1.itm(5)} {slc(ACC1:if:acc.psp)#1.itm(6)} -attr xrf 3189 -attr oid 210 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#1.itm}
load net {clk} -attr xrf 3190 -attr oid 211
load net {clk} -port {clk} -attr xrf 3191 -attr oid 212
load net {en} -attr xrf 3192 -attr oid 213
load net {en} -port {en} -attr xrf 3193 -attr oid 214
load net {arst_n} -attr xrf 3194 -attr oid 215
load net {arst_n} -port {arst_n} -attr xrf 3195 -attr oid 216
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 3196 -attr oid 217 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 3197 -attr oid 218 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 3198 -attr oid 219 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {absmax:else:if:acc(0)} -attr vt d
load net {absmax:else:if:acc(1)} -attr vt d
load net {absmax:else:if:acc(2)} -attr vt d
load net {absmax:else:if:acc(3)} -attr vt d
load net {absmax:else:if:acc(4)} -attr vt d
load net {absmax:else:if:acc(5)} -attr vt d
load net {absmax:else:if:acc(6)} -attr vt d
load net {absmax:else:if:acc(7)} -attr vt d
load net {absmax:else:if:acc(8)} -attr vt d
load net {absmax:else:if:acc(9)} -attr vt d
load net {absmax:else:if:acc(10)} -attr vt d
load net {absmax:else:if:acc(11)} -attr vt d
load net {absmax:else:if:acc(12)} -attr vt d
load netBundle {absmax:else:if:acc} 13 {absmax:else:if:acc(0)} {absmax:else:if:acc(1)} {absmax:else:if:acc(2)} {absmax:else:if:acc(3)} {absmax:else:if:acc(4)} {absmax:else:if:acc(5)} {absmax:else:if:acc(6)} {absmax:else:if:acc(7)} {absmax:else:if:acc(8)} {absmax:else:if:acc(9)} {absmax:else:if:acc(10)} {absmax:else:if:acc(11)} {absmax:else:if:acc(12)} -attr xrf 3199 -attr oid 220 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax#1:else:if:acc(0)} -attr vt dc
load net {absmax#1:else:if:acc(1)} -attr vt dc
load net {absmax#1:else:if:acc(2)} -attr vt dc
load net {absmax#1:else:if:acc(3)} -attr vt dc
load net {absmax#1:else:if:acc(4)} -attr vt dc
load net {absmax#1:else:if:acc(5)} -attr vt dc
load net {absmax#1:else:if:acc(6)} -attr vt dc
load net {absmax#1:else:if:acc(7)} -attr vt dc
load net {absmax#1:else:if:acc(8)} -attr vt dc
load net {absmax#1:else:if:acc(9)} -attr vt dc
load net {absmax#1:else:if:acc(10)} -attr vt dc
load net {absmax#1:else:if:acc(11)} -attr vt dc
load net {absmax#1:else:if:acc(12)} -attr vt dc
load netBundle {absmax#1:else:if:acc} 13 {absmax#1:else:if:acc(0)} {absmax#1:else:if:acc(1)} {absmax#1:else:if:acc(2)} {absmax#1:else:if:acc(3)} {absmax#1:else:if:acc(4)} {absmax#1:else:if:acc(5)} {absmax#1:else:if:acc(6)} {absmax#1:else:if:acc(7)} {absmax#1:else:if:acc(8)} {absmax#1:else:if:acc(9)} {absmax#1:else:if:acc(10)} {absmax#1:else:if:acc(11)} {absmax#1:else:if:acc(12)} -attr xrf 3200 -attr oid 221 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#2:else:if:acc(0)} -attr vt d
load net {absmax#2:else:if:acc(1)} -attr vt d
load net {absmax#2:else:if:acc(2)} -attr vt d
load net {absmax#2:else:if:acc(3)} -attr vt d
load net {absmax#2:else:if:acc(4)} -attr vt d
load net {absmax#2:else:if:acc(5)} -attr vt d
load net {absmax#2:else:if:acc(6)} -attr vt d
load net {absmax#2:else:if:acc(7)} -attr vt d
load net {absmax#2:else:if:acc(8)} -attr vt d
load net {absmax#2:else:if:acc(9)} -attr vt d
load net {absmax#2:else:if:acc(10)} -attr vt d
load net {absmax#2:else:if:acc(11)} -attr vt d
load net {absmax#2:else:if:acc(12)} -attr vt d
load netBundle {absmax#2:else:if:acc} 13 {absmax#2:else:if:acc(0)} {absmax#2:else:if:acc(1)} {absmax#2:else:if:acc(2)} {absmax#2:else:if:acc(3)} {absmax#2:else:if:acc(4)} {absmax#2:else:if:acc(5)} {absmax#2:else:if:acc(6)} {absmax#2:else:if:acc(7)} {absmax#2:else:if:acc(8)} {absmax#2:else:if:acc(9)} {absmax#2:else:if:acc(10)} {absmax#2:else:if:acc(11)} {absmax#2:else:if:acc(12)} -attr xrf 3201 -attr oid 222 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 3202 -attr oid 223 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {absmax:absmax:return#7.lpi#1.dfm#1(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(0)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(1)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(2)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(3)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(4)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(5)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(6)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(0)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(1)} -pin  "mux" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(2)} -pin  "mux" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(0)} -pin  "mux" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(1)} -pin  "mux" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(2)} -pin  "mux" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(3)} -pin  "mux" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(4)} -pin  "mux" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(5)} -pin  "mux" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(6)} -pin  "mux" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(0)} -pin  "mux" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(1)} -pin  "mux" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(2)} -pin  "mux" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(0)} -pin  "mux" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(1)} -pin  "mux" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(2)} -pin  "mux" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(3)} -pin  "mux" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(4)} -pin  "mux" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(5)} -pin  "mux" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(6)} -pin  "mux" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {main.stage_0#2} -pin  "mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 3203 -attr oid 224 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 3204 -attr oid 225 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "not#13" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#13} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {main.stage_0#2} -pin  "not#13" {A(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load net {not#13.itm} -pin  "not#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#13.itm}
load inst "or" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {not#13.itm} -pin  "or" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#13.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:slc#1.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.itm}
load inst "mux#2" "mux(2,1)" "INTERFACE" -attr xrf 3205 -attr oid 226 -attr @path {/edge_detect/edge_detect:core/mux#2} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {absmax#3:else:slc.svs} -pin  "mux#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs}
load net {absmax#3:else:acc.itm(13)} -pin  "mux#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs:mx0w0}
load net {or.itm} -pin  "mux#2" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.itm}
load net {mux#2.itm} -pin  "mux#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load inst "reg(absmax#3:else:slc.svs)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3206 -attr oid 227 -attr @path {/edge_detect/edge_detect:core/reg(absmax#3:else:slc.svs)}
load net {mux#2.itm} -pin  "reg(absmax#3:else:slc.svs)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load net {GND} -pin  "reg(absmax#3:else:slc.svs)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(absmax#3:else:slc.svs)" {clk} -attr xrf 3207 -attr oid 228 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(absmax#3:else:slc.svs)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(absmax#3:else:slc.svs)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {absmax#3:else:slc.svs} -pin  "reg(absmax#3:else:slc.svs)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs}
load inst "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3208 -attr oid 229 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#57.itm#1)}
load net {acc.psp#1.sva(14)} -pin  "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#13.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" {clk} -attr xrf 3209 -attr oid 230 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#57.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#57.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#57.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3210 -attr oid 231 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#46.itm#1)}
load net {acc.psp#1.sva(12)} -pin  "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#12.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" {clk} -attr xrf 3211 -attr oid 232 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#46.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#46.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#46.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3212 -attr oid 233 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#35.itm#1)}
load net {acc.psp#1.sva(10)} -pin  "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#11.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" {clk} -attr xrf 3213 -attr oid 234 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#35.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#35.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#35.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3214 -attr oid 235 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#27.itm#1)}
load net {acc.psp#1.sva(8)} -pin  "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#10.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" {clk} -attr xrf 3215 -attr oid 236 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#27.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#27.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#27.itm#1}
load inst "FRAME:avg:acc#12" "add(5,0,4,0,6)" "INTERFACE" -attr xrf 3216 -attr oid 237 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12} -attr area 6.288444 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,0,6)"
load net {PWR} -pin  "FRAME:avg:acc#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp#1.sva(5)} -pin  "FRAME:avg:acc#12" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp#1.sva(5)} -pin  "FRAME:avg:acc#12" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:avg:acc#12" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp#1.sva(5)} -pin  "FRAME:avg:acc#12" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {acc.psp#1.sva(4)} -pin  "FRAME:avg:acc#12" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#202.itm}
load net {acc.psp#1.sva(2)} -pin  "FRAME:avg:acc#12" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#202.itm}
load net {acc.psp#1.sva(3)} -pin  "FRAME:avg:acc#12" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#202.itm}
load net {acc.psp#1.sva(4)} -pin  "FRAME:avg:acc#12" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#202.itm}
load net {FRAME:avg:acc#12.itm(0)} -pin  "FRAME:avg:acc#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(1)} -pin  "FRAME:avg:acc#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(2)} -pin  "FRAME:avg:acc#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(3)} -pin  "FRAME:avg:acc#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(4)} -pin  "FRAME:avg:acc#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load net {FRAME:avg:acc#12.itm(5)} -pin  "FRAME:avg:acc#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#12.itm}
load inst "reg(FRAME:avg:slc#10.itm#1)" "reg(5,1,1,-1,0)" "INTERFACE" -attr xrf 3217 -attr oid 238 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc#10.itm#1)}
load net {FRAME:avg:acc#12.itm(1)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#12.itm(2)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#12.itm(3)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#12.itm(4)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {FRAME:avg:acc#12.itm(5)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_5}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_5}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_5}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_5}
load net {GND} -pin  "reg(FRAME:avg:slc#10.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_5}
load net {clk} -pin  "reg(FRAME:avg:slc#10.itm#1)" {clk} -attr xrf 3218 -attr oid 239 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc#10.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc#10.itm#1(0)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(1)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(2)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(3)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load net {FRAME:avg:slc#10.itm#1(4)} -pin  "reg(FRAME:avg:slc#10.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#10.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3219 -attr oid 240 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#21.itm#1)}
load net {acc.psp#1.sva(6)} -pin  "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#6.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" {clk} -attr xrf 3220 -attr oid 241 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#21.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#21.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#21.itm#1}
load inst "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3221 -attr oid 242 -attr vt c -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#6.itm#1)}
load net {acc.imod.sva(2)} -pin  "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" {D(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#4.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" {clk} -attr xrf 3222 -attr oid 243 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.imod)#6.itm#1} -pin  "reg(FRAME:avg:slc(acc.imod)#6.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.imod)#6.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3223 -attr oid 244 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#51.itm#1)}
load net {acc.psp#1.sva(13)} -pin  "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#5.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" {clk} -attr xrf 3224 -attr oid 245 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#51.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#51.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3225 -attr oid 246 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#40.itm#1)}
load net {acc.psp#1.sva(11)} -pin  "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#4.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" {clk} -attr xrf 3226 -attr oid 247 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#40.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#40.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3227 -attr oid 248 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#31.itm#1)}
load net {acc.psp#1.sva(9)} -pin  "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#3.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" {clk} -attr xrf 3228 -attr oid 249 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#31.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#31.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#31.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3229 -attr oid 250 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#24.itm#1)}
load net {acc.psp#1.sva(7)} -pin  "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#2.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" {clk} -attr xrf 3230 -attr oid 251 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#24.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#24.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#24.itm#1}
load inst "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3231 -attr oid 252 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#17.itm#1)}
load net {acc.psp#1.sva(3)} -pin  "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#1.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" {clk} -attr xrf 3232 -attr oid 253 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#17.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#17.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#17.itm#1}
load inst "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3233 -attr oid 254 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#9.itm#1)}
load net {acc.imod.sva(4)} -pin  "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#3.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" {clk} -attr xrf 3234 -attr oid 255 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse} -pin  "reg(FRAME:avg:slc(acc.imod)#9.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse}
load inst "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3235 -attr oid 256 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#8.itm#1)}
load net {acc.imod.sva(3)} -pin  "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva).itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" {clk} -attr xrf 3236 -attr oid 257 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(FRAME:avg:slc(acc.imod)#8.itm#1).cse} -pin  "reg(FRAME:avg:slc(acc.imod)#8.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#8.itm#1).cse}
load inst "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3237 -attr oid 258 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.psp)#79.itm#1)}
load net {acc.psp#1.sva(1)} -pin  "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva).itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" {clk} -attr xrf 3238 -attr oid 259 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.psp)#79.itm#1} -pin  "reg(FRAME:avg:slc(acc.psp)#79.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#79.itm#1}
load inst "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3239 -attr oid 260 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#5.itm#1)}
load net {acc.imod.sva(1)} -pin  "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#1.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" {clk} -attr xrf 3240 -attr oid 261 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(FRAME:avg:slc(acc.imod)#5.itm#1).cse} -pin  "reg(FRAME:avg:slc(acc.imod)#5.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#5.itm#1).cse}
load inst "reg(FRAME:avg:slc(acc.imod).itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3241 -attr oid 262 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod).itm#1)}
load net {acc.imod.sva(0)} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#5.itm}
load net {GND} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C4100_13#9}
load net {clk} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {clk} -attr xrf 3242 -attr oid 263 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:avg:slc(acc.imod).itm#1} -pin  "reg(FRAME:avg:slc(acc.imod).itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.imod).itm#1}
load inst "reg(regs.regs(0).sva#2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 3243 -attr oid 264 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2)}
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "reg(regs.regs(0).sva#2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "reg(regs.regs(0).sva#2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "reg(regs.regs(0).sva#2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "reg(regs.regs(0).sva#2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "reg(regs.regs(0).sva#2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "reg(regs.regs(0).sva#2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "reg(regs.regs(0).sva#2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "reg(regs.regs(0).sva#2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "reg(regs.regs(0).sva#2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "reg(regs.regs(0).sva#2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "reg(regs.regs(0).sva#2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "reg(regs.regs(0).sva#2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "reg(regs.regs(0).sva#2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "reg(regs.regs(0).sva#2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "reg(regs.regs(0).sva#2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "reg(regs.regs(0).sva#2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "reg(regs.regs(0).sva#2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "reg(regs.regs(0).sva#2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "reg(regs.regs(0).sva#2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "reg(regs.regs(0).sva#2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "reg(regs.regs(0).sva#2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "reg(regs.regs(0).sva#2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "reg(regs.regs(0).sva#2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "reg(regs.regs(0).sva#2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "reg(regs.regs(0).sva#2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "reg(regs.regs(0).sva#2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "reg(regs.regs(0).sva#2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "reg(regs.regs(0).sva#2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "reg(regs.regs(0).sva#2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "reg(regs.regs(0).sva#2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {GND} -pin  "reg(regs.regs(0).sva#2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#7}
load net {clk} -pin  "reg(regs.regs(0).sva#2)" {clk} -attr xrf 3244 -attr oid 265 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(regs.regs(0).sva#2).cse(0)} -pin  "reg(regs.regs(0).sva#2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(1)} -pin  "reg(regs.regs(0).sva#2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(2)} -pin  "reg(regs.regs(0).sva#2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(3)} -pin  "reg(regs.regs(0).sva#2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(4)} -pin  "reg(regs.regs(0).sva#2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(5)} -pin  "reg(regs.regs(0).sva#2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(6)} -pin  "reg(regs.regs(0).sva#2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(7)} -pin  "reg(regs.regs(0).sva#2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(8)} -pin  "reg(regs.regs(0).sva#2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(9)} -pin  "reg(regs.regs(0).sva#2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(10)} -pin  "reg(regs.regs(0).sva#2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(11)} -pin  "reg(regs.regs(0).sva#2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(12)} -pin  "reg(regs.regs(0).sva#2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(13)} -pin  "reg(regs.regs(0).sva#2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(14)} -pin  "reg(regs.regs(0).sva#2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(15)} -pin  "reg(regs.regs(0).sva#2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(16)} -pin  "reg(regs.regs(0).sva#2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(17)} -pin  "reg(regs.regs(0).sva#2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(18)} -pin  "reg(regs.regs(0).sva#2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(19)} -pin  "reg(regs.regs(0).sva#2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(20)} -pin  "reg(regs.regs(0).sva#2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(21)} -pin  "reg(regs.regs(0).sva#2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(22)} -pin  "reg(regs.regs(0).sva#2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(23)} -pin  "reg(regs.regs(0).sva#2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(24)} -pin  "reg(regs.regs(0).sva#2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(25)} -pin  "reg(regs.regs(0).sva#2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(26)} -pin  "reg(regs.regs(0).sva#2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(27)} -pin  "reg(regs.regs(0).sva#2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(28)} -pin  "reg(regs.regs(0).sva#2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load net {reg(regs.regs(0).sva#2).cse(29)} -pin  "reg(regs.regs(0).sva#2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva#2).cse}
load inst "reg(regs.regs(0).sva.sg2)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 3245 -attr oid 266 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2)}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "reg(regs.regs(0).sva.sg2)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "reg(regs.regs(0).sva.sg2)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "reg(regs.regs(0).sva.sg2)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "reg(regs.regs(0).sva.sg2)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "reg(regs.regs(0).sva.sg2)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "reg(regs.regs(0).sva.sg2)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "reg(regs.regs(0).sva.sg2)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "reg(regs.regs(0).sva.sg2)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "reg(regs.regs(0).sva.sg2)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "reg(regs.regs(0).sva.sg2)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "reg(regs.regs(0).sva.sg2)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "reg(regs.regs(0).sva.sg2)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "reg(regs.regs(0).sva.sg2)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "reg(regs.regs(0).sva.sg2)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "reg(regs.regs(0).sva.sg2)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "reg(regs.regs(0).sva.sg2)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "reg(regs.regs(0).sva.sg2)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "reg(regs.regs(0).sva.sg2)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "reg(regs.regs(0).sva.sg2)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "reg(regs.regs(0).sva.sg2)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "reg(regs.regs(0).sva.sg2)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "reg(regs.regs(0).sva.sg2)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "reg(regs.regs(0).sva.sg2)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "reg(regs.regs(0).sva.sg2)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "reg(regs.regs(0).sva.sg2)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "reg(regs.regs(0).sva.sg2)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "reg(regs.regs(0).sva.sg2)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "reg(regs.regs(0).sva.sg2)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "reg(regs.regs(0).sva.sg2)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "reg(regs.regs(0).sva.sg2)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {GND} -pin  "reg(regs.regs(0).sva.sg2)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#6}
load net {clk} -pin  "reg(regs.regs(0).sva.sg2)" {clk} -attr xrf 3246 -attr oid 267 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva.sg2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva.sg2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(regs.regs(0).sva.sg2).cse(0)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(1)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(2)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(3)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(4)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(5)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(6)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(7)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(8)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(9)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(10)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(11)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(12)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(13)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(14)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(15)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(16)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(17)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(18)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(19)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(20)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(21)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(22)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(23)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(24)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(25)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(26)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(27)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(28)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load net {reg(regs.regs(0).sva.sg2).cse(29)} -pin  "reg(regs.regs(0).sva.sg2)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva.sg2).cse}
load inst "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 3247 -attr oid 268 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC2:slc(regs.regs(2)#1)#4.itm)}
load net {reg(regs.regs(0).sva#2).cse(0)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(1)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(2)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(3)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(4)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(5)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(6)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(7)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(8)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {reg(regs.regs(0).sva#2).cse(9)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva).itm}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {clk} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {clk} -attr xrf 3248 -attr oid 269 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(0)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(1)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(2)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(3)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(4)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(5)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(6)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(7)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(8)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(9)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#4.itm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load inst "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 3249 -attr oid 270 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC2:slc(regs.regs(2).sg2)#4.itm)}
load net {reg(regs.regs(0).sva.sg2).cse(0)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(1)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(2)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(3)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(4)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(5)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(6)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(7)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(8)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {reg(regs.regs(0).sva.sg2).cse(9)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva).itm}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {clk} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {clk} -attr xrf 3250 -attr oid 271 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(0)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(1)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(2)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(3)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(4)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(5)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(6)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(7)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(8)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(9)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#4.itm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load inst "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 3251 -attr oid 272 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(ACC2:slc(regs.regs(2)#1)#3.itm)}
load net {reg(regs.regs(0).sva#2).cse(10)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(11)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(12)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(13)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(14)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(15)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(16)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(17)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(18)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(19)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#1.itm}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {clk} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {clk} -attr xrf 3252 -attr oid 273 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(0)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(1)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(2)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(3)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(4)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(5)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(6)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(7)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(8)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(9)} -pin  "reg(ACC2:slc(regs.regs(2)#1)#3.itm)" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load inst "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 3253 -attr oid 274 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC2:slc(regs.regs(2).sg2)#3.itm)}
load net {reg(regs.regs(0).sva.sg2).cse(10)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(11)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(12)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(13)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(14)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(15)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(16)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(17)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(18)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(19)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#1.itm}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {clk} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {clk} -attr xrf 3254 -attr oid 275 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(0)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(1)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(2)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(3)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(4)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(5)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(6)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(7)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(8)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(9)} -pin  "reg(ACC2:slc(regs.regs(2).sg2)#3.itm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load inst "reg(ACC2:slc(regs.regs(2)#1).itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 3255 -attr oid 276 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC2:slc(regs.regs(2)#1).itm)}
load net {reg(regs.regs(0).sva#2).cse(20)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(21)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(22)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(23)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(24)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(25)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(26)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(27)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(28)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(29)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1)#1.sva)#2.itm}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {clk} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {clk} -attr xrf 3256 -attr oid 277 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC2:slc(regs.regs(2)#1).itm(0)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(1)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(2)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(3)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(4)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(5)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(6)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(7)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(8)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(9)} -pin  "reg(ACC2:slc(regs.regs(2)#1).itm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load inst "reg(ACC2:slc(regs.regs(2).sg2).itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 3257 -attr oid 278 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC2:slc(regs.regs(2).sg2).itm)}
load net {reg(regs.regs(0).sva.sg2).cse(20)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(21)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(22)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(23)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(24)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(25)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(26)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(27)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(28)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(29)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(1).sg2.sva)#2.itm}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {GND} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10#1}
load net {clk} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {clk} -attr xrf 3258 -attr oid 279 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC2:slc(regs.regs(2).sg2).itm(0)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(1)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(2)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(3)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(4)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(5)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(6)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(7)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(8)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(9)} -pin  "reg(ACC2:slc(regs.regs(2).sg2).itm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load inst "reg(main.stage_0#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 3259 -attr oid 280 -attr @path {/edge_detect/edge_detect:core/reg(main.stage_0#2)}
load net {PWR} -pin  "reg(main.stage_0#2)" {D(0)} -attr @path {/edge_detect/edge_detect:core/C1_1_Not_Not}
load net {GND} -pin  "reg(main.stage_0#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2#7}
load net {clk} -pin  "reg(main.stage_0#2)" {clk} -attr xrf 3260 -attr oid 281 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(main.stage_0#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(main.stage_0#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {main.stage_0#2} -pin  "reg(main.stage_0#2)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load inst "acc#4" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 3261 -attr oid 282 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4} -attr area 2.320458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {FRAME:avg:slc(acc.psp)#46.itm#1} -pin  "acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#46.itm#1}
load net {FRAME:avg:slc(acc.psp)#57.itm#1} -pin  "acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc(acc.psp)#57.itm#1}
load net {acc#4.itm(0)} -pin  "acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {acc#4.itm(1)} -pin  "acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load inst "mul" "mul(2,0,11,0,12)" "INTERFACE" -attr xrf 3262 -attr oid 283 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul} -attr area 330.250922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,0,11,0,12)"
load net {acc#4.itm(0)} -pin  "mul" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {acc#4.itm(1)} -pin  "mul" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.itm}
load net {PWR} -pin  "mul" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(1)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(2)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(3)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(4)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(5)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(6)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(7)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(8)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {GND} -pin  "mul" {B(9)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {PWR} -pin  "mul" {B(10)} -attr @path {/edge_detect/edge_detect:core/C1365_11}
load net {mul.itm(0)} -pin  "mul" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(1)} -pin  "mul" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(2)} -pin  "mul" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(3)} -pin  "mul" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(4)} -pin  "mul" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(5)} -pin  "mul" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(6)} -pin  "mul" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(7)} -pin  "mul" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(8)} -pin  "mul" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(9)} -pin  "mul" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(10)} -pin  "mul" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(11)} -pin  "mul" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load inst "FRAME:avg:acc#14" "add(6,0,6,0,7)" "INTERFACE" -attr xrf 3263 -attr oid 284 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14} -attr area 7.275998 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7)"
load net {PWR} -pin  "FRAME:avg:acc#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {FRAME:avg:slc#10.itm#1(0)} -pin  "FRAME:avg:acc#14" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {FRAME:avg:slc#10.itm#1(1)} -pin  "FRAME:avg:acc#14" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {FRAME:avg:slc#10.itm#1(2)} -pin  "FRAME:avg:acc#14" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {FRAME:avg:slc#10.itm#1(3)} -pin  "FRAME:avg:acc#14" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {FRAME:avg:slc#10.itm#1(4)} -pin  "FRAME:avg:acc#14" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#105.itm}
load net {FRAME:avg:slc(acc.imod)#6.itm#1} -pin  "FRAME:avg:acc#14" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {FRAME:avg:slc(acc.psp)#21.itm#1} -pin  "FRAME:avg:acc#14" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {GND} -pin  "FRAME:avg:acc#14" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {FRAME:avg:slc(acc.psp)#21.itm#1} -pin  "FRAME:avg:acc#14" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {GND} -pin  "FRAME:avg:acc#14" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {FRAME:avg:slc(acc.psp)#21.itm#1} -pin  "FRAME:avg:acc#14" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#106.itm}
load net {FRAME:avg:acc#14.itm(0)} -pin  "FRAME:avg:acc#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(1)} -pin  "FRAME:avg:acc#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(2)} -pin  "FRAME:avg:acc#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(3)} -pin  "FRAME:avg:acc#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(4)} -pin  "FRAME:avg:acc#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(5)} -pin  "FRAME:avg:acc#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load net {FRAME:avg:acc#14.itm(6)} -pin  "FRAME:avg:acc#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#14.itm}
load inst "FRAME:avg:acc#16" "add(8,-1,7,0,8)" "INTERFACE" -attr xrf 3264 -attr oid 285 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16} -attr area 9.262368 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,9)"
load net {PWR} -pin  "FRAME:avg:acc#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {FRAME:avg:slc(acc.psp)#27.itm#1} -pin  "FRAME:avg:acc#16" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {GND} -pin  "FRAME:avg:acc#16" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {FRAME:avg:slc(acc.psp)#27.itm#1} -pin  "FRAME:avg:acc#16" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {GND} -pin  "FRAME:avg:acc#16" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {FRAME:avg:slc(acc.psp)#27.itm#1} -pin  "FRAME:avg:acc#16" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {GND} -pin  "FRAME:avg:acc#16" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {FRAME:avg:slc(acc.psp)#27.itm#1} -pin  "FRAME:avg:acc#16" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#104.itm}
load net {acc.imod#1.sva(1)} -pin  "FRAME:avg:acc#16" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#14.itm(1)} -pin  "FRAME:avg:acc#16" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#14.itm(2)} -pin  "FRAME:avg:acc#16" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#14.itm(3)} -pin  "FRAME:avg:acc#16" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#14.itm(4)} -pin  "FRAME:avg:acc#16" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#14.itm(5)} -pin  "FRAME:avg:acc#16" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#14.itm(6)} -pin  "FRAME:avg:acc#16" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#209.itm}
load net {FRAME:avg:acc#16.itm(0)} -pin  "FRAME:avg:acc#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(1)} -pin  "FRAME:avg:acc#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(2)} -pin  "FRAME:avg:acc#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(3)} -pin  "FRAME:avg:acc#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(4)} -pin  "FRAME:avg:acc#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(5)} -pin  "FRAME:avg:acc#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(6)} -pin  "FRAME:avg:acc#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load net {FRAME:avg:acc#16.itm(7)} -pin  "FRAME:avg:acc#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#16.itm}
load inst "FRAME:avg:not#12" "not(1)" "INTERFACE" -attr xrf 3265 -attr oid 286 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#12} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(1)} -pin  "FRAME:avg:not#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#2.itm}
load net {FRAME:avg:not#12.itm} -pin  "FRAME:avg:not#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#12.itm}
load inst "FRAME:avg:not#20" "not(1)" "INTERFACE" -attr xrf 3266 -attr oid 287 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "FRAME:avg:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#4.itm}
load net {FRAME:avg:not#20.itm} -pin  "FRAME:avg:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#20.itm}
load inst "FRAME:avg:acc#23" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 3267 -attr oid 288 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#23} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#23" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#107.itm}
load net {acc.imod#1.sva(0)} -pin  "FRAME:avg:acc#23" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#107.itm}
load net {PWR} -pin  "FRAME:avg:acc#23" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#107.itm}
load net {FRAME:avg:not#20.itm} -pin  "FRAME:avg:acc#23" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#217.itm}
load net {FRAME:avg:not#12.itm} -pin  "FRAME:avg:acc#23" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#217.itm}
load net {FRAME:avg:acc#23.itm(0)} -pin  "FRAME:avg:acc#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#23.itm}
load net {FRAME:avg:acc#23.itm(1)} -pin  "FRAME:avg:acc#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#23.itm}
load net {FRAME:avg:acc#23.itm(2)} -pin  "FRAME:avg:acc#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#23.itm}
load inst "FRAME:avg:not#15" "not(1)" "INTERFACE" -attr xrf 3268 -attr oid 289 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#15} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:avg:acc#23.itm(2)} -pin  "FRAME:avg:not#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#18.itm}
load net {FRAME:avg:not#15.itm} -pin  "FRAME:avg:not#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#15.itm}
load inst "FRAME:avg:acc#27" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 3269 -attr oid 290 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {PWR} -pin  "FRAME:avg:acc#27" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {FRAME:avg:slc(acc.psp)#35.itm#1} -pin  "FRAME:avg:acc#27" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {GND} -pin  "FRAME:avg:acc#27" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {FRAME:avg:slc(acc.psp)#35.itm#1} -pin  "FRAME:avg:acc#27" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {GND} -pin  "FRAME:avg:acc#27" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {FRAME:avg:slc(acc.psp)#35.itm#1} -pin  "FRAME:avg:acc#27" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {GND} -pin  "FRAME:avg:acc#27" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {FRAME:avg:slc(acc.psp)#35.itm#1} -pin  "FRAME:avg:acc#27" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#103.itm}
load net {FRAME:avg:not#15.itm} -pin  "FRAME:avg:acc#27" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(1)} -pin  "FRAME:avg:acc#27" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(2)} -pin  "FRAME:avg:acc#27" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(3)} -pin  "FRAME:avg:acc#27" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(4)} -pin  "FRAME:avg:acc#27" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(5)} -pin  "FRAME:avg:acc#27" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(6)} -pin  "FRAME:avg:acc#27" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#16.itm(7)} -pin  "FRAME:avg:acc#27" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#213.itm}
load net {FRAME:avg:acc#27.itm(0)} -pin  "FRAME:avg:acc#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(1)} -pin  "FRAME:avg:acc#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(2)} -pin  "FRAME:avg:acc#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(3)} -pin  "FRAME:avg:acc#27" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(4)} -pin  "FRAME:avg:acc#27" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(5)} -pin  "FRAME:avg:acc#27" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(6)} -pin  "FRAME:avg:acc#27" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(7)} -pin  "FRAME:avg:acc#27" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load net {FRAME:avg:acc#27.itm(8)} -pin  "FRAME:avg:acc#27" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#27.itm}
load inst "acc#3" "add(12,-1,9,0,12)" "INTERFACE" -attr xrf 3270 -attr oid 291 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3} -attr area 13.236109 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,9,0,12)"
load net {mul.itm(0)} -pin  "acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(1)} -pin  "acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(2)} -pin  "acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(3)} -pin  "acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(4)} -pin  "acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(5)} -pin  "acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(6)} -pin  "acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(7)} -pin  "acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(8)} -pin  "acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(9)} -pin  "acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(10)} -pin  "acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(11)} -pin  "acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {FRAME:avg:acc#27.itm(1)} -pin  "acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(2)} -pin  "acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(3)} -pin  "acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(4)} -pin  "acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(5)} -pin  "acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(6)} -pin  "acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(7)} -pin  "acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:acc#27.itm(8)} -pin  "acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {FRAME:avg:slc(acc.psp)#35.itm#1} -pin  "acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#85.itm}
load net {acc#3.itm(0)} -pin  "acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(1)} -pin  "acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(2)} -pin  "acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(3)} -pin  "acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(4)} -pin  "acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(5)} -pin  "acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(6)} -pin  "acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(7)} -pin  "acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(8)} -pin  "acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(9)} -pin  "acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(10)} -pin  "acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load net {acc#3.itm(11)} -pin  "acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#3.itm}
load inst "FRAME:avg:not#16" "not(1)" "INTERFACE" -attr xrf 3271 -attr oid 292 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse} -pin  "FRAME:avg:not#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse}
load net {FRAME:avg:not#16.itm} -pin  "FRAME:avg:not#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#16.itm}
load inst "FRAME:avg:not#22" "not(1)" "INTERFACE" -attr xrf 3272 -attr oid 293 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#22} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse} -pin  "FRAME:avg:not#22" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse}
load net {FRAME:avg:not#22.itm} -pin  "FRAME:avg:not#22" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#22.itm}
load inst "FRAME:avg:acc#11" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 3273 -attr oid 294 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {PWR} -pin  "FRAME:avg:acc#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#113.itm}
load net {FRAME:avg:not#22.itm} -pin  "FRAME:avg:acc#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#113.itm}
load net {PWR} -pin  "FRAME:avg:acc#11" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#113.itm}
load net {FRAME:avg:not#16.itm} -pin  "FRAME:avg:acc#11" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#113.itm}
load net {PWR} -pin  "FRAME:avg:acc#11" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#114.itm}
load net {FRAME:avg:slc(acc.psp)#79.itm#1} -pin  "FRAME:avg:acc#11" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#114.itm}
load net {reg(FRAME:avg:slc(acc.imod)#8.itm#1).cse} -pin  "FRAME:avg:acc#11" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#114.itm}
load net {FRAME:avg:acc#11.itm(0)} -pin  "FRAME:avg:acc#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(1)} -pin  "FRAME:avg:acc#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(2)} -pin  "FRAME:avg:acc#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(3)} -pin  "FRAME:avg:acc#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load net {FRAME:avg:acc#11.itm(4)} -pin  "FRAME:avg:acc#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#11.itm}
load inst "FRAME:avg:acc#13" "add(4,0,5,-1,5)" "INTERFACE" -attr xrf 3274 -attr oid 295 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13} -attr area 6.289444 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,0,5)"
load net {PWR} -pin  "FRAME:avg:acc#13" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {FRAME:avg:slc(acc.psp)#17.itm#1} -pin  "FRAME:avg:acc#13" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {PWR} -pin  "FRAME:avg:acc#13" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {PWR} -pin  "FRAME:avg:acc#13" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#112.itm}
load net {reg(FRAME:avg:slc(acc.imod)#5.itm#1).cse} -pin  "FRAME:avg:acc#13" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#204.itm}
load net {FRAME:avg:acc#11.itm(1)} -pin  "FRAME:avg:acc#13" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#204.itm}
load net {FRAME:avg:acc#11.itm(2)} -pin  "FRAME:avg:acc#13" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#204.itm}
load net {FRAME:avg:acc#11.itm(3)} -pin  "FRAME:avg:acc#13" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#204.itm}
load net {FRAME:avg:acc#11.itm(4)} -pin  "FRAME:avg:acc#13" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#204.itm}
load net {FRAME:avg:acc#13.itm(0)} -pin  "FRAME:avg:acc#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(1)} -pin  "FRAME:avg:acc#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(2)} -pin  "FRAME:avg:acc#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(3)} -pin  "FRAME:avg:acc#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load net {FRAME:avg:acc#13.itm(4)} -pin  "FRAME:avg:acc#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#13.itm}
load inst "FRAME:avg:acc#15" "add(7,0,5,1,8)" "INTERFACE" -attr xrf 3275 -attr oid 296 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,8)"
load net {PWR} -pin  "FRAME:avg:acc#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {FRAME:avg:slc(acc.psp)#24.itm#1} -pin  "FRAME:avg:acc#15" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {FRAME:avg:slc(acc.psp)#24.itm#1} -pin  "FRAME:avg:acc#15" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {GND} -pin  "FRAME:avg:acc#15" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {FRAME:avg:slc(acc.psp)#24.itm#1} -pin  "FRAME:avg:acc#15" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {GND} -pin  "FRAME:avg:acc#15" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {FRAME:avg:slc(acc.psp)#24.itm#1} -pin  "FRAME:avg:acc#15" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#111.itm}
load net {reg(FRAME:avg:slc(acc.imod)#8.itm#1).cse} -pin  "FRAME:avg:acc#15" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#208.itm}
load net {FRAME:avg:acc#13.itm(1)} -pin  "FRAME:avg:acc#15" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#208.itm}
load net {FRAME:avg:acc#13.itm(2)} -pin  "FRAME:avg:acc#15" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#208.itm}
load net {FRAME:avg:acc#13.itm(3)} -pin  "FRAME:avg:acc#15" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#208.itm}
load net {FRAME:avg:acc#13.itm(4)} -pin  "FRAME:avg:acc#15" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#208.itm}
load net {FRAME:avg:acc#15.itm(0)} -pin  "FRAME:avg:acc#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(1)} -pin  "FRAME:avg:acc#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(2)} -pin  "FRAME:avg:acc#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(3)} -pin  "FRAME:avg:acc#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(4)} -pin  "FRAME:avg:acc#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(5)} -pin  "FRAME:avg:acc#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(6)} -pin  "FRAME:avg:acc#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load net {FRAME:avg:acc#15.itm(7)} -pin  "FRAME:avg:acc#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#15.itm}
load inst "FRAME:avg:not#18" "not(1)" "INTERFACE" -attr xrf 3276 -attr oid 297 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#18} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "FRAME:avg:not#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#3.itm}
load net {FRAME:avg:not#18.itm} -pin  "FRAME:avg:not#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#18.itm}
load inst "FRAME:avg:acc#17" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 3277 -attr oid 298 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {PWR} -pin  "FRAME:avg:acc#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:slc(acc.psp)#31.itm#1} -pin  "FRAME:avg:acc#17" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:slc(acc.psp)#31.itm#1} -pin  "FRAME:avg:acc#17" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {GND} -pin  "FRAME:avg:acc#17" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:slc(acc.psp)#31.itm#1} -pin  "FRAME:avg:acc#17" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {GND} -pin  "FRAME:avg:acc#17" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:slc(acc.psp)#31.itm#1} -pin  "FRAME:avg:acc#17" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {GND} -pin  "FRAME:avg:acc#17" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:slc(acc.psp)#31.itm#1} -pin  "FRAME:avg:acc#17" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#110.itm}
load net {FRAME:avg:not#18.itm} -pin  "FRAME:avg:acc#17" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(1)} -pin  "FRAME:avg:acc#17" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(2)} -pin  "FRAME:avg:acc#17" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(3)} -pin  "FRAME:avg:acc#17" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(4)} -pin  "FRAME:avg:acc#17" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(5)} -pin  "FRAME:avg:acc#17" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(6)} -pin  "FRAME:avg:acc#17" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#15.itm(7)} -pin  "FRAME:avg:acc#17" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#212.itm}
load net {FRAME:avg:acc#17.itm(0)} -pin  "FRAME:avg:acc#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(1)} -pin  "FRAME:avg:acc#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(2)} -pin  "FRAME:avg:acc#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(3)} -pin  "FRAME:avg:acc#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(4)} -pin  "FRAME:avg:acc#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(5)} -pin  "FRAME:avg:acc#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(6)} -pin  "FRAME:avg:acc#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(7)} -pin  "FRAME:avg:acc#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(8)} -pin  "FRAME:avg:acc#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load net {FRAME:avg:acc#17.itm(9)} -pin  "FRAME:avg:acc#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#17.itm}
load inst "FRAME:avg:acc#19" "add(10,0,9,1,11)" "INTERFACE" -attr xrf 3278 -attr oid 299 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "FRAME:avg:acc#19" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "FRAME:avg:acc#19" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {GND} -pin  "FRAME:avg:acc#19" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "FRAME:avg:acc#19" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {GND} -pin  "FRAME:avg:acc#19" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "FRAME:avg:acc#19" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {GND} -pin  "FRAME:avg:acc#19" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "FRAME:avg:acc#19" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {GND} -pin  "FRAME:avg:acc#19" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:slc(acc.psp)#40.itm#1} -pin  "FRAME:avg:acc#19" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#109.itm}
load net {FRAME:avg:acc#17.itm(1)} -pin  "FRAME:avg:acc#19" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(2)} -pin  "FRAME:avg:acc#19" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(3)} -pin  "FRAME:avg:acc#19" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(4)} -pin  "FRAME:avg:acc#19" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(5)} -pin  "FRAME:avg:acc#19" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(6)} -pin  "FRAME:avg:acc#19" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(7)} -pin  "FRAME:avg:acc#19" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(8)} -pin  "FRAME:avg:acc#19" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#17.itm(9)} -pin  "FRAME:avg:acc#19" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc.itm}
load net {FRAME:avg:acc#19.itm(0)} -pin  "FRAME:avg:acc#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(1)} -pin  "FRAME:avg:acc#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(2)} -pin  "FRAME:avg:acc#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(3)} -pin  "FRAME:avg:acc#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(4)} -pin  "FRAME:avg:acc#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(5)} -pin  "FRAME:avg:acc#19" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(6)} -pin  "FRAME:avg:acc#19" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(7)} -pin  "FRAME:avg:acc#19" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(8)} -pin  "FRAME:avg:acc#19" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(9)} -pin  "FRAME:avg:acc#19" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(10)} -pin  "FRAME:avg:acc#19" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load inst "FRAME:avg:acc#21" "add(12,0,11,1,13)" "INTERFACE" -attr xrf 3279 -attr oid 300 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,13)"
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {GND} -pin  "FRAME:avg:acc#21" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {GND} -pin  "FRAME:avg:acc#21" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {GND} -pin  "FRAME:avg:acc#21" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {GND} -pin  "FRAME:avg:acc#21" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {GND} -pin  "FRAME:avg:acc#21" {A(10)} -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:slc(acc.psp)#51.itm#1} -pin  "FRAME:avg:acc#21" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#108.itm}
load net {FRAME:avg:acc#19.itm(0)} -pin  "FRAME:avg:acc#21" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(1)} -pin  "FRAME:avg:acc#21" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(2)} -pin  "FRAME:avg:acc#21" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(3)} -pin  "FRAME:avg:acc#21" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(4)} -pin  "FRAME:avg:acc#21" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(5)} -pin  "FRAME:avg:acc#21" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(6)} -pin  "FRAME:avg:acc#21" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(7)} -pin  "FRAME:avg:acc#21" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(8)} -pin  "FRAME:avg:acc#21" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(9)} -pin  "FRAME:avg:acc#21" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#19.itm(10)} -pin  "FRAME:avg:acc#21" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#19.itm}
load net {FRAME:avg:acc#21.itm(0)} -pin  "FRAME:avg:acc#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(1)} -pin  "FRAME:avg:acc#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(2)} -pin  "FRAME:avg:acc#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(3)} -pin  "FRAME:avg:acc#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(4)} -pin  "FRAME:avg:acc#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(5)} -pin  "FRAME:avg:acc#21" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(6)} -pin  "FRAME:avg:acc#21" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(7)} -pin  "FRAME:avg:acc#21" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(8)} -pin  "FRAME:avg:acc#21" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(9)} -pin  "FRAME:avg:acc#21" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(10)} -pin  "FRAME:avg:acc#21" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(11)} -pin  "FRAME:avg:acc#21" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(12)} -pin  "FRAME:avg:acc#21" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load inst "FRAME:avg:acc#1" "add(13,0,13,1,14)" "INTERFACE" -attr xrf 3280 -attr oid 301 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,1,14)"
load net {acc#3.itm(0)} -pin  "FRAME:avg:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(1)} -pin  "FRAME:avg:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(2)} -pin  "FRAME:avg:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(3)} -pin  "FRAME:avg:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(4)} -pin  "FRAME:avg:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(5)} -pin  "FRAME:avg:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(6)} -pin  "FRAME:avg:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(7)} -pin  "FRAME:avg:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(8)} -pin  "FRAME:avg:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(9)} -pin  "FRAME:avg:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(10)} -pin  "FRAME:avg:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {acc#3.itm(11)} -pin  "FRAME:avg:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {FRAME:avg:slc(acc.psp)#57.itm#1} -pin  "FRAME:avg:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc.itm}
load net {FRAME:avg:acc#21.itm(0)} -pin  "FRAME:avg:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(1)} -pin  "FRAME:avg:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(2)} -pin  "FRAME:avg:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(3)} -pin  "FRAME:avg:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(4)} -pin  "FRAME:avg:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(5)} -pin  "FRAME:avg:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(6)} -pin  "FRAME:avg:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(7)} -pin  "FRAME:avg:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(8)} -pin  "FRAME:avg:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(9)} -pin  "FRAME:avg:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(10)} -pin  "FRAME:avg:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(11)} -pin  "FRAME:avg:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#21.itm(12)} -pin  "FRAME:avg:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#21.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(0)} -pin  "FRAME:avg:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(1)} -pin  "FRAME:avg:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(2)} -pin  "FRAME:avg:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(3)} -pin  "FRAME:avg:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(4)} -pin  "FRAME:avg:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(5)} -pin  "FRAME:avg:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(6)} -pin  "FRAME:avg:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(7)} -pin  "FRAME:avg:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(8)} -pin  "FRAME:avg:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(9)} -pin  "FRAME:avg:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(10)} -pin  "FRAME:avg:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(11)} -pin  "FRAME:avg:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(12)} -pin  "FRAME:avg:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(13)} -pin  "FRAME:avg:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load inst "absmax#3:else:if:not" "not(14)" "INTERFACE" -attr xrf 3281 -attr oid 302 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(14)"
load net {FRAME:avg:acc#1.psp#1.sva#1(0)} -pin  "absmax#3:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(1)} -pin  "absmax#3:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(2)} -pin  "absmax#3:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(3)} -pin  "absmax#3:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(4)} -pin  "absmax#3:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(5)} -pin  "absmax#3:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(6)} -pin  "absmax#3:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(7)} -pin  "absmax#3:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(8)} -pin  "absmax#3:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(9)} -pin  "absmax#3:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(10)} -pin  "absmax#3:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(11)} -pin  "absmax#3:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(12)} -pin  "absmax#3:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {FRAME:avg:acc#1.psp#1.sva#1(13)} -pin  "absmax#3:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#1.psp#1.sva#1}
load net {absmax#3:else:if:not.itm(0)} -pin  "absmax#3:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(1)} -pin  "absmax#3:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(2)} -pin  "absmax#3:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(3)} -pin  "absmax#3:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(4)} -pin  "absmax#3:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(5)} -pin  "absmax#3:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(6)} -pin  "absmax#3:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(7)} -pin  "absmax#3:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(8)} -pin  "absmax#3:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(9)} -pin  "absmax#3:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(10)} -pin  "absmax#3:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(11)} -pin  "absmax#3:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(12)} -pin  "absmax#3:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(13)} -pin  "absmax#3:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load inst "absmax#3:else:acc" "add(14,-1,1,0,14)" "INTERFACE" -attr xrf 3282 -attr oid 303 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc} -attr area 15.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,0,2,1,14)"
load net {absmax#3:else:if:not.itm(0)} -pin  "absmax#3:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(1)} -pin  "absmax#3:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(2)} -pin  "absmax#3:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(3)} -pin  "absmax#3:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(4)} -pin  "absmax#3:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(5)} -pin  "absmax#3:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(6)} -pin  "absmax#3:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(7)} -pin  "absmax#3:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(8)} -pin  "absmax#3:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(9)} -pin  "absmax#3:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(10)} -pin  "absmax#3:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(11)} -pin  "absmax#3:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(12)} -pin  "absmax#3:else:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {absmax#3:else:if:not.itm(13)} -pin  "absmax#3:else:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:if:not.itm}
load net {PWR} -pin  "absmax#3:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#3:else:acc.itm(0)} -pin  "absmax#3:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(1)} -pin  "absmax#3:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(2)} -pin  "absmax#3:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(3)} -pin  "absmax#3:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(4)} -pin  "absmax#3:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(5)} -pin  "absmax#3:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(6)} -pin  "absmax#3:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(7)} -pin  "absmax#3:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(8)} -pin  "absmax#3:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(9)} -pin  "absmax#3:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(10)} -pin  "absmax#3:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(11)} -pin  "absmax#3:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(12)} -pin  "absmax#3:else:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:acc.itm}
load inst "absmax#3:else:and" "and(2,7)" "INTERFACE" -attr xrf 3283 -attr oid 304 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and} -attr area 5.108827 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(7,2)"
load net {FRAME:avg:acc#1.psp#1.sva#1(3)} -pin  "absmax#3:else:and" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(4)} -pin  "absmax#3:else:and" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(5)} -pin  "absmax#3:else:and" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(6)} -pin  "absmax#3:else:and" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(7)} -pin  "absmax#3:else:and" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(8)} -pin  "absmax#3:else:and" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(9)} -pin  "absmax#3:else:and" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#2.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:acc.itm(13)} -pin  "absmax#3:else:and" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:exs.itm}
load net {absmax#3:else:and.itm(0)} -pin  "absmax#3:else:and" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(1)} -pin  "absmax#3:else:and" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(2)} -pin  "absmax#3:else:and" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(3)} -pin  "absmax#3:else:and" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(4)} -pin  "absmax#3:else:and" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(5)} -pin  "absmax#3:else:and" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(6)} -pin  "absmax#3:else:and" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load inst "absmax#3:or" "or(2,7)" "INTERFACE" -attr xrf 3284 -attr oid 305 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or} -attr area 5.108827 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(7,2)"
load net {absmax#3:else:and.itm(0)} -pin  "absmax#3:or" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(1)} -pin  "absmax#3:or" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(2)} -pin  "absmax#3:or" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(3)} -pin  "absmax#3:or" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(4)} -pin  "absmax#3:or" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(5)} -pin  "absmax#3:or" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:else:and.itm(6)} -pin  "absmax#3:or" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:and.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs.itm}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(0)} -pin  "absmax#3:or" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(1)} -pin  "absmax#3:or" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(2)} -pin  "absmax#3:or" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(3)} -pin  "absmax#3:or" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(4)} -pin  "absmax#3:or" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(5)} -pin  "absmax#3:or" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load net {absmax:absmax:return#3.sg1.lpi#1.dfm#1(6)} -pin  "absmax#3:or" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#3.sg1.lpi#1.dfm#1}
load inst "FRAME:not#3" "not(3)" "INTERFACE" -attr xrf 3285 -attr oid 306 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(3)"
load net {FRAME:avg:acc#1.psp#1.sva#1(0)} -pin  "FRAME:not#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#1.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(1)} -pin  "FRAME:not#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#1.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(2)} -pin  "FRAME:not#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#1.itm}
load net {FRAME:not#3.itm(0)} -pin  "FRAME:not#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(1)} -pin  "FRAME:not#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(2)} -pin  "FRAME:not#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load inst "absmax#3:else:else:acc" "add(3,-1,1,0,3)" "INTERFACE" -attr xrf 3286 -attr oid 307 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,3)"
load net {FRAME:not#3.itm(0)} -pin  "absmax#3:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(1)} -pin  "absmax#3:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {FRAME:not#3.itm(2)} -pin  "absmax#3:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load net {PWR} -pin  "absmax#3:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#3:else:else:acc.itm(0)} -pin  "absmax#3:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(1)} -pin  "absmax#3:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(2)} -pin  "absmax#3:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load inst "mux#1" "mux(2,1)" "INTERFACE" -attr xrf 3287 -attr oid 308 -attr @path {/edge_detect/edge_detect:core/mux#1} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {absmax#3:else:slc.svs} -pin  "mux#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs}
load net {absmax#3:else:acc.itm(13)} -pin  "mux#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:else:slc.svs:mx0w0}
load net {absmax#3:if:acc.itm(3)} -pin  "mux#1" {S(0)} -attr @path {/edge_detect/edge_detect:core/absmax#3:slc#3.itm}
load net {mux#1.itm} -pin  "mux#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#1.itm}
load inst "absmax#3:else:mux#1" "mux(2,3)" "INTERFACE" -attr xrf 3288 -attr oid 309 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1} -attr area 2.758269 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(3,1,2)"
load net {FRAME:avg:acc#1.psp#1.sva#1(0)} -pin  "absmax#3:else:mux#1" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva).itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(1)} -pin  "absmax#3:else:mux#1" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva).itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(2)} -pin  "absmax#3:else:mux#1" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva).itm}
load net {absmax#3:else:else:acc.itm(0)} -pin  "absmax#3:else:mux#1" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(1)} -pin  "absmax#3:else:mux#1" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {absmax#3:else:else:acc.itm(2)} -pin  "absmax#3:else:mux#1" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:else:acc.itm}
load net {mux#1.itm} -pin  "absmax#3:else:mux#1" {S(0)} -attr @path {/edge_detect/edge_detect:core/mux#1.itm}
load net {absmax#3:else:mux#1.itm(0)} -pin  "absmax#3:else:mux#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load net {absmax#3:else:mux#1.itm(1)} -pin  "absmax#3:else:mux#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load net {absmax#3:else:mux#1.itm(2)} -pin  "absmax#3:else:mux#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load inst "absmax#3:or#1" "or(2,3)" "INTERFACE" -attr xrf 3289 -attr oid 310 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:or#1} -attr area 2.189497 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(3,2)"
load net {absmax#3:else:mux#1.itm(0)} -pin  "absmax#3:or#1" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load net {absmax#3:else:mux#1.itm(1)} -pin  "absmax#3:or#1" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load net {absmax#3:else:mux#1.itm(2)} -pin  "absmax#3:or#1" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:else:mux#1.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or#1" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs#1.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or#1" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs#1.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:or#1" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:exs#1.itm}
load net {absmax:absmax:return#7.lpi#1.dfm#1(0)} -pin  "absmax#3:or#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#7.lpi#1.dfm#1}
load net {absmax:absmax:return#7.lpi#1.dfm#1(1)} -pin  "absmax#3:or#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#7.lpi#1.dfm#1}
load net {absmax:absmax:return#7.lpi#1.dfm#1(2)} -pin  "absmax#3:or#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:absmax:return#7.lpi#1.dfm#1}
load inst "absmax#3:if:not" "not(4)" "INTERFACE" -attr xrf 3290 -attr oid 311 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(4)"
load net {FRAME:avg:acc#1.psp#1.sva#1(10)} -pin  "absmax#3:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#3.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(11)} -pin  "absmax#3:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#3.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(12)} -pin  "absmax#3:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#3.itm}
load net {FRAME:avg:acc#1.psp#1.sva#1(13)} -pin  "absmax#3:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:avg:acc#1.psp#1.sva)#3.itm}
load net {absmax#3:if:not.itm(0)} -pin  "absmax#3:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {absmax#3:if:not.itm(1)} -pin  "absmax#3:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {absmax#3:if:not.itm(2)} -pin  "absmax#3:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {absmax#3:if:not.itm(3)} -pin  "absmax#3:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load inst "absmax#3:if:acc" "add(4,-1,1,0,4)" "INTERFACE" -attr xrf 3291 -attr oid 312 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {absmax#3:if:not.itm(0)} -pin  "absmax#3:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {absmax#3:if:not.itm(1)} -pin  "absmax#3:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {absmax#3:if:not.itm(2)} -pin  "absmax#3:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {absmax#3:if:not.itm(3)} -pin  "absmax#3:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:not.itm}
load net {PWR} -pin  "absmax#3:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#3:if:acc.itm(0)} -pin  "absmax#3:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(1)} -pin  "absmax#3:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(2)} -pin  "absmax#3:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load net {absmax#3:if:acc.itm(3)} -pin  "absmax#3:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#3:if:acc.itm}
load inst "FRAME:avg:not#10" "not(1)" "INTERFACE" -attr xrf 3292 -attr oid 313 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(FRAME:avg:slc(acc.imod)#8.itm#1).cse} -pin  "FRAME:avg:not#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#8.itm#1).cse}
load net {FRAME:avg:not#10.itm} -pin  "FRAME:avg:not#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#10.itm}
load inst "FRAME:avg:acc#9" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 3293 -attr oid 314 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#116.itm}
load net {FRAME:avg:slc(acc.imod)#6.itm#1} -pin  "FRAME:avg:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#116.itm}
load net {PWR} -pin  "FRAME:avg:acc#9" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#117.itm}
load net {FRAME:avg:not#10.itm} -pin  "FRAME:avg:acc#9" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#117.itm}
load net {FRAME:avg:acc#9.itm(0)} -pin  "FRAME:avg:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(1)} -pin  "FRAME:avg:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load net {FRAME:avg:acc#9.itm(2)} -pin  "FRAME:avg:acc#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#9.itm}
load inst "FRAME:avg:not#9" "not(1)" "INTERFACE" -attr xrf 3294 -attr oid 315 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(FRAME:avg:slc(acc.imod)#5.itm#1).cse} -pin  "FRAME:avg:not#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#5.itm#1).cse}
load net {FRAME:avg:not#9.itm} -pin  "FRAME:avg:not#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#9.itm}
load inst "FRAME:avg:not#11" "not(1)" "INTERFACE" -attr xrf 3295 -attr oid 316 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#11} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse} -pin  "FRAME:avg:not#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(FRAME:avg:slc(acc.imod)#9.itm#1).cse}
load net {FRAME:avg:not#11.itm} -pin  "FRAME:avg:not#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#11.itm}
load inst "FRAME:avg:acc#10" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 3296 -attr oid 317 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#115.itm}
load net {FRAME:avg:acc#9.itm(1)} -pin  "FRAME:avg:acc#10" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#115.itm}
load net {FRAME:avg:acc#9.itm(2)} -pin  "FRAME:avg:acc#10" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#115.itm}
load net {FRAME:avg:not#11.itm} -pin  "FRAME:avg:acc#10" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#197.itm}
load net {FRAME:avg:not#9.itm} -pin  "FRAME:avg:acc#10" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#197.itm}
load net {FRAME:avg:acc#10.itm(0)} -pin  "FRAME:avg:acc#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {FRAME:avg:acc#10.itm(1)} -pin  "FRAME:avg:acc#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {FRAME:avg:acc#10.itm(2)} -pin  "FRAME:avg:acc#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load net {FRAME:avg:acc#10.itm(3)} -pin  "FRAME:avg:acc#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#10.itm}
load inst "acc#2" "add(3,-1,3,-1,3)" "INTERFACE" -attr xrf 3297 -attr oid 318 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#2} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {FRAME:avg:acc#10.itm(1)} -pin  "acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#9.itm}
load net {FRAME:avg:acc#10.itm(2)} -pin  "acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#9.itm}
load net {FRAME:avg:acc#10.itm(3)} -pin  "acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#9.itm}
load net {FRAME:avg:slc(acc.imod).itm#1} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#118.itm}
load net {GND} -pin  "acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#118.itm}
load net {PWR} -pin  "acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#118.itm}
load net {acc.imod#1.sva(0)} -pin  "acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(1)} -pin  "acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(2)} -pin  "acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load inst "absmax:else:if:not" "not(11)" "INTERFACE" -attr xrf 3298 -attr oid 319 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {ACC1:if:acc.psp#1(0)} -pin  "absmax:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(1)} -pin  "absmax:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(2)} -pin  "absmax:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(3)} -pin  "absmax:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(4)} -pin  "absmax:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(5)} -pin  "absmax:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(6)} -pin  "absmax:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(7)} -pin  "absmax:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(8)} -pin  "absmax:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(9)} -pin  "absmax:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(10)} -pin  "absmax:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {absmax:else:if:not.itm(0)} -pin  "absmax:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(1)} -pin  "absmax:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(2)} -pin  "absmax:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(3)} -pin  "absmax:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(4)} -pin  "absmax:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(5)} -pin  "absmax:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(6)} -pin  "absmax:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(7)} -pin  "absmax:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(8)} -pin  "absmax:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(9)} -pin  "absmax:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load net {absmax:else:if:not.itm(10)} -pin  "absmax:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not.itm}
load inst "absmax:else:if:not#7" "not(1)" "INTERFACE" -attr xrf 3299 -attr oid 320 -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#42.sdt(0)} -pin  "absmax:else:if:not#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#2.itm}
load net {absmax:else:if:not#7.itm} -pin  "absmax:else:if:not#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#7.itm}
load inst "absmax:else:if:not#8" "not(1)" "INTERFACE" -attr xrf 3300 -attr oid 321 -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#28.sdt(0)} -pin  "absmax:else:if:not#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#2.itm}
load net {absmax:else:if:not#8.itm} -pin  "absmax:else:if:not#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#8.itm}
load inst "absmax:else:if:acc" "add(13,-1,1,0,13)" "INTERFACE" -attr xrf 3301 -attr oid 322 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,2,1,14)"
load net {absmax:else:if:not#8.itm} -pin  "absmax:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not#7.itm} -pin  "absmax:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(0)} -pin  "absmax:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(1)} -pin  "absmax:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(2)} -pin  "absmax:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(3)} -pin  "absmax:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(4)} -pin  "absmax:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(5)} -pin  "absmax:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(6)} -pin  "absmax:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(7)} -pin  "absmax:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(8)} -pin  "absmax:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(9)} -pin  "absmax:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {absmax:else:if:not.itm(10)} -pin  "absmax:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:conc.itm}
load net {PWR} -pin  "absmax:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax:else:if:acc(0)} -pin  "absmax:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(1)} -pin  "absmax:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(2)} -pin  "absmax:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(3)} -pin  "absmax:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(4)} -pin  "absmax:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(5)} -pin  "absmax:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(6)} -pin  "absmax:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(7)} -pin  "absmax:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(8)} -pin  "absmax:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(9)} -pin  "absmax:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(10)} -pin  "absmax:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(11)} -pin  "absmax:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load net {absmax:else:if:acc(12)} -pin  "absmax:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:if:acc}
load inst "ACC1:if:acc" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 3302 -attr oid 323 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {ACC1:if:acc#42.sdt(1)} -pin  "ACC1:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(2)} -pin  "ACC1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(3)} -pin  "ACC1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(4)} -pin  "ACC1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(5)} -pin  "ACC1:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(6)} -pin  "ACC1:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(7)} -pin  "ACC1:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(8)} -pin  "ACC1:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(9)} -pin  "ACC1:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(10)} -pin  "ACC1:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(11)} -pin  "ACC1:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#1.itm}
load net {PWR} -pin  "ACC1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(1)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(2)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(3)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(4)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(5)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(6)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(7)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(8)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc" {B(9)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {PWR} -pin  "ACC1:if:acc" {B(10)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {ACC1:if:acc.psp#1(0)} -pin  "ACC1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(1)} -pin  "ACC1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(2)} -pin  "ACC1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(3)} -pin  "ACC1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(4)} -pin  "ACC1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(5)} -pin  "ACC1:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(6)} -pin  "ACC1:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(7)} -pin  "ACC1:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(8)} -pin  "ACC1:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(9)} -pin  "ACC1:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load net {ACC1:if:acc.psp#1(10)} -pin  "ACC1:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc.psp#1}
load inst "SHIFT:if:else:else:else:not" "not(10)" "INTERFACE" -attr xrf 3303 -attr oid 324 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {reg(regs.regs(0).sva#2).cse(20)} -pin  "SHIFT:if:else:else:else:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(21)} -pin  "SHIFT:if:else:else:else:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(22)} -pin  "SHIFT:if:else:else:else:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(23)} -pin  "SHIFT:if:else:else:else:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(24)} -pin  "SHIFT:if:else:else:else:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(25)} -pin  "SHIFT:if:else:else:else:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(26)} -pin  "SHIFT:if:else:else:else:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(27)} -pin  "SHIFT:if:else:else:else:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(28)} -pin  "SHIFT:if:else:else:else:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {reg(regs.regs(0).sva#2).cse(29)} -pin  "SHIFT:if:else:else:else:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#2.itm}
load net {SHIFT:if:else:else:else:not.itm(0)} -pin  "SHIFT:if:else:else:else:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(1)} -pin  "SHIFT:if:else:else:else:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(2)} -pin  "SHIFT:if:else:else:else:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(3)} -pin  "SHIFT:if:else:else:else:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(4)} -pin  "SHIFT:if:else:else:else:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(5)} -pin  "SHIFT:if:else:else:else:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(6)} -pin  "SHIFT:if:else:else:else:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(7)} -pin  "SHIFT:if:else:else:else:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(8)} -pin  "SHIFT:if:else:else:else:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(9)} -pin  "SHIFT:if:else:else:else:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load inst "acc#5" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3304 -attr oid 325 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5} -attr area 11.242230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {SHIFT:if:else:else:else:not.itm(0)} -pin  "acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(1)} -pin  "acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(2)} -pin  "acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(3)} -pin  "acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(4)} -pin  "acc#5" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(5)} -pin  "acc#5" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(6)} -pin  "acc#5" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(7)} -pin  "acc#5" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(8)} -pin  "acc#5" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {SHIFT:if:else:else:else:not.itm(9)} -pin  "acc#5" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not.itm}
load net {reg(regs.regs(0).sva.sg2).cse(20)} -pin  "acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(21)} -pin  "acc#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(22)} -pin  "acc#5" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(23)} -pin  "acc#5" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(24)} -pin  "acc#5" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(25)} -pin  "acc#5" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(26)} -pin  "acc#5" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(27)} -pin  "acc#5" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(28)} -pin  "acc#5" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(29)} -pin  "acc#5" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#2.itm}
load net {acc#5.itm(0)} -pin  "acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(1)} -pin  "acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(2)} -pin  "acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(3)} -pin  "acc#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(4)} -pin  "acc#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(5)} -pin  "acc#5" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(6)} -pin  "acc#5" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(7)} -pin  "acc#5" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(8)} -pin  "acc#5" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(9)} -pin  "acc#5" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(10)} -pin  "acc#5" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load inst "ACC1:if:acc#42" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 3305 -attr oid 326 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {acc#5.itm(0)} -pin  "ACC1:if:acc#42" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(1)} -pin  "ACC1:if:acc#42" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(2)} -pin  "ACC1:if:acc#42" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(3)} -pin  "ACC1:if:acc#42" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(4)} -pin  "ACC1:if:acc#42" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(5)} -pin  "ACC1:if:acc#42" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(6)} -pin  "ACC1:if:acc#42" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(7)} -pin  "ACC1:if:acc#42" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(8)} -pin  "ACC1:if:acc#42" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(9)} -pin  "ACC1:if:acc#42" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {acc#5.itm(10)} -pin  "ACC1:if:acc#42" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5.itm}
load net {ACC1:if:acc#28.sdt(1)} -pin  "ACC1:if:acc#42" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(2)} -pin  "ACC1:if:acc#42" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(3)} -pin  "ACC1:if:acc#42" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(4)} -pin  "ACC1:if:acc#42" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(5)} -pin  "ACC1:if:acc#42" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(6)} -pin  "ACC1:if:acc#42" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(7)} -pin  "ACC1:if:acc#42" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(8)} -pin  "ACC1:if:acc#42" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(9)} -pin  "ACC1:if:acc#42" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(10)} -pin  "ACC1:if:acc#42" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#28.sdt(11)} -pin  "ACC1:if:acc#42" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#1.itm}
load net {ACC1:if:acc#42.sdt(0)} -pin  "ACC1:if:acc#42" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(1)} -pin  "ACC1:if:acc#42" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(2)} -pin  "ACC1:if:acc#42" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(3)} -pin  "ACC1:if:acc#42" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(4)} -pin  "ACC1:if:acc#42" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(5)} -pin  "ACC1:if:acc#42" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(6)} -pin  "ACC1:if:acc#42" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(7)} -pin  "ACC1:if:acc#42" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(8)} -pin  "ACC1:if:acc#42" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(9)} -pin  "ACC1:if:acc#42" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(10)} -pin  "ACC1:if:acc#42" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load net {ACC1:if:acc#42.sdt(11)} -pin  "ACC1:if:acc#42" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#42.sdt}
load inst "ACC2:not" "not(10)" "INTERFACE" -attr xrf 3306 -attr oid 327 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {ACC2:slc(regs.regs(2)#1).itm(0)} -pin  "ACC2:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(1)} -pin  "ACC2:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(2)} -pin  "ACC2:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(3)} -pin  "ACC2:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(4)} -pin  "ACC2:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(5)} -pin  "ACC2:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(6)} -pin  "ACC2:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(7)} -pin  "ACC2:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(8)} -pin  "ACC2:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:slc(regs.regs(2)#1).itm(9)} -pin  "ACC2:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1).itm}
load net {ACC2:not.itm(0)} -pin  "ACC2:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(1)} -pin  "ACC2:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(2)} -pin  "ACC2:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(3)} -pin  "ACC2:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(4)} -pin  "ACC2:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(5)} -pin  "ACC2:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(6)} -pin  "ACC2:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(7)} -pin  "ACC2:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(8)} -pin  "ACC2:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(9)} -pin  "ACC2:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load inst "ACC2:not#6" "not(10)" "INTERFACE" -attr xrf 3307 -attr oid 328 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "ACC2:not#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "ACC2:not#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "ACC2:not#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "ACC2:not#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "ACC2:not#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "ACC2:not#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "ACC2:not#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "ACC2:not#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "ACC2:not#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "ACC2:not#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {ACC2:not#6.itm(0)} -pin  "ACC2:not#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(1)} -pin  "ACC2:not#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(2)} -pin  "ACC2:not#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(3)} -pin  "ACC2:not#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(4)} -pin  "ACC2:not#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(5)} -pin  "ACC2:not#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(6)} -pin  "ACC2:not#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(7)} -pin  "ACC2:not#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(8)} -pin  "ACC2:not#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(9)} -pin  "ACC2:not#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load inst "ACC1:if:acc#26" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3308 -attr oid 329 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {ACC2:not.itm(0)} -pin  "ACC1:if:acc#26" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(1)} -pin  "ACC1:if:acc#26" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(2)} -pin  "ACC1:if:acc#26" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(3)} -pin  "ACC1:if:acc#26" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(4)} -pin  "ACC1:if:acc#26" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(5)} -pin  "ACC1:if:acc#26" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(6)} -pin  "ACC1:if:acc#26" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(7)} -pin  "ACC1:if:acc#26" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(8)} -pin  "ACC1:if:acc#26" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not.itm(9)} -pin  "ACC1:if:acc#26" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not.itm}
load net {ACC2:not#6.itm(0)} -pin  "ACC1:if:acc#26" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(1)} -pin  "ACC1:if:acc#26" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(2)} -pin  "ACC1:if:acc#26" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(3)} -pin  "ACC1:if:acc#26" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(4)} -pin  "ACC1:if:acc#26" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(5)} -pin  "ACC1:if:acc#26" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(6)} -pin  "ACC1:if:acc#26" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(7)} -pin  "ACC1:if:acc#26" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(8)} -pin  "ACC1:if:acc#26" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC2:not#6.itm(9)} -pin  "ACC1:if:acc#26" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#6.itm}
load net {ACC1:if:acc#26.itm(0)} -pin  "ACC1:if:acc#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(1)} -pin  "ACC1:if:acc#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(2)} -pin  "ACC1:if:acc#26" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(3)} -pin  "ACC1:if:acc#26" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(4)} -pin  "ACC1:if:acc#26" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(5)} -pin  "ACC1:if:acc#26" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(6)} -pin  "ACC1:if:acc#26" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(7)} -pin  "ACC1:if:acc#26" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(8)} -pin  "ACC1:if:acc#26" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(9)} -pin  "ACC1:if:acc#26" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(10)} -pin  "ACC1:if:acc#26" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load inst "ACC1:if:acc#25" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3309 -attr oid 330 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "ACC1:if:acc#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "ACC1:if:acc#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "ACC1:if:acc#25" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "ACC1:if:acc#25" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "ACC1:if:acc#25" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "ACC1:if:acc#25" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "ACC1:if:acc#25" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "ACC1:if:acc#25" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "ACC1:if:acc#25" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "ACC1:if:acc#25" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(0)} -pin  "ACC1:if:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(1)} -pin  "ACC1:if:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(2)} -pin  "ACC1:if:acc#25" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(3)} -pin  "ACC1:if:acc#25" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(4)} -pin  "ACC1:if:acc#25" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(5)} -pin  "ACC1:if:acc#25" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(6)} -pin  "ACC1:if:acc#25" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(7)} -pin  "ACC1:if:acc#25" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(8)} -pin  "ACC1:if:acc#25" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC2:slc(regs.regs(2).sg2).itm(9)} -pin  "ACC1:if:acc#25" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2).itm}
load net {ACC1:if:acc#25.itm(0)} -pin  "ACC1:if:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(1)} -pin  "ACC1:if:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(2)} -pin  "ACC1:if:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(3)} -pin  "ACC1:if:acc#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(4)} -pin  "ACC1:if:acc#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(5)} -pin  "ACC1:if:acc#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(6)} -pin  "ACC1:if:acc#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(7)} -pin  "ACC1:if:acc#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(8)} -pin  "ACC1:if:acc#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(9)} -pin  "ACC1:if:acc#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(10)} -pin  "ACC1:if:acc#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load inst "ACC1:if:acc#28" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 3310 -attr oid 331 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:if:acc#26.itm(0)} -pin  "ACC1:if:acc#28" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(1)} -pin  "ACC1:if:acc#28" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(2)} -pin  "ACC1:if:acc#28" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(3)} -pin  "ACC1:if:acc#28" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(4)} -pin  "ACC1:if:acc#28" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(5)} -pin  "ACC1:if:acc#28" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(6)} -pin  "ACC1:if:acc#28" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(7)} -pin  "ACC1:if:acc#28" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(8)} -pin  "ACC1:if:acc#28" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(9)} -pin  "ACC1:if:acc#28" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#26.itm(10)} -pin  "ACC1:if:acc#28" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#26.itm}
load net {ACC1:if:acc#25.itm(0)} -pin  "ACC1:if:acc#28" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(1)} -pin  "ACC1:if:acc#28" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(2)} -pin  "ACC1:if:acc#28" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(3)} -pin  "ACC1:if:acc#28" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(4)} -pin  "ACC1:if:acc#28" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(5)} -pin  "ACC1:if:acc#28" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(6)} -pin  "ACC1:if:acc#28" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(7)} -pin  "ACC1:if:acc#28" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(8)} -pin  "ACC1:if:acc#28" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(9)} -pin  "ACC1:if:acc#28" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#25.itm(10)} -pin  "ACC1:if:acc#28" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#25.itm}
load net {ACC1:if:acc#28.sdt(0)} -pin  "ACC1:if:acc#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(1)} -pin  "ACC1:if:acc#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(2)} -pin  "ACC1:if:acc#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(3)} -pin  "ACC1:if:acc#28" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(4)} -pin  "ACC1:if:acc#28" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(5)} -pin  "ACC1:if:acc#28" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(6)} -pin  "ACC1:if:acc#28" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(7)} -pin  "ACC1:if:acc#28" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(8)} -pin  "ACC1:if:acc#28" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(9)} -pin  "ACC1:if:acc#28" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(10)} -pin  "ACC1:if:acc#28" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load net {ACC1:if:acc#28.sdt(11)} -pin  "ACC1:if:acc#28" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#28.sdt}
load inst "absmax#1:else:if:not" "not(11)" "INTERFACE" -attr xrf 3311 -attr oid 332 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {ACC1:if:acc#46.psp#1(0)} -pin  "absmax#1:else:if:not" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(1)} -pin  "absmax#1:else:if:not" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(2)} -pin  "absmax#1:else:if:not" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(3)} -pin  "absmax#1:else:if:not" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(4)} -pin  "absmax#1:else:if:not" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(5)} -pin  "absmax#1:else:if:not" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(6)} -pin  "absmax#1:else:if:not" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(7)} -pin  "absmax#1:else:if:not" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(8)} -pin  "absmax#1:else:if:not" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(9)} -pin  "absmax#1:else:if:not" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(10)} -pin  "absmax#1:else:if:not" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {absmax#1:else:if:not.itm(0)} -pin  "absmax#1:else:if:not" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(1)} -pin  "absmax#1:else:if:not" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(2)} -pin  "absmax#1:else:if:not" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(3)} -pin  "absmax#1:else:if:not" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(4)} -pin  "absmax#1:else:if:not" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(5)} -pin  "absmax#1:else:if:not" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(6)} -pin  "absmax#1:else:if:not" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(7)} -pin  "absmax#1:else:if:not" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(8)} -pin  "absmax#1:else:if:not" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(9)} -pin  "absmax#1:else:if:not" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load net {absmax#1:else:if:not.itm(10)} -pin  "absmax#1:else:if:not" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not.itm}
load inst "absmax#1:else:if:not#7" "not(1)" "INTERFACE" -attr xrf 3312 -attr oid 333 -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#45.sdt(0)} -pin  "absmax#1:else:if:not#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#2.itm}
load net {absmax#1:else:if:not#7.itm} -pin  "absmax#1:else:if:not#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#7.itm}
load inst "absmax#1:else:if:not#8" "not(1)" "INTERFACE" -attr xrf 3313 -attr oid 334 -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#33.sdt(0)} -pin  "absmax#1:else:if:not#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#2.itm}
load net {absmax#1:else:if:not#8.itm} -pin  "absmax#1:else:if:not#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#8.itm}
load inst "absmax#1:else:if:acc" "add(13,-1,1,0,13)" "INTERFACE" -attr xrf 3314 -attr oid 335 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,2,1,14)"
load net {absmax#1:else:if:not#8.itm} -pin  "absmax#1:else:if:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not#7.itm} -pin  "absmax#1:else:if:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(0)} -pin  "absmax#1:else:if:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(1)} -pin  "absmax#1:else:if:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(2)} -pin  "absmax#1:else:if:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(3)} -pin  "absmax#1:else:if:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(4)} -pin  "absmax#1:else:if:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(5)} -pin  "absmax#1:else:if:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(6)} -pin  "absmax#1:else:if:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(7)} -pin  "absmax#1:else:if:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(8)} -pin  "absmax#1:else:if:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(9)} -pin  "absmax#1:else:if:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {absmax#1:else:if:not.itm(10)} -pin  "absmax#1:else:if:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:conc.itm}
load net {PWR} -pin  "absmax#1:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#1:else:if:acc(0)} -pin  "absmax#1:else:if:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(1)} -pin  "absmax#1:else:if:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(2)} -pin  "absmax#1:else:if:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(3)} -pin  "absmax#1:else:if:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(4)} -pin  "absmax#1:else:if:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(5)} -pin  "absmax#1:else:if:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(6)} -pin  "absmax#1:else:if:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(7)} -pin  "absmax#1:else:if:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(8)} -pin  "absmax#1:else:if:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(9)} -pin  "absmax#1:else:if:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(10)} -pin  "absmax#1:else:if:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(11)} -pin  "absmax#1:else:if:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load net {absmax#1:else:if:acc(12)} -pin  "absmax#1:else:if:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:acc}
load inst "ACC1:if:acc#46" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 3315 -attr oid 336 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {ACC1:if:acc#45.sdt(1)} -pin  "ACC1:if:acc#46" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(2)} -pin  "ACC1:if:acc#46" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(3)} -pin  "ACC1:if:acc#46" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(4)} -pin  "ACC1:if:acc#46" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(5)} -pin  "ACC1:if:acc#46" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(6)} -pin  "ACC1:if:acc#46" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(7)} -pin  "ACC1:if:acc#46" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(8)} -pin  "ACC1:if:acc#46" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(9)} -pin  "ACC1:if:acc#46" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(10)} -pin  "ACC1:if:acc#46" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(11)} -pin  "ACC1:if:acc#46" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#1.itm}
load net {PWR} -pin  "ACC1:if:acc#46" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(1)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(2)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(3)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(4)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(5)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(6)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(7)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(8)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#46" {B(9)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {PWR} -pin  "ACC1:if:acc#46" {B(10)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {ACC1:if:acc#46.psp#1(0)} -pin  "ACC1:if:acc#46" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(1)} -pin  "ACC1:if:acc#46" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(2)} -pin  "ACC1:if:acc#46" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(3)} -pin  "ACC1:if:acc#46" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(4)} -pin  "ACC1:if:acc#46" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(5)} -pin  "ACC1:if:acc#46" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(6)} -pin  "ACC1:if:acc#46" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(7)} -pin  "ACC1:if:acc#46" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(8)} -pin  "ACC1:if:acc#46" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(9)} -pin  "ACC1:if:acc#46" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load net {ACC1:if:acc#46.psp#1(10)} -pin  "ACC1:if:acc#46" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#46.psp#1}
load inst "SHIFT:if:else:else:else:not#1" "not(10)" "INTERFACE" -attr xrf 3316 -attr oid 337 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {reg(regs.regs(0).sva#2).cse(10)} -pin  "SHIFT:if:else:else:else:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(11)} -pin  "SHIFT:if:else:else:else:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(12)} -pin  "SHIFT:if:else:else:else:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(13)} -pin  "SHIFT:if:else:else:else:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(14)} -pin  "SHIFT:if:else:else:else:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(15)} -pin  "SHIFT:if:else:else:else:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(16)} -pin  "SHIFT:if:else:else:else:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(17)} -pin  "SHIFT:if:else:else:else:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(18)} -pin  "SHIFT:if:else:else:else:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {reg(regs.regs(0).sva#2).cse(19)} -pin  "SHIFT:if:else:else:else:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2)#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(0)} -pin  "SHIFT:if:else:else:else:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(1)} -pin  "SHIFT:if:else:else:else:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(2)} -pin  "SHIFT:if:else:else:else:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(3)} -pin  "SHIFT:if:else:else:else:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(4)} -pin  "SHIFT:if:else:else:else:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(5)} -pin  "SHIFT:if:else:else:else:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(6)} -pin  "SHIFT:if:else:else:else:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(7)} -pin  "SHIFT:if:else:else:else:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(8)} -pin  "SHIFT:if:else:else:else:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(9)} -pin  "SHIFT:if:else:else:else:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load inst "acc#6" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3317 -attr oid 338 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6} -attr area 11.242230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {SHIFT:if:else:else:else:not#1.itm(0)} -pin  "acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(1)} -pin  "acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(2)} -pin  "acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(3)} -pin  "acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(4)} -pin  "acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(5)} -pin  "acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(6)} -pin  "acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(7)} -pin  "acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(8)} -pin  "acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {SHIFT:if:else:else:else:not#1.itm(9)} -pin  "acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(10)} -pin  "acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(11)} -pin  "acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(12)} -pin  "acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(13)} -pin  "acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(14)} -pin  "acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(15)} -pin  "acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(16)} -pin  "acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(17)} -pin  "acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(18)} -pin  "acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {reg(regs.regs(0).sva.sg2).cse(19)} -pin  "acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2)#1.itm}
load net {acc#6.itm(0)} -pin  "acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(1)} -pin  "acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(2)} -pin  "acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(3)} -pin  "acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(4)} -pin  "acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(5)} -pin  "acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(6)} -pin  "acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(7)} -pin  "acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(8)} -pin  "acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(9)} -pin  "acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(10)} -pin  "acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load inst "ACC1:if:acc#45" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 3318 -attr oid 339 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {acc#6.itm(0)} -pin  "ACC1:if:acc#45" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(1)} -pin  "ACC1:if:acc#45" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(2)} -pin  "ACC1:if:acc#45" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(3)} -pin  "ACC1:if:acc#45" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(4)} -pin  "ACC1:if:acc#45" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(5)} -pin  "ACC1:if:acc#45" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(6)} -pin  "ACC1:if:acc#45" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(7)} -pin  "ACC1:if:acc#45" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(8)} -pin  "ACC1:if:acc#45" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(9)} -pin  "ACC1:if:acc#45" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {acc#6.itm(10)} -pin  "ACC1:if:acc#45" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6.itm}
load net {ACC1:if:acc#33.sdt(1)} -pin  "ACC1:if:acc#45" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(2)} -pin  "ACC1:if:acc#45" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(3)} -pin  "ACC1:if:acc#45" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(4)} -pin  "ACC1:if:acc#45" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(5)} -pin  "ACC1:if:acc#45" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(6)} -pin  "ACC1:if:acc#45" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(7)} -pin  "ACC1:if:acc#45" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(8)} -pin  "ACC1:if:acc#45" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(9)} -pin  "ACC1:if:acc#45" {B(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(10)} -pin  "ACC1:if:acc#45" {B(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#33.sdt(11)} -pin  "ACC1:if:acc#45" {B(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#1.itm}
load net {ACC1:if:acc#45.sdt(0)} -pin  "ACC1:if:acc#45" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(1)} -pin  "ACC1:if:acc#45" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(2)} -pin  "ACC1:if:acc#45" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(3)} -pin  "ACC1:if:acc#45" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(4)} -pin  "ACC1:if:acc#45" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(5)} -pin  "ACC1:if:acc#45" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(6)} -pin  "ACC1:if:acc#45" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(7)} -pin  "ACC1:if:acc#45" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(8)} -pin  "ACC1:if:acc#45" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(9)} -pin  "ACC1:if:acc#45" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(10)} -pin  "ACC1:if:acc#45" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load net {ACC1:if:acc#45.sdt(11)} -pin  "ACC1:if:acc#45" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#45.sdt}
load inst "ACC2:not#8" "not(10)" "INTERFACE" -attr xrf 3319 -attr oid 340 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {ACC2:slc(regs.regs(2)#1)#3.itm(0)} -pin  "ACC2:not#8" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(1)} -pin  "ACC2:not#8" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(2)} -pin  "ACC2:not#8" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(3)} -pin  "ACC2:not#8" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(4)} -pin  "ACC2:not#8" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(5)} -pin  "ACC2:not#8" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(6)} -pin  "ACC2:not#8" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(7)} -pin  "ACC2:not#8" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(8)} -pin  "ACC2:not#8" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:slc(regs.regs(2)#1)#3.itm(9)} -pin  "ACC2:not#8" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#3.itm}
load net {ACC2:not#8.itm(0)} -pin  "ACC2:not#8" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(1)} -pin  "ACC2:not#8" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(2)} -pin  "ACC2:not#8" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(3)} -pin  "ACC2:not#8" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(4)} -pin  "ACC2:not#8" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(5)} -pin  "ACC2:not#8" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(6)} -pin  "ACC2:not#8" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(7)} -pin  "ACC2:not#8" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(8)} -pin  "ACC2:not#8" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(9)} -pin  "ACC2:not#8" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load inst "ACC2:not#9" "not(10)" "INTERFACE" -attr xrf 3320 -attr oid 341 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "ACC2:not#9" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "ACC2:not#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "ACC2:not#9" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "ACC2:not#9" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "ACC2:not#9" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "ACC2:not#9" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "ACC2:not#9" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "ACC2:not#9" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "ACC2:not#9" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "ACC2:not#9" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {ACC2:not#9.itm(0)} -pin  "ACC2:not#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(1)} -pin  "ACC2:not#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(2)} -pin  "ACC2:not#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(3)} -pin  "ACC2:not#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(4)} -pin  "ACC2:not#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(5)} -pin  "ACC2:not#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(6)} -pin  "ACC2:not#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(7)} -pin  "ACC2:not#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(8)} -pin  "ACC2:not#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(9)} -pin  "ACC2:not#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load inst "ACC1:if:acc#31" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3321 -attr oid 342 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {ACC2:not#8.itm(0)} -pin  "ACC1:if:acc#31" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(1)} -pin  "ACC1:if:acc#31" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(2)} -pin  "ACC1:if:acc#31" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(3)} -pin  "ACC1:if:acc#31" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(4)} -pin  "ACC1:if:acc#31" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(5)} -pin  "ACC1:if:acc#31" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(6)} -pin  "ACC1:if:acc#31" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(7)} -pin  "ACC1:if:acc#31" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(8)} -pin  "ACC1:if:acc#31" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#8.itm(9)} -pin  "ACC1:if:acc#31" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC2:not#8.itm}
load net {ACC2:not#9.itm(0)} -pin  "ACC1:if:acc#31" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(1)} -pin  "ACC1:if:acc#31" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(2)} -pin  "ACC1:if:acc#31" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(3)} -pin  "ACC1:if:acc#31" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(4)} -pin  "ACC1:if:acc#31" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(5)} -pin  "ACC1:if:acc#31" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(6)} -pin  "ACC1:if:acc#31" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(7)} -pin  "ACC1:if:acc#31" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(8)} -pin  "ACC1:if:acc#31" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC2:not#9.itm(9)} -pin  "ACC1:if:acc#31" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#9.itm}
load net {ACC1:if:acc#31.itm(0)} -pin  "ACC1:if:acc#31" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(1)} -pin  "ACC1:if:acc#31" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(2)} -pin  "ACC1:if:acc#31" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(3)} -pin  "ACC1:if:acc#31" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(4)} -pin  "ACC1:if:acc#31" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(5)} -pin  "ACC1:if:acc#31" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(6)} -pin  "ACC1:if:acc#31" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(7)} -pin  "ACC1:if:acc#31" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(8)} -pin  "ACC1:if:acc#31" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(9)} -pin  "ACC1:if:acc#31" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(10)} -pin  "ACC1:if:acc#31" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load inst "ACC1:if:acc#30" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3322 -attr oid 343 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "ACC1:if:acc#30" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "ACC1:if:acc#30" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "ACC1:if:acc#30" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "ACC1:if:acc#30" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "ACC1:if:acc#30" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "ACC1:if:acc#30" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "ACC1:if:acc#30" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "ACC1:if:acc#30" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "ACC1:if:acc#30" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "ACC1:if:acc#30" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(0)} -pin  "ACC1:if:acc#30" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(1)} -pin  "ACC1:if:acc#30" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(2)} -pin  "ACC1:if:acc#30" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(3)} -pin  "ACC1:if:acc#30" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(4)} -pin  "ACC1:if:acc#30" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(5)} -pin  "ACC1:if:acc#30" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(6)} -pin  "ACC1:if:acc#30" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(7)} -pin  "ACC1:if:acc#30" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(8)} -pin  "ACC1:if:acc#30" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC2:slc(regs.regs(2).sg2)#3.itm(9)} -pin  "ACC1:if:acc#30" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#3.itm}
load net {ACC1:if:acc#30.itm(0)} -pin  "ACC1:if:acc#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(1)} -pin  "ACC1:if:acc#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(2)} -pin  "ACC1:if:acc#30" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(3)} -pin  "ACC1:if:acc#30" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(4)} -pin  "ACC1:if:acc#30" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(5)} -pin  "ACC1:if:acc#30" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(6)} -pin  "ACC1:if:acc#30" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(7)} -pin  "ACC1:if:acc#30" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(8)} -pin  "ACC1:if:acc#30" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(9)} -pin  "ACC1:if:acc#30" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(10)} -pin  "ACC1:if:acc#30" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load inst "ACC1:if:acc#33" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 3323 -attr oid 344 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:if:acc#31.itm(0)} -pin  "ACC1:if:acc#33" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(1)} -pin  "ACC1:if:acc#33" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(2)} -pin  "ACC1:if:acc#33" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(3)} -pin  "ACC1:if:acc#33" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(4)} -pin  "ACC1:if:acc#33" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(5)} -pin  "ACC1:if:acc#33" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(6)} -pin  "ACC1:if:acc#33" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(7)} -pin  "ACC1:if:acc#33" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(8)} -pin  "ACC1:if:acc#33" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(9)} -pin  "ACC1:if:acc#33" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#31.itm(10)} -pin  "ACC1:if:acc#33" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#31.itm}
load net {ACC1:if:acc#30.itm(0)} -pin  "ACC1:if:acc#33" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(1)} -pin  "ACC1:if:acc#33" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(2)} -pin  "ACC1:if:acc#33" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(3)} -pin  "ACC1:if:acc#33" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(4)} -pin  "ACC1:if:acc#33" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(5)} -pin  "ACC1:if:acc#33" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(6)} -pin  "ACC1:if:acc#33" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(7)} -pin  "ACC1:if:acc#33" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(8)} -pin  "ACC1:if:acc#33" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(9)} -pin  "ACC1:if:acc#33" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#30.itm(10)} -pin  "ACC1:if:acc#33" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#30.itm}
load net {ACC1:if:acc#33.sdt(0)} -pin  "ACC1:if:acc#33" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(1)} -pin  "ACC1:if:acc#33" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(2)} -pin  "ACC1:if:acc#33" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(3)} -pin  "ACC1:if:acc#33" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(4)} -pin  "ACC1:if:acc#33" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(5)} -pin  "ACC1:if:acc#33" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(6)} -pin  "ACC1:if:acc#33" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(7)} -pin  "ACC1:if:acc#33" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(8)} -pin  "ACC1:if:acc#33" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(9)} -pin  "ACC1:if:acc#33" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(10)} -pin  "ACC1:if:acc#33" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load net {ACC1:if:acc#33.sdt(11)} -pin  "ACC1:if:acc#33" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#33.sdt}
load inst "absmax#2:else:if:not" "not(11)" "INTERFACE" -attr xrf 3324 -attr oid 345 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {ACC1:if:acc#50.psp#1(0)} -pin  "absmax#2:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(1)} -pin  "absmax#2:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(2)} -pin  "absmax#2:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(3)} -pin  "absmax#2:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(4)} -pin  "absmax#2:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(5)} -pin  "absmax#2:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(6)} -pin  "absmax#2:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(7)} -pin  "absmax#2:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(8)} -pin  "absmax#2:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(9)} -pin  "absmax#2:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(10)} -pin  "absmax#2:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {absmax#2:else:if:not.itm(0)} -pin  "absmax#2:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(1)} -pin  "absmax#2:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(2)} -pin  "absmax#2:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(3)} -pin  "absmax#2:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(4)} -pin  "absmax#2:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(5)} -pin  "absmax#2:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(6)} -pin  "absmax#2:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(7)} -pin  "absmax#2:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(8)} -pin  "absmax#2:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(9)} -pin  "absmax#2:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load net {absmax#2:else:if:not.itm(10)} -pin  "absmax#2:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not.itm}
load inst "absmax#2:else:if:not#7" "not(1)" "INTERFACE" -attr xrf 3325 -attr oid 346 -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#49.sdt(0)} -pin  "absmax#2:else:if:not#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#2.itm}
load net {absmax#2:else:if:not#7.itm} -pin  "absmax#2:else:if:not#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#7.itm}
load inst "absmax#2:else:if:not#8" "not(1)" "INTERFACE" -attr xrf 3326 -attr oid 347 -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#38.sdt(0)} -pin  "absmax#2:else:if:not#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#2.itm}
load net {absmax#2:else:if:not#8.itm} -pin  "absmax#2:else:if:not#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#8.itm}
load inst "absmax#2:else:if:acc" "add(13,-1,1,0,13)" "INTERFACE" -attr xrf 3327 -attr oid 348 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,2,1,14)"
load net {absmax#2:else:if:not#8.itm} -pin  "absmax#2:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not#7.itm} -pin  "absmax#2:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(0)} -pin  "absmax#2:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(1)} -pin  "absmax#2:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(2)} -pin  "absmax#2:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(3)} -pin  "absmax#2:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(4)} -pin  "absmax#2:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(5)} -pin  "absmax#2:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(6)} -pin  "absmax#2:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(7)} -pin  "absmax#2:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(8)} -pin  "absmax#2:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(9)} -pin  "absmax#2:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {absmax#2:else:if:not.itm(10)} -pin  "absmax#2:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:conc.itm}
load net {PWR} -pin  "absmax#2:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#2:else:if:acc(0)} -pin  "absmax#2:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(1)} -pin  "absmax#2:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(2)} -pin  "absmax#2:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(3)} -pin  "absmax#2:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(4)} -pin  "absmax#2:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(5)} -pin  "absmax#2:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(6)} -pin  "absmax#2:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(7)} -pin  "absmax#2:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(8)} -pin  "absmax#2:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(9)} -pin  "absmax#2:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(10)} -pin  "absmax#2:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(11)} -pin  "absmax#2:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load net {absmax#2:else:if:acc(12)} -pin  "absmax#2:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:acc}
load inst "ACC1:if:acc#50" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 3328 -attr oid 349 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {ACC1:if:acc#49.sdt(1)} -pin  "ACC1:if:acc#50" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(2)} -pin  "ACC1:if:acc#50" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(3)} -pin  "ACC1:if:acc#50" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(4)} -pin  "ACC1:if:acc#50" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(5)} -pin  "ACC1:if:acc#50" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(6)} -pin  "ACC1:if:acc#50" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(7)} -pin  "ACC1:if:acc#50" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(8)} -pin  "ACC1:if:acc#50" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(9)} -pin  "ACC1:if:acc#50" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(10)} -pin  "ACC1:if:acc#50" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(11)} -pin  "ACC1:if:acc#50" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#1.itm}
load net {PWR} -pin  "ACC1:if:acc#50" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(1)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(2)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(3)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(4)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(5)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(6)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(7)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(8)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {GND} -pin  "ACC1:if:acc#50" {B(9)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {PWR} -pin  "ACC1:if:acc#50" {B(10)} -attr @path {/edge_detect/edge_detect:core/Cn1023_11}
load net {ACC1:if:acc#50.psp#1(0)} -pin  "ACC1:if:acc#50" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(1)} -pin  "ACC1:if:acc#50" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(2)} -pin  "ACC1:if:acc#50" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(3)} -pin  "ACC1:if:acc#50" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(4)} -pin  "ACC1:if:acc#50" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(5)} -pin  "ACC1:if:acc#50" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(6)} -pin  "ACC1:if:acc#50" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(7)} -pin  "ACC1:if:acc#50" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(8)} -pin  "ACC1:if:acc#50" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(9)} -pin  "ACC1:if:acc#50" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load net {ACC1:if:acc#50.psp#1(10)} -pin  "ACC1:if:acc#50" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#50.psp#1}
load inst "SHIFT:if:else:else:else:not#2" "not(10)" "INTERFACE" -attr xrf 3329 -attr oid 350 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {reg(regs.regs(0).sva#2).cse(0)} -pin  "SHIFT:if:else:else:else:not#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(1)} -pin  "SHIFT:if:else:else:else:not#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(2)} -pin  "SHIFT:if:else:else:else:not#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(3)} -pin  "SHIFT:if:else:else:else:not#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(4)} -pin  "SHIFT:if:else:else:else:not#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(5)} -pin  "SHIFT:if:else:else:else:not#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(6)} -pin  "SHIFT:if:else:else:else:not#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(7)} -pin  "SHIFT:if:else:else:else:not#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(8)} -pin  "SHIFT:if:else:else:else:not#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {reg(regs.regs(0).sva#2).cse(9)} -pin  "SHIFT:if:else:else:else:not#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva#2).itm}
load net {SHIFT:if:else:else:else:not#2.itm(0)} -pin  "SHIFT:if:else:else:else:not#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(1)} -pin  "SHIFT:if:else:else:else:not#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(2)} -pin  "SHIFT:if:else:else:else:not#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(3)} -pin  "SHIFT:if:else:else:else:not#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(4)} -pin  "SHIFT:if:else:else:else:not#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(5)} -pin  "SHIFT:if:else:else:else:not#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(6)} -pin  "SHIFT:if:else:else:else:not#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(7)} -pin  "SHIFT:if:else:else:else:not#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(8)} -pin  "SHIFT:if:else:else:else:not#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(9)} -pin  "SHIFT:if:else:else:else:not#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load inst "acc#7" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3330 -attr oid 351 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7} -attr area 11.242230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {SHIFT:if:else:else:else:not#2.itm(0)} -pin  "acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(1)} -pin  "acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(2)} -pin  "acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(3)} -pin  "acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(4)} -pin  "acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(5)} -pin  "acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(6)} -pin  "acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(7)} -pin  "acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(8)} -pin  "acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {SHIFT:if:else:else:else:not#2.itm(9)} -pin  "acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:if:else:else:else:not#2.itm}
load net {reg(regs.regs(0).sva.sg2).cse(0)} -pin  "acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(1)} -pin  "acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(2)} -pin  "acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(3)} -pin  "acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(4)} -pin  "acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(5)} -pin  "acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(6)} -pin  "acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(7)} -pin  "acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(8)} -pin  "acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {reg(regs.regs(0).sva.sg2).cse(9)} -pin  "acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.regs(0).sva.sg2).itm}
load net {acc#7.itm(0)} -pin  "acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(1)} -pin  "acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(2)} -pin  "acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(3)} -pin  "acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(4)} -pin  "acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(5)} -pin  "acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(6)} -pin  "acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(7)} -pin  "acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(8)} -pin  "acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(9)} -pin  "acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(10)} -pin  "acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load inst "ACC1:if:acc#49" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 3331 -attr oid 352 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {acc#7.itm(0)} -pin  "ACC1:if:acc#49" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(1)} -pin  "ACC1:if:acc#49" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(2)} -pin  "ACC1:if:acc#49" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(3)} -pin  "ACC1:if:acc#49" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(4)} -pin  "ACC1:if:acc#49" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(5)} -pin  "ACC1:if:acc#49" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(6)} -pin  "ACC1:if:acc#49" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(7)} -pin  "ACC1:if:acc#49" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(8)} -pin  "ACC1:if:acc#49" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(9)} -pin  "ACC1:if:acc#49" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {acc#7.itm(10)} -pin  "ACC1:if:acc#49" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#7.itm}
load net {ACC1:if:acc#38.sdt(1)} -pin  "ACC1:if:acc#49" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(2)} -pin  "ACC1:if:acc#49" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(3)} -pin  "ACC1:if:acc#49" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(4)} -pin  "ACC1:if:acc#49" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(5)} -pin  "ACC1:if:acc#49" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(6)} -pin  "ACC1:if:acc#49" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(7)} -pin  "ACC1:if:acc#49" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(8)} -pin  "ACC1:if:acc#49" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(9)} -pin  "ACC1:if:acc#49" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(10)} -pin  "ACC1:if:acc#49" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#38.sdt(11)} -pin  "ACC1:if:acc#49" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#1.itm}
load net {ACC1:if:acc#49.sdt(0)} -pin  "ACC1:if:acc#49" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(1)} -pin  "ACC1:if:acc#49" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(2)} -pin  "ACC1:if:acc#49" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(3)} -pin  "ACC1:if:acc#49" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(4)} -pin  "ACC1:if:acc#49" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(5)} -pin  "ACC1:if:acc#49" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(6)} -pin  "ACC1:if:acc#49" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(7)} -pin  "ACC1:if:acc#49" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(8)} -pin  "ACC1:if:acc#49" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(9)} -pin  "ACC1:if:acc#49" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(10)} -pin  "ACC1:if:acc#49" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load net {ACC1:if:acc#49.sdt(11)} -pin  "ACC1:if:acc#49" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#49.sdt}
load inst "ACC2:not#11" "not(10)" "INTERFACE" -attr xrf 3332 -attr oid 353 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {ACC2:slc(regs.regs(2)#1)#4.itm(0)} -pin  "ACC2:not#11" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(1)} -pin  "ACC2:not#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(2)} -pin  "ACC2:not#11" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(3)} -pin  "ACC2:not#11" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(4)} -pin  "ACC2:not#11" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(5)} -pin  "ACC2:not#11" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(6)} -pin  "ACC2:not#11" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(7)} -pin  "ACC2:not#11" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(8)} -pin  "ACC2:not#11" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:slc(regs.regs(2)#1)#4.itm(9)} -pin  "ACC2:not#11" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2)#1)#4.itm}
load net {ACC2:not#11.itm(0)} -pin  "ACC2:not#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(1)} -pin  "ACC2:not#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(2)} -pin  "ACC2:not#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(3)} -pin  "ACC2:not#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(4)} -pin  "ACC2:not#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(5)} -pin  "ACC2:not#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(6)} -pin  "ACC2:not#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(7)} -pin  "ACC2:not#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(8)} -pin  "ACC2:not#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(9)} -pin  "ACC2:not#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load inst "ACC2:not#12" "not(10)" "INTERFACE" -attr xrf 3333 -attr oid 354 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "ACC2:not#12" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "ACC2:not#12" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "ACC2:not#12" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "ACC2:not#12" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "ACC2:not#12" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "ACC2:not#12" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "ACC2:not#12" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "ACC2:not#12" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "ACC2:not#12" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "ACC2:not#12" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {ACC2:not#12.itm(0)} -pin  "ACC2:not#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(1)} -pin  "ACC2:not#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(2)} -pin  "ACC2:not#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(3)} -pin  "ACC2:not#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(4)} -pin  "ACC2:not#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(5)} -pin  "ACC2:not#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(6)} -pin  "ACC2:not#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(7)} -pin  "ACC2:not#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(8)} -pin  "ACC2:not#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(9)} -pin  "ACC2:not#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load inst "ACC1:if:acc#36" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3334 -attr oid 355 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {ACC2:not#11.itm(0)} -pin  "ACC1:if:acc#36" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(1)} -pin  "ACC1:if:acc#36" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(2)} -pin  "ACC1:if:acc#36" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(3)} -pin  "ACC1:if:acc#36" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(4)} -pin  "ACC1:if:acc#36" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(5)} -pin  "ACC1:if:acc#36" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(6)} -pin  "ACC1:if:acc#36" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(7)} -pin  "ACC1:if:acc#36" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(8)} -pin  "ACC1:if:acc#36" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#11.itm(9)} -pin  "ACC1:if:acc#36" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#11.itm}
load net {ACC2:not#12.itm(0)} -pin  "ACC1:if:acc#36" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(1)} -pin  "ACC1:if:acc#36" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(2)} -pin  "ACC1:if:acc#36" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(3)} -pin  "ACC1:if:acc#36" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(4)} -pin  "ACC1:if:acc#36" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(5)} -pin  "ACC1:if:acc#36" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(6)} -pin  "ACC1:if:acc#36" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(7)} -pin  "ACC1:if:acc#36" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(8)} -pin  "ACC1:if:acc#36" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC2:not#12.itm(9)} -pin  "ACC1:if:acc#36" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:not#12.itm}
load net {ACC1:if:acc#36.itm(0)} -pin  "ACC1:if:acc#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(1)} -pin  "ACC1:if:acc#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(2)} -pin  "ACC1:if:acc#36" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(3)} -pin  "ACC1:if:acc#36" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(4)} -pin  "ACC1:if:acc#36" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(5)} -pin  "ACC1:if:acc#36" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(6)} -pin  "ACC1:if:acc#36" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(7)} -pin  "ACC1:if:acc#36" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(8)} -pin  "ACC1:if:acc#36" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(9)} -pin  "ACC1:if:acc#36" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(10)} -pin  "ACC1:if:acc#36" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load inst "ACC1:if:acc#35" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 3335 -attr oid 356 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "ACC1:if:acc#35" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "ACC1:if:acc#35" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "ACC1:if:acc#35" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "ACC1:if:acc#35" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "ACC1:if:acc#35" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "ACC1:if:acc#35" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "ACC1:if:acc#35" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "ACC1:if:acc#35" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "ACC1:if:acc#35" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "ACC1:if:acc#35" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(0)} -pin  "ACC1:if:acc#35" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(1)} -pin  "ACC1:if:acc#35" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(2)} -pin  "ACC1:if:acc#35" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(3)} -pin  "ACC1:if:acc#35" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(4)} -pin  "ACC1:if:acc#35" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(5)} -pin  "ACC1:if:acc#35" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(6)} -pin  "ACC1:if:acc#35" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(7)} -pin  "ACC1:if:acc#35" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(8)} -pin  "ACC1:if:acc#35" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC2:slc(regs.regs(2).sg2)#4.itm(9)} -pin  "ACC1:if:acc#35" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC2:slc(regs.regs(2).sg2)#4.itm}
load net {ACC1:if:acc#35.itm(0)} -pin  "ACC1:if:acc#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(1)} -pin  "ACC1:if:acc#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(2)} -pin  "ACC1:if:acc#35" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(3)} -pin  "ACC1:if:acc#35" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(4)} -pin  "ACC1:if:acc#35" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(5)} -pin  "ACC1:if:acc#35" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(6)} -pin  "ACC1:if:acc#35" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(7)} -pin  "ACC1:if:acc#35" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(8)} -pin  "ACC1:if:acc#35" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(9)} -pin  "ACC1:if:acc#35" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(10)} -pin  "ACC1:if:acc#35" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load inst "ACC1:if:acc#38" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 3336 -attr oid 357 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {ACC1:if:acc#36.itm(0)} -pin  "ACC1:if:acc#38" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(1)} -pin  "ACC1:if:acc#38" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(2)} -pin  "ACC1:if:acc#38" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(3)} -pin  "ACC1:if:acc#38" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(4)} -pin  "ACC1:if:acc#38" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(5)} -pin  "ACC1:if:acc#38" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(6)} -pin  "ACC1:if:acc#38" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(7)} -pin  "ACC1:if:acc#38" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(8)} -pin  "ACC1:if:acc#38" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(9)} -pin  "ACC1:if:acc#38" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#36.itm(10)} -pin  "ACC1:if:acc#38" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#36.itm}
load net {ACC1:if:acc#35.itm(0)} -pin  "ACC1:if:acc#38" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(1)} -pin  "ACC1:if:acc#38" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(2)} -pin  "ACC1:if:acc#38" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(3)} -pin  "ACC1:if:acc#38" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(4)} -pin  "ACC1:if:acc#38" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(5)} -pin  "ACC1:if:acc#38" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(6)} -pin  "ACC1:if:acc#38" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(7)} -pin  "ACC1:if:acc#38" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(8)} -pin  "ACC1:if:acc#38" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(9)} -pin  "ACC1:if:acc#38" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#35.itm(10)} -pin  "ACC1:if:acc#38" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#35.itm}
load net {ACC1:if:acc#38.sdt(0)} -pin  "ACC1:if:acc#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(1)} -pin  "ACC1:if:acc#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(2)} -pin  "ACC1:if:acc#38" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(3)} -pin  "ACC1:if:acc#38" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(4)} -pin  "ACC1:if:acc#38" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(5)} -pin  "ACC1:if:acc#38" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(6)} -pin  "ACC1:if:acc#38" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(7)} -pin  "ACC1:if:acc#38" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(8)} -pin  "ACC1:if:acc#38" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(9)} -pin  "ACC1:if:acc#38" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(10)} -pin  "ACC1:if:acc#38" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load net {ACC1:if:acc#38.sdt(11)} -pin  "ACC1:if:acc#38" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC1:if:acc#38.sdt}
load inst "blue:not" "not(4)" "INTERFACE" -attr xrf 3337 -attr oid 358 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(4)"
load net {ACC1:if:acc#50.psp#1(7)} -pin  "blue:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp).itm}
load net {ACC1:if:acc#50.psp#1(8)} -pin  "blue:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp).itm}
load net {ACC1:if:acc#50.psp#1(9)} -pin  "blue:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp).itm}
load net {ACC1:if:acc#50.psp#1(10)} -pin  "blue:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp).itm}
load net {blue:not.itm(0)} -pin  "blue:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {blue:not.itm(1)} -pin  "blue:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {blue:not.itm(2)} -pin  "blue:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {blue:not.itm(3)} -pin  "blue:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load inst "absmax#2:if:acc" "add(4,1,1,0,5)" "INTERFACE" -attr xrf 3338 -attr oid 359 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5)"
load net {blue:not.itm(0)} -pin  "absmax#2:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {blue:not.itm(1)} -pin  "absmax#2:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {blue:not.itm(2)} -pin  "absmax#2:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {blue:not.itm(3)} -pin  "absmax#2:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue:not.itm}
load net {PWR} -pin  "absmax#2:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#2:if:acc.itm(0)} -pin  "absmax#2:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(1)} -pin  "absmax#2:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(2)} -pin  "absmax#2:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(3)} -pin  "absmax#2:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load net {absmax#2:if:acc.itm(4)} -pin  "absmax#2:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:if:acc.itm}
load inst "green:not" "not(4)" "INTERFACE" -attr xrf 3339 -attr oid 360 -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(4)"
load net {ACC1:if:acc#46.psp#1(7)} -pin  "green:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp).itm}
load net {ACC1:if:acc#46.psp#1(8)} -pin  "green:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp).itm}
load net {ACC1:if:acc#46.psp#1(9)} -pin  "green:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp).itm}
load net {ACC1:if:acc#46.psp#1(10)} -pin  "green:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp).itm}
load net {green:not.itm(0)} -pin  "green:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {green:not.itm(1)} -pin  "green:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {green:not.itm(2)} -pin  "green:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {green:not.itm(3)} -pin  "green:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load inst "absmax#1:if:acc" "add(4,1,1,0,5)" "INTERFACE" -attr xrf 3340 -attr oid 361 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5)"
load net {green:not.itm(0)} -pin  "absmax#1:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {green:not.itm(1)} -pin  "absmax#1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {green:not.itm(2)} -pin  "absmax#1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {green:not.itm(3)} -pin  "absmax#1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green:not.itm}
load net {PWR} -pin  "absmax#1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#1:if:acc.itm(0)} -pin  "absmax#1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(1)} -pin  "absmax#1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(2)} -pin  "absmax#1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(3)} -pin  "absmax#1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load net {absmax#1:if:acc.itm(4)} -pin  "absmax#1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:if:acc.itm}
load inst "red:not" "not(4)" "INTERFACE" -attr xrf 3341 -attr oid 362 -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(4)"
load net {ACC1:if:acc.psp#1(7)} -pin  "red:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp).itm}
load net {ACC1:if:acc.psp#1(8)} -pin  "red:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp).itm}
load net {ACC1:if:acc.psp#1(9)} -pin  "red:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp).itm}
load net {ACC1:if:acc.psp#1(10)} -pin  "red:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp).itm}
load net {red:not.itm(0)} -pin  "red:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {red:not.itm(1)} -pin  "red:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {red:not.itm(2)} -pin  "red:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {red:not.itm(3)} -pin  "red:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load inst "absmax:if:acc" "add(4,1,1,0,5)" "INTERFACE" -attr xrf 3342 -attr oid 363 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5)"
load net {red:not.itm(0)} -pin  "absmax:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {red:not.itm(1)} -pin  "absmax:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {red:not.itm(2)} -pin  "absmax:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {red:not.itm(3)} -pin  "absmax:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red:not.itm}
load net {PWR} -pin  "absmax:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax:if:acc.itm(0)} -pin  "absmax:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(1)} -pin  "absmax:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(2)} -pin  "absmax:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(3)} -pin  "absmax:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load net {absmax:if:acc.itm(4)} -pin  "absmax:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:if:acc.itm}
load inst "FRAME:avg:not" "not(1)" "INTERFACE" -attr xrf 3343 -attr oid 364 -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(1)} -pin  "FRAME:avg:not" {A(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#16.itm}
load net {FRAME:avg:not.itm} -pin  "FRAME:avg:not" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not.itm}
load inst "FRAME:avg:not#5" "not(1)" "INTERFACE" -attr xrf 3344 -attr oid 365 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(11)} -pin  "FRAME:avg:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#20.itm}
load net {FRAME:avg:not#5.itm} -pin  "FRAME:avg:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#5.itm}
load inst "FRAME:avg:acc#5" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 3345 -attr oid 366 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#121.itm}
load net {FRAME:avg:not.itm} -pin  "FRAME:avg:acc#5" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#121.itm}
load net {FRAME:avg:not#5.itm} -pin  "FRAME:avg:acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#186.itm}
load net {acc.psp#1.sva(2)} -pin  "FRAME:avg:acc#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#186.itm}
load net {FRAME:avg:acc#5.itm(0)} -pin  "FRAME:avg:acc#5" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load net {FRAME:avg:acc#5.itm(1)} -pin  "FRAME:avg:acc#5" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load net {FRAME:avg:acc#5.itm(2)} -pin  "FRAME:avg:acc#5" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#5.itm}
load inst "FRAME:avg:not#1" "not(1)" "INTERFACE" -attr xrf 3346 -attr oid 367 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(3)} -pin  "FRAME:avg:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#17.itm}
load net {FRAME:avg:not#1.itm} -pin  "FRAME:avg:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#1.itm}
load inst "FRAME:avg:acc#4" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 3347 -attr oid 368 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#122.itm}
load net {FRAME:avg:not#1.itm} -pin  "FRAME:avg:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#122.itm}
load net {acc.psp#1.sva(10)} -pin  "FRAME:avg:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#184.itm}
load net {acc.psp#1.sva(4)} -pin  "FRAME:avg:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#184.itm}
load net {FRAME:avg:acc#4.itm(0)} -pin  "FRAME:avg:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load net {FRAME:avg:acc#4.itm(1)} -pin  "FRAME:avg:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load net {FRAME:avg:acc#4.itm(2)} -pin  "FRAME:avg:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#4.itm}
load inst "FRAME:avg:not#6" "not(1)" "INTERFACE" -attr xrf 3348 -attr oid 369 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(13)} -pin  "FRAME:avg:not#6" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#21.itm}
load net {FRAME:avg:not#6.itm} -pin  "FRAME:avg:not#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#6.itm}
load inst "FRAME:avg:acc#7" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 3349 -attr oid 370 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#120.itm}
load net {FRAME:avg:acc#5.itm(1)} -pin  "FRAME:avg:acc#7" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#120.itm}
load net {FRAME:avg:acc#5.itm(2)} -pin  "FRAME:avg:acc#7" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#120.itm}
load net {FRAME:avg:not#6.itm} -pin  "FRAME:avg:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#190.itm}
load net {FRAME:avg:acc#4.itm(1)} -pin  "FRAME:avg:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#190.itm}
load net {FRAME:avg:acc#4.itm(2)} -pin  "FRAME:avg:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#190.itm}
load net {FRAME:avg:acc#7.itm(0)} -pin  "FRAME:avg:acc#7" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {FRAME:avg:acc#7.itm(1)} -pin  "FRAME:avg:acc#7" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {FRAME:avg:acc#7.itm(2)} -pin  "FRAME:avg:acc#7" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load net {FRAME:avg:acc#7.itm(3)} -pin  "FRAME:avg:acc#7" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#7.itm}
load inst "FRAME:avg:not#2" "not(1)" "INTERFACE" -attr xrf 3350 -attr oid 371 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(5)} -pin  "FRAME:avg:not#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#7.itm}
load net {FRAME:avg:not#2.itm} -pin  "FRAME:avg:not#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#2.itm}
load inst "FRAME:avg:not#4" "not(1)" "INTERFACE" -attr xrf 3351 -attr oid 372 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(9)} -pin  "FRAME:avg:not#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#19.itm}
load net {FRAME:avg:not#4.itm} -pin  "FRAME:avg:not#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#4.itm}
load inst "FRAME:avg:acc#3" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 3352 -attr oid 373 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#124.itm}
load net {FRAME:avg:not#2.itm} -pin  "FRAME:avg:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#124.itm}
load net {FRAME:avg:not#4.itm} -pin  "FRAME:avg:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#182.itm}
load net {acc.psp#1.sva(6)} -pin  "FRAME:avg:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#182.itm}
load net {FRAME:avg:acc#3.itm(0)} -pin  "FRAME:avg:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load net {FRAME:avg:acc#3.itm(1)} -pin  "FRAME:avg:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load net {FRAME:avg:acc#3.itm(2)} -pin  "FRAME:avg:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#3.itm}
load inst "FRAME:avg:not#3" "not(1)" "INTERFACE" -attr xrf 3353 -attr oid 374 -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp#1.sva(7)} -pin  "FRAME:avg:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp#1.sva)#18.itm}
load net {FRAME:avg:not#3.itm} -pin  "FRAME:avg:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:avg:not#3.itm}
load inst "FRAME:avg:acc#2" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 3354 -attr oid 375 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:avg:acc#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#125.itm}
load net {FRAME:avg:not#3.itm} -pin  "FRAME:avg:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#125.itm}
load net {PWR} -pin  "FRAME:avg:acc#2" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#126.itm}
load net {acc.psp#1.sva(8)} -pin  "FRAME:avg:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#126.itm}
load net {FRAME:avg:acc#2.itm(0)} -pin  "FRAME:avg:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load net {FRAME:avg:acc#2.itm(1)} -pin  "FRAME:avg:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load net {FRAME:avg:acc#2.itm(2)} -pin  "FRAME:avg:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#2.itm}
load inst "FRAME:avg:acc#6" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 3355 -attr oid 376 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:avg:acc#6" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#123.itm}
load net {FRAME:avg:acc#3.itm(1)} -pin  "FRAME:avg:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#123.itm}
load net {FRAME:avg:acc#3.itm(2)} -pin  "FRAME:avg:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#123.itm}
load net {acc.psp#1.sva(12)} -pin  "FRAME:avg:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#188.itm}
load net {FRAME:avg:acc#2.itm(1)} -pin  "FRAME:avg:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#188.itm}
load net {FRAME:avg:acc#2.itm(2)} -pin  "FRAME:avg:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#188.itm}
load net {FRAME:avg:acc#6.itm(0)} -pin  "FRAME:avg:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {FRAME:avg:acc#6.itm(1)} -pin  "FRAME:avg:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {FRAME:avg:acc#6.itm(2)} -pin  "FRAME:avg:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load net {FRAME:avg:acc#6.itm(3)} -pin  "FRAME:avg:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#6.itm}
load inst "FRAME:avg:acc#8" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 3356 -attr oid 377 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "FRAME:avg:acc#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#119.itm}
load net {FRAME:avg:acc#7.itm(1)} -pin  "FRAME:avg:acc#8" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#119.itm}
load net {FRAME:avg:acc#7.itm(2)} -pin  "FRAME:avg:acc#8" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#119.itm}
load net {FRAME:avg:acc#7.itm(3)} -pin  "FRAME:avg:acc#8" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#119.itm}
load net {acc.psp#1.sva(14)} -pin  "FRAME:avg:acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#192.itm}
load net {FRAME:avg:acc#6.itm(1)} -pin  "FRAME:avg:acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#192.itm}
load net {FRAME:avg:acc#6.itm(2)} -pin  "FRAME:avg:acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#192.itm}
load net {FRAME:avg:acc#6.itm(3)} -pin  "FRAME:avg:acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:avg:conc#192.itm}
load net {FRAME:avg:acc#8.itm(0)} -pin  "FRAME:avg:acc#8" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(1)} -pin  "FRAME:avg:acc#8" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(2)} -pin  "FRAME:avg:acc#8" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(3)} -pin  "FRAME:avg:acc#8" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load net {FRAME:avg:acc#8.itm(4)} -pin  "FRAME:avg:acc#8" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc#8.itm}
load inst "acc#1" "add(4,0,4,1,5)" "INTERFACE" -attr xrf 3357 -attr oid 378 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {FRAME:avg:acc#8.itm(1)} -pin  "acc#1" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#7.itm}
load net {FRAME:avg:acc#8.itm(2)} -pin  "acc#1" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#7.itm}
load net {FRAME:avg:acc#8.itm(3)} -pin  "acc#1" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#7.itm}
load net {FRAME:avg:acc#8.itm(4)} -pin  "acc#1" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:slc#7.itm}
load net {acc.psp#1.sva(0)} -pin  "acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#127.itm}
load net {GND} -pin  "acc#1" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#127.itm}
load net {GND} -pin  "acc#1" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#127.itm}
load net {PWR} -pin  "acc#1" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#127.itm}
load net {acc.imod.sva(0)} -pin  "acc#1" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(1)} -pin  "acc#1" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(2)} -pin  "acc#1" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(3)} -pin  "acc#1" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(4)} -pin  "acc#1" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load inst "FRAME:not#1" "not(10)" "INTERFACE" -attr xrf 3358 -attr oid 379 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {ACC1:if:acc#46.psp#1(0)} -pin  "FRAME:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(1)} -pin  "FRAME:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(2)} -pin  "FRAME:not#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(3)} -pin  "FRAME:not#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(4)} -pin  "FRAME:not#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(5)} -pin  "FRAME:not#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(6)} -pin  "FRAME:not#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(7)} -pin  "FRAME:not#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(8)} -pin  "FRAME:not#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {ACC1:if:acc#46.psp#1(9)} -pin  "FRAME:not#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#46.psp)#2.itm}
load net {FRAME:not#1.itm(0)} -pin  "FRAME:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(1)} -pin  "FRAME:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(2)} -pin  "FRAME:not#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(3)} -pin  "FRAME:not#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(4)} -pin  "FRAME:not#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(5)} -pin  "FRAME:not#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(6)} -pin  "FRAME:not#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(7)} -pin  "FRAME:not#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(8)} -pin  "FRAME:not#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load net {FRAME:not#1.itm(9)} -pin  "FRAME:not#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load inst "absmax#1:else:if:not#3" "not(1)" "INTERFACE" -attr xrf 3359 -attr oid 380 -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#45.sdt(0)} -pin  "absmax#1:else:if:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#45.sdt)#3.itm}
load net {absmax#1:else:if:not#3.itm} -pin  "absmax#1:else:if:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#3.itm}
load inst "absmax#1:else:if:not#5" "not(1)" "INTERFACE" -attr xrf 3360 -attr oid 381 -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#33.sdt(0)} -pin  "absmax#1:else:if:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#33.sdt)#3.itm}
load net {absmax#1:else:if:not#5.itm} -pin  "absmax#1:else:if:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:else:if:not#5.itm}
load inst "absmax#1:else:else:acc" "add(12,-1,1,0,12)" "INTERFACE" -attr xrf 3361 -attr oid 382 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,13)"
load net {absmax#1:else:if:not#5.itm} -pin  "absmax#1:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {absmax#1:else:if:not#3.itm} -pin  "absmax#1:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(0)} -pin  "absmax#1:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(1)} -pin  "absmax#1:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(2)} -pin  "absmax#1:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(3)} -pin  "absmax#1:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(4)} -pin  "absmax#1:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(5)} -pin  "absmax#1:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(6)} -pin  "absmax#1:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(7)} -pin  "absmax#1:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(8)} -pin  "absmax#1:else:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {FRAME:not#1.itm(9)} -pin  "absmax#1:else:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#9.itm}
load net {PWR} -pin  "absmax#1:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#1:else:else:acc.itm(0)} -pin  "absmax#1:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(1)} -pin  "absmax#1:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(2)} -pin  "absmax#1:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(3)} -pin  "absmax#1:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(4)} -pin  "absmax#1:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(5)} -pin  "absmax#1:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(6)} -pin  "absmax#1:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(7)} -pin  "absmax#1:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(8)} -pin  "absmax#1:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(9)} -pin  "absmax#1:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(10)} -pin  "absmax#1:else:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(11)} -pin  "absmax#1:else:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load inst "absmax#1:nor" "nor(2,1)" "INTERFACE" -attr xrf 3362 -attr oid 383 -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {absmax#1:else:if:acc(12)} -pin  "absmax#1:nor" {A0(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:else:slc.svs}
load net {absmax#1:if:acc.itm(4)} -pin  "absmax#1:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:slc.mdf.sva}
load net {absmax#1:nor.itm} -pin  "absmax#1:nor" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:nor.itm}
load inst "not#10" "not(1)" "INTERFACE" -attr xrf 3363 -attr oid 384 -attr @path {/edge_detect/edge_detect:core/not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {absmax#1:if:acc.itm(4)} -pin  "not#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:slc.mdf.sva}
load net {not#10.itm} -pin  "not#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#10.itm}
load inst "absmax#1:and#1" "and(2,1)" "INTERFACE" -attr xrf 3364 -attr oid 385 -attr @path {/edge_detect/edge_detect:core/absmax#1:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {absmax#1:else:if:acc(12)} -pin  "absmax#1:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:else:slc.svs}
load net {not#10.itm} -pin  "absmax#1:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#10.itm}
load net {absmax#1:and#1.itm} -pin  "absmax#1:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#1:and#1.itm}
load inst "absmax#1:mux1h" "mux1h(3,12)" "INTERFACE" -attr xrf 3365 -attr oid 386 -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h} -attr area 26.275488 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(12,3)"
load net {absmax#1:else:else:acc.itm(0)} -pin  "absmax#1:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(1)} -pin  "absmax#1:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(2)} -pin  "absmax#1:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(3)} -pin  "absmax#1:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(4)} -pin  "absmax#1:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(5)} -pin  "absmax#1:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(6)} -pin  "absmax#1:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(7)} -pin  "absmax#1:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(8)} -pin  "absmax#1:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(9)} -pin  "absmax#1:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(10)} -pin  "absmax#1:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {absmax#1:else:else:acc.itm(11)} -pin  "absmax#1:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#1:else:else:acc.itm}
load net {ACC1:if:acc#33.sdt(0)} -pin  "absmax#1:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#45.sdt(0)} -pin  "absmax#1:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(0)} -pin  "absmax#1:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(1)} -pin  "absmax#1:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(2)} -pin  "absmax#1:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(3)} -pin  "absmax#1:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(4)} -pin  "absmax#1:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(5)} -pin  "absmax#1:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {ACC1:if:acc#46.psp#1(6)} -pin  "absmax#1:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(9)} -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {GND} -pin  "absmax#1:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#128.itm}
load net {PWR} -pin  "absmax#1:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#1:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax#1:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax#1:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax#1:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {absmax#1:nor.itm} -pin  "absmax#1:mux1h" {S0} -attr xrf 3366 -attr oid 387 -attr vt c -attr @path {/edge_detect/edge_detect:core/absmax#1:nor.itm}
load net {absmax#1:and#1.itm} -pin  "absmax#1:mux1h" {S1} -attr xrf 3367 -attr oid 388 -attr @path {/edge_detect/edge_detect:core/absmax#1:and#1.itm}
load net {absmax#1:if:acc.itm(4)} -pin  "absmax#1:mux1h" {S2} -attr xrf 3368 -attr oid 389 -attr @path {/edge_detect/edge_detect:core/absmax#1:slc.mdf.sva}
load net {absmax#1:mux1h.itm(0)} -pin  "absmax#1:mux1h" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(1)} -pin  "absmax#1:mux1h" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(2)} -pin  "absmax#1:mux1h" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(3)} -pin  "absmax#1:mux1h" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(4)} -pin  "absmax#1:mux1h" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(5)} -pin  "absmax#1:mux1h" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(6)} -pin  "absmax#1:mux1h" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(7)} -pin  "absmax#1:mux1h" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(8)} -pin  "absmax#1:mux1h" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(9)} -pin  "absmax#1:mux1h" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(10)} -pin  "absmax#1:mux1h" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load net {absmax#1:mux1h.itm(11)} -pin  "absmax#1:mux1h" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:mux1h.itm}
load inst "FRAME:not#2" "not(10)" "INTERFACE" -attr xrf 3369 -attr oid 390 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {ACC1:if:acc#50.psp#1(0)} -pin  "FRAME:not#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(1)} -pin  "FRAME:not#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(2)} -pin  "FRAME:not#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(3)} -pin  "FRAME:not#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(4)} -pin  "FRAME:not#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(5)} -pin  "FRAME:not#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(6)} -pin  "FRAME:not#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(7)} -pin  "FRAME:not#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(8)} -pin  "FRAME:not#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {ACC1:if:acc#50.psp#1(9)} -pin  "FRAME:not#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#50.psp)#2.itm}
load net {FRAME:not#2.itm(0)} -pin  "FRAME:not#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(1)} -pin  "FRAME:not#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(2)} -pin  "FRAME:not#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(3)} -pin  "FRAME:not#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(4)} -pin  "FRAME:not#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(5)} -pin  "FRAME:not#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(6)} -pin  "FRAME:not#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(7)} -pin  "FRAME:not#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(8)} -pin  "FRAME:not#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load net {FRAME:not#2.itm(9)} -pin  "FRAME:not#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load inst "absmax#2:else:if:not#3" "not(1)" "INTERFACE" -attr xrf 3370 -attr oid 391 -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#49.sdt(0)} -pin  "absmax#2:else:if:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#49.sdt)#3.itm}
load net {absmax#2:else:if:not#3.itm} -pin  "absmax#2:else:if:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#3.itm}
load inst "absmax#2:else:if:not#5" "not(1)" "INTERFACE" -attr xrf 3371 -attr oid 392 -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#38.sdt(0)} -pin  "absmax#2:else:if:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#38.sdt)#3.itm}
load net {absmax#2:else:if:not#5.itm} -pin  "absmax#2:else:if:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:if:not#5.itm}
load inst "absmax#2:else:else:acc" "add(12,-1,1,0,12)" "INTERFACE" -attr xrf 3372 -attr oid 393 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,13)"
load net {absmax#2:else:if:not#5.itm} -pin  "absmax#2:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {absmax#2:else:if:not#3.itm} -pin  "absmax#2:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(0)} -pin  "absmax#2:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(1)} -pin  "absmax#2:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(2)} -pin  "absmax#2:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(3)} -pin  "absmax#2:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(4)} -pin  "absmax#2:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(5)} -pin  "absmax#2:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(6)} -pin  "absmax#2:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(7)} -pin  "absmax#2:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(8)} -pin  "absmax#2:else:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {FRAME:not#2.itm(9)} -pin  "absmax#2:else:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#10.itm}
load net {PWR} -pin  "absmax#2:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax#2:else:else:acc.itm(0)} -pin  "absmax#2:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(1)} -pin  "absmax#2:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(2)} -pin  "absmax#2:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(3)} -pin  "absmax#2:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(4)} -pin  "absmax#2:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(5)} -pin  "absmax#2:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(6)} -pin  "absmax#2:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(7)} -pin  "absmax#2:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(8)} -pin  "absmax#2:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(9)} -pin  "absmax#2:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(10)} -pin  "absmax#2:else:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(11)} -pin  "absmax#2:else:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load inst "absmax#2:nor" "nor(2,1)" "INTERFACE" -attr xrf 3373 -attr oid 394 -attr @path {/edge_detect/edge_detect:core/absmax#2:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {absmax#2:else:if:acc(12)} -pin  "absmax#2:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:slc.svs}
load net {absmax#2:if:acc.itm(4)} -pin  "absmax#2:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:slc.mdf.sva}
load net {absmax#2:nor.itm} -pin  "absmax#2:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:nor.itm}
load inst "not#11" "not(1)" "INTERFACE" -attr xrf 3374 -attr oid 395 -attr @path {/edge_detect/edge_detect:core/not#11} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {absmax#2:if:acc.itm(4)} -pin  "not#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:slc.mdf.sva}
load net {not#11.itm} -pin  "not#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#11.itm}
load inst "absmax#2:and#1" "and(2,1)" "INTERFACE" -attr xrf 3375 -attr oid 396 -attr @path {/edge_detect/edge_detect:core/absmax#2:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {absmax#2:else:if:acc(12)} -pin  "absmax#2:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:else:slc.svs}
load net {not#11.itm} -pin  "absmax#2:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#11.itm}
load net {absmax#2:and#1.itm} -pin  "absmax#2:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax#2:and#1.itm}
load inst "absmax#2:mux1h" "mux1h(3,12)" "INTERFACE" -attr xrf 3376 -attr oid 397 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h} -attr area 26.275488 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(12,3)"
load net {absmax#2:else:else:acc.itm(0)} -pin  "absmax#2:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(1)} -pin  "absmax#2:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(2)} -pin  "absmax#2:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(3)} -pin  "absmax#2:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(4)} -pin  "absmax#2:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(5)} -pin  "absmax#2:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(6)} -pin  "absmax#2:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(7)} -pin  "absmax#2:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(8)} -pin  "absmax#2:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(9)} -pin  "absmax#2:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(10)} -pin  "absmax#2:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {absmax#2:else:else:acc.itm(11)} -pin  "absmax#2:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:else:else:acc.itm}
load net {ACC1:if:acc#38.sdt(0)} -pin  "absmax#2:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#49.sdt(0)} -pin  "absmax#2:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(0)} -pin  "absmax#2:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(1)} -pin  "absmax#2:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(2)} -pin  "absmax#2:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(3)} -pin  "absmax#2:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(4)} -pin  "absmax#2:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(5)} -pin  "absmax#2:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {ACC1:if:acc#50.psp#1(6)} -pin  "absmax#2:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(9)} -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {GND} -pin  "absmax#2:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#129.itm}
load net {PWR} -pin  "absmax#2:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax#2:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax#2:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax#2:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax#2:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {absmax#2:nor.itm} -pin  "absmax#2:mux1h" {S0} -attr xrf 3377 -attr oid 398 -attr @path {/edge_detect/edge_detect:core/absmax#2:nor.itm}
load net {absmax#2:and#1.itm} -pin  "absmax#2:mux1h" {S1} -attr xrf 3378 -attr oid 399 -attr @path {/edge_detect/edge_detect:core/absmax#2:and#1.itm}
load net {absmax#2:if:acc.itm(4)} -pin  "absmax#2:mux1h" {S2} -attr xrf 3379 -attr oid 400 -attr @path {/edge_detect/edge_detect:core/absmax#2:slc.mdf.sva}
load net {absmax#2:mux1h.itm(0)} -pin  "absmax#2:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(1)} -pin  "absmax#2:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(2)} -pin  "absmax#2:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(3)} -pin  "absmax#2:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(4)} -pin  "absmax#2:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(5)} -pin  "absmax#2:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(6)} -pin  "absmax#2:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(7)} -pin  "absmax#2:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(8)} -pin  "absmax#2:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(9)} -pin  "absmax#2:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(10)} -pin  "absmax#2:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load net {absmax#2:mux1h.itm(11)} -pin  "absmax#2:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:mux1h.itm}
load inst "FRAME:avg:acc" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 3380 -attr oid 401 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {absmax#1:if:acc.itm(4)} -pin  "FRAME:avg:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(0)} -pin  "FRAME:avg:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(1)} -pin  "FRAME:avg:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(2)} -pin  "FRAME:avg:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(3)} -pin  "FRAME:avg:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(4)} -pin  "FRAME:avg:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(5)} -pin  "FRAME:avg:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(6)} -pin  "FRAME:avg:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(7)} -pin  "FRAME:avg:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(8)} -pin  "FRAME:avg:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(9)} -pin  "FRAME:avg:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(10)} -pin  "FRAME:avg:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#1:mux1h.itm(11)} -pin  "FRAME:avg:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/absmax#1:conc.itm}
load net {absmax#2:if:acc.itm(4)} -pin  "FRAME:avg:acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(0)} -pin  "FRAME:avg:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(1)} -pin  "FRAME:avg:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(2)} -pin  "FRAME:avg:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(3)} -pin  "FRAME:avg:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(4)} -pin  "FRAME:avg:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(5)} -pin  "FRAME:avg:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(6)} -pin  "FRAME:avg:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(7)} -pin  "FRAME:avg:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(8)} -pin  "FRAME:avg:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(9)} -pin  "FRAME:avg:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(10)} -pin  "FRAME:avg:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {absmax#2:mux1h.itm(11)} -pin  "FRAME:avg:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax#2:conc.itm}
load net {FRAME:avg:acc.itm(0)} -pin  "FRAME:avg:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(1)} -pin  "FRAME:avg:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(2)} -pin  "FRAME:avg:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(3)} -pin  "FRAME:avg:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(4)} -pin  "FRAME:avg:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(5)} -pin  "FRAME:avg:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(6)} -pin  "FRAME:avg:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(7)} -pin  "FRAME:avg:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(8)} -pin  "FRAME:avg:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(9)} -pin  "FRAME:avg:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(10)} -pin  "FRAME:avg:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(11)} -pin  "FRAME:avg:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(12)} -pin  "FRAME:avg:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(13)} -pin  "FRAME:avg:acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load inst "FRAME:not" "not(10)" "INTERFACE" -attr xrf 3381 -attr oid 402 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {ACC1:if:acc.psp#1(0)} -pin  "FRAME:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(1)} -pin  "FRAME:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(2)} -pin  "FRAME:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(3)} -pin  "FRAME:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(4)} -pin  "FRAME:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(5)} -pin  "FRAME:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(6)} -pin  "FRAME:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(7)} -pin  "FRAME:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(8)} -pin  "FRAME:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {ACC1:if:acc.psp#1(9)} -pin  "FRAME:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc.psp)#2.itm}
load net {FRAME:not.itm(0)} -pin  "FRAME:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(1)} -pin  "FRAME:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(2)} -pin  "FRAME:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(3)} -pin  "FRAME:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(4)} -pin  "FRAME:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(5)} -pin  "FRAME:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(6)} -pin  "FRAME:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(7)} -pin  "FRAME:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(8)} -pin  "FRAME:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load net {FRAME:not.itm(9)} -pin  "FRAME:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:not.itm}
load inst "absmax:else:if:not#3" "not(1)" "INTERFACE" -attr xrf 3382 -attr oid 403 -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#42.sdt(0)} -pin  "absmax:else:if:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#42.sdt)#3.itm}
load net {absmax:else:if:not#3.itm} -pin  "absmax:else:if:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#3.itm}
load inst "absmax:else:if:not#5" "not(1)" "INTERFACE" -attr xrf 3383 -attr oid 404 -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:if:acc#28.sdt(0)} -pin  "absmax:else:if:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(ACC1:if:acc#28.sdt)#3.itm}
load net {absmax:else:if:not#5.itm} -pin  "absmax:else:if:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:if:not#5.itm}
load inst "absmax:else:else:acc" "add(12,-1,1,0,12)" "INTERFACE" -attr xrf 3384 -attr oid 405 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,13)"
load net {absmax:else:if:not#5.itm} -pin  "absmax:else:else:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {absmax:else:if:not#3.itm} -pin  "absmax:else:else:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(0)} -pin  "absmax:else:else:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(1)} -pin  "absmax:else:else:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(2)} -pin  "absmax:else:else:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(3)} -pin  "absmax:else:else:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(4)} -pin  "absmax:else:else:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(5)} -pin  "absmax:else:else:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(6)} -pin  "absmax:else:else:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(7)} -pin  "absmax:else:else:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(8)} -pin  "absmax:else:else:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {FRAME:not.itm(9)} -pin  "absmax:else:else:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#8.itm}
load net {PWR} -pin  "absmax:else:else:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#7}
load net {absmax:else:else:acc.itm(0)} -pin  "absmax:else:else:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(1)} -pin  "absmax:else:else:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(2)} -pin  "absmax:else:else:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(3)} -pin  "absmax:else:else:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(4)} -pin  "absmax:else:else:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(5)} -pin  "absmax:else:else:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(6)} -pin  "absmax:else:else:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(7)} -pin  "absmax:else:else:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(8)} -pin  "absmax:else:else:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(9)} -pin  "absmax:else:else:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(10)} -pin  "absmax:else:else:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(11)} -pin  "absmax:else:else:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load inst "absmax:nor" "nor(2,1)" "INTERFACE" -attr xrf 3385 -attr oid 406 -attr @path {/edge_detect/edge_detect:core/absmax:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {absmax:else:if:acc(12)} -pin  "absmax:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:slc.svs}
load net {absmax:if:acc.itm(4)} -pin  "absmax:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/absmax:slc.mdf.sva}
load net {absmax:nor.itm} -pin  "absmax:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:nor.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 3386 -attr oid 407 -attr @path {/edge_detect/edge_detect:core/not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {absmax:if:acc.itm(4)} -pin  "not" {A(0)} -attr @path {/edge_detect/edge_detect:core/absmax:slc.mdf.sva}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not.itm}
load inst "absmax:and#1" "and(2,1)" "INTERFACE" -attr xrf 3387 -attr oid 408 -attr @path {/edge_detect/edge_detect:core/absmax:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {absmax:else:if:acc(12)} -pin  "absmax:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/absmax:else:slc.svs}
load net {not.itm} -pin  "absmax:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not.itm}
load net {absmax:and#1.itm} -pin  "absmax:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/absmax:and#1.itm}
load inst "absmax:mux1h" "mux1h(3,12)" "INTERFACE" -attr xrf 3388 -attr oid 409 -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h} -attr area 26.275488 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(12,3)"
load net {absmax:else:else:acc.itm(0)} -pin  "absmax:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(1)} -pin  "absmax:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(2)} -pin  "absmax:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(3)} -pin  "absmax:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(4)} -pin  "absmax:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(5)} -pin  "absmax:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(6)} -pin  "absmax:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(7)} -pin  "absmax:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(8)} -pin  "absmax:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(9)} -pin  "absmax:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(10)} -pin  "absmax:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {absmax:else:else:acc.itm(11)} -pin  "absmax:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:else:else:acc.itm}
load net {ACC1:if:acc#28.sdt(0)} -pin  "absmax:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc#42.sdt(0)} -pin  "absmax:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(0)} -pin  "absmax:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(1)} -pin  "absmax:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(2)} -pin  "absmax:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(3)} -pin  "absmax:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(4)} -pin  "absmax:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(5)} -pin  "absmax:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {ACC1:if:acc.psp#1(6)} -pin  "absmax:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {GND} -pin  "absmax:mux1h" {A1(9)} -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {GND} -pin  "absmax:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {GND} -pin  "absmax:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#130.itm}
load net {PWR} -pin  "absmax:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {PWR} -pin  "absmax:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {GND} -pin  "absmax:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C511_12}
load net {absmax:nor.itm} -pin  "absmax:mux1h" {S0} -attr xrf 3389 -attr oid 410 -attr @path {/edge_detect/edge_detect:core/absmax:nor.itm}
load net {absmax:and#1.itm} -pin  "absmax:mux1h" {S1} -attr xrf 3390 -attr oid 411 -attr @path {/edge_detect/edge_detect:core/absmax:and#1.itm}
load net {absmax:if:acc.itm(4)} -pin  "absmax:mux1h" {S2} -attr xrf 3391 -attr oid 412 -attr @path {/edge_detect/edge_detect:core/absmax:slc.mdf.sva}
load net {absmax:mux1h.itm(0)} -pin  "absmax:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(1)} -pin  "absmax:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(2)} -pin  "absmax:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(3)} -pin  "absmax:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(4)} -pin  "absmax:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(5)} -pin  "absmax:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(6)} -pin  "absmax:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(7)} -pin  "absmax:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(8)} -pin  "absmax:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(9)} -pin  "absmax:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(10)} -pin  "absmax:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load net {absmax:mux1h.itm(11)} -pin  "absmax:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:mux1h.itm}
load inst "acc" "add(14,0,13,0,15)" "INTERFACE" -attr xrf 3392 -attr oid 413 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc} -attr area 15.210216 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,0,13,0,15)"
load net {FRAME:avg:acc.itm(0)} -pin  "acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(1)} -pin  "acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(2)} -pin  "acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(3)} -pin  "acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(4)} -pin  "acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(5)} -pin  "acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(6)} -pin  "acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(7)} -pin  "acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(8)} -pin  "acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(9)} -pin  "acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(10)} -pin  "acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(11)} -pin  "acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(12)} -pin  "acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {FRAME:avg:acc.itm(13)} -pin  "acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:avg:acc.itm}
load net {absmax:if:acc.itm(4)} -pin  "acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(0)} -pin  "acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(1)} -pin  "acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(2)} -pin  "acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(3)} -pin  "acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(4)} -pin  "acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(5)} -pin  "acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(6)} -pin  "acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(7)} -pin  "acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(8)} -pin  "acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(9)} -pin  "acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(10)} -pin  "acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {absmax:mux1h.itm(11)} -pin  "acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/absmax:conc.itm}
load net {acc.psp#1.sva(0)} -pin  "acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(1)} -pin  "acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(2)} -pin  "acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(3)} -pin  "acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(4)} -pin  "acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(5)} -pin  "acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(6)} -pin  "acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(7)} -pin  "acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(8)} -pin  "acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(9)} -pin  "acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(10)} -pin  "acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(11)} -pin  "acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(12)} -pin  "acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(13)} -pin  "acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
load net {acc.psp#1.sva(14)} -pin  "acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp#1.sva}
### END MODULE 

module new "edge_detect" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 3393 -attr oid 414 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 3394 -attr oid 415 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load port {clk} input -attr xrf 3395 -attr oid 416 -attr vt d -attr @path {/edge_detect/clk}
load port {en} input -attr xrf 3396 -attr oid 417 -attr vt d -attr @path {/edge_detect/en}
load port {arst_n} input -attr xrf 3397 -attr oid 418 -attr vt d -attr @path {/edge_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "edge_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 3398 -attr oid 419 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 3399 -attr oid 420 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 3400 -attr oid 421 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 3401 -attr oid 422 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 3402 -attr oid 423 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {clk} -attr xrf 3403 -attr oid 424
load net {clk} -port {clk} -attr xrf 3404 -attr oid 425
load net {en} -attr xrf 3405 -attr oid 426
load net {en} -port {en} -attr xrf 3406 -attr oid 427
load net {arst_n} -attr xrf 3407 -attr oid 428
load net {arst_n} -port {arst_n} -attr xrf 3408 -attr oid 429
load inst "edge_detect:core:inst" "edge_detect:core" "orig" -attr xrf 3409 -attr oid 430 -attr vt dc -attr @path {/edge_detect/edge_detect:core:inst} -attr area 982.824470 -attr delay 13.824940 -attr hier "/edge_detect/edge_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "edge_detect:core:inst" {clk#1} -attr xrf 3410 -attr oid 431 -attr @path {/edge_detect/clk}
load net {en} -pin  "edge_detect:core:inst" {en#1} -attr xrf 3411 -attr oid 432 -attr @path {/edge_detect/en}
load net {arst_n} -pin  "edge_detect:core:inst" {arst_n#1} -attr xrf 3412 -attr oid 433 -attr @path {/edge_detect/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 3413 -attr oid 434 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 3414 -attr oid 435 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
### END MODULE 

