arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision   	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	18.77                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	c922aa3b2-dirty	success   	733016     	10                	10                 	168                	178                  	1                 	73                  	29                    	9           	7            	63               	io                       	auto       	0.38     	359                  	0.35      	6.26275       	-70.0218            	-6.26275            	24            	1034             	26                                    	0                     	0                    	123231.                          	1956.05                             	1.60                     	697                        	16                               	470                        	1696                              	224572                     	81060                    	6.71502            	-78.1544 	-6.71502 	0       	0       	157974.                     	2507.52                        	0.05                
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	19.76                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	c922aa3b2-dirty	success   	732708     	10                	10                 	168                	178                  	1                 	73                  	29                    	9           	7            	63               	io                       	auto       	0.38     	357                  	0.36      	6.35914       	-70.7342            	-6.35914            	24            	845              	25                                    	0                     	0                    	123231.                          	1956.05                             	1.78                     	558                        	15                               	384                        	1423                              	203122                     	73906                    	6.78467            	-76.7058 	-6.78467 	0       	0       	157974.                     	2507.52                        	0.05                
