module q (clk,clr_n,seg_out);

input clk,clr_n;
output seg_out;
reg [7:0] seg_out;

wire [3:0] count_val;

conter4 COUNT (.clk(clk),.clr_n(clr_n),.qout(count_val));
bin7seg SEG (.qout(count_val), .seg_out(seg_out));

endmodule