Item(by='iron2disulfide', descendants=None, kids=None, score=None, time=1604962486, title=None, item_type='comment', url=None, parent=25040668, text='Of course &quot;the same HDL&quot; is a reductive statement, since components like high-speed IO, or even clock gates are not easily portable between FPGA vendors or foundries. But the user-land Verilog&#x2F;VHDL code that describes how your custom thing &quot;works&quot; is generally portable.')