/*
 * Copyright (c) 2006-2015 Triductor Technology, Inc.
 *           All Rights Reserved Worldwide
 *
 * Filename: lightelf_ge_reg.h
 * Author  : $Author: Gqzhang $
 * Date    : Jun/01/2015
 * Version : $Revision: 2199 $
 * Purpose : Describe all the available registers for GE of LIGHTELF.
             This file is automatically generated by Register Parser.
 */

#ifndef __LIGHTELF_GE_REG_H__
#define __LIGHTELF_GE_REG_H__

#ifndef REG32
    #define REG32(x)                    (*(volatile unsigned int *)(x))
#endif

#ifndef _REG_FLD_OP_
    #define _REG_FLD_OP_

    // Register Field Mask
    #define FLD_MASK(s,e)              ((0xffffffff >> (31-(e)+(s))) << (s))

    // Register Field Mask Write-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MWD(s,e,v)              (((v) << (s)) & FLD_MASK((s),(e)))

    // Register Field Mask Read-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MRD(s,e,v)              (((v) & FLD_MASK((s),(e))) >> (s))

    // Register Field Write operation
    // a -- Address   s -- Start of Bit
    // v -- Value     e -- End   of Bit
    #define OP_FLD_WR(a,s,e,v)          (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))) | (REG32((a)) & ~FLD_MASK((s),(e))))
    #define OP_FLD_WR_EXC(a,s,e,v)      (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))))

    // Register Field Read operation
    #define OP_FLD_RD(a,s,e)            ((REG32((a)) & FLD_MASK((s),(e))) >> (s))

#endif

//Address Offset for multi-instance mode only
#ifndef  REG_OFFSET_GE
    #define  REG_OFFSET_GE  (0x0)
#endif

// Base address
#ifndef REG_BASE_GE
    #define  REG_BASE_GE    (0xd0000000)
#endif



//------------------------------------
// Basic Registers
//------------------------------------
#define  REG_GE_GE_INT                                            (REG_BASE_GE + 0x0000)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_INT()                                       (REG32(REG_GE_GE_INT))
    #define  WR_GE_GE_INT(v)                                      (REG32(REG_GE_GE_INT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_INT()                                (0x1F)  
    #define  REG_WMASK_GE_GE_INT()                                (0x1F)

    //Field: GE_GE_RX_FIFO_OF_INT
    #define  FLD_LSB_GE_GE_RX_FIFO_OF_INT()                       (0)
    #define  FLD_MSB_GE_GE_RX_FIFO_OF_INT()                       (0)
    #define  FLD_MASK_GE_GE_RX_FIFO_OF_INT()                      (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_GE_RX_FIFO_OF_INT(v)                      (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_GE_RX_FIFO_OF_INT(v)                      (FLD_MRD(0, 0, v))
    #define  SET_GE_GE_RX_FIFO_OF_INT(v)                          OP_FLD_WR(REG_GE_GE_INT, 0, 0, v)
    #define  GET_GE_GE_RX_FIFO_OF_INT()                           OP_FLD_RD(REG_GE_GE_INT, 0, 0)
    #define  CLR_GE_GE_RX_FIFO_OF_INT()                           OP_FLD_WR(REG_GE_GE_INT, 0, 0, 0x1)
    #define  RST_GE_GE_RX_FIFO_OF_INT()                           OP_FLD_WR(REG_GE_GE_INT, 0, 0, 0x1)

    //Field: GE_GE_TX_FIFO_UF_INT
    #define  FLD_LSB_GE_GE_TX_FIFO_UF_INT()                       (1)
    #define  FLD_MSB_GE_GE_TX_FIFO_UF_INT()                       (1)
    #define  FLD_MASK_GE_GE_TX_FIFO_UF_INT()                      (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_GE_TX_FIFO_UF_INT(v)                      (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_GE_TX_FIFO_UF_INT(v)                      (FLD_MRD(1, 1, v))
    #define  SET_GE_GE_TX_FIFO_UF_INT(v)                          OP_FLD_WR(REG_GE_GE_INT, 1, 1, v)
    #define  GET_GE_GE_TX_FIFO_UF_INT()                           OP_FLD_RD(REG_GE_GE_INT, 1, 1)
    #define  CLR_GE_GE_TX_FIFO_UF_INT()                           OP_FLD_WR(REG_GE_GE_INT, 1, 1, 0x1)
    #define  RST_GE_GE_TX_FIFO_UF_INT()                           OP_FLD_WR(REG_GE_GE_INT, 1, 1, 0x1)

    //Field: GE_GE_RX_FIFO_ERR_INT
    #define  FLD_LSB_GE_GE_RX_FIFO_ERR_INT()                      (2)
    #define  FLD_MSB_GE_GE_RX_FIFO_ERR_INT()                      (2)
    #define  FLD_MASK_GE_GE_RX_FIFO_ERR_INT()                     (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_GE_RX_FIFO_ERR_INT(v)                     (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_GE_RX_FIFO_ERR_INT(v)                     (FLD_MRD(2, 2, v))
    #define  SET_GE_GE_RX_FIFO_ERR_INT(v)                         OP_FLD_WR(REG_GE_GE_INT, 2, 2, v)
    #define  GET_GE_GE_RX_FIFO_ERR_INT()                          OP_FLD_RD(REG_GE_GE_INT, 2, 2)
    #define  CLR_GE_GE_RX_FIFO_ERR_INT()                          OP_FLD_WR(REG_GE_GE_INT, 2, 2, 0x1)
    #define  RST_GE_GE_RX_FIFO_ERR_INT()                          OP_FLD_WR(REG_GE_GE_INT, 2, 2, 0x1)

    //Field: GE_GE_TX_FIFO_ERR_INT
    #define  FLD_LSB_GE_GE_TX_FIFO_ERR_INT()                      (3)
    #define  FLD_MSB_GE_GE_TX_FIFO_ERR_INT()                      (3)
    #define  FLD_MASK_GE_GE_TX_FIFO_ERR_INT()                     (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_GE_TX_FIFO_ERR_INT(v)                     (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_GE_TX_FIFO_ERR_INT(v)                     (FLD_MRD(3, 3, v))
    #define  SET_GE_GE_TX_FIFO_ERR_INT(v)                         OP_FLD_WR(REG_GE_GE_INT, 3, 3, v)
    #define  GET_GE_GE_TX_FIFO_ERR_INT()                          OP_FLD_RD(REG_GE_GE_INT, 3, 3)
    #define  CLR_GE_GE_TX_FIFO_ERR_INT()                          OP_FLD_WR(REG_GE_GE_INT, 3, 3, 0x1)
    #define  RST_GE_GE_TX_FIFO_ERR_INT()                          OP_FLD_WR(REG_GE_GE_INT, 3, 3, 0x1)

    //Field: GE_GE_RX_SYNC_FIFO_ERR_INT
    #define  FLD_LSB_GE_GE_RX_SYNC_FIFO_ERR_INT()                 (4)
    #define  FLD_MSB_GE_GE_RX_SYNC_FIFO_ERR_INT()                 (4)
    #define  FLD_MASK_GE_GE_RX_SYNC_FIFO_ERR_INT()                (FLD_MASK(4, 4))
    #define  FLD_MWD_GE_GE_RX_SYNC_FIFO_ERR_INT(v)                (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GE_GE_RX_SYNC_FIFO_ERR_INT(v)                (FLD_MRD(4, 4, v))
    #define  SET_GE_GE_RX_SYNC_FIFO_ERR_INT(v)                    OP_FLD_WR(REG_GE_GE_INT, 4, 4, v)
    #define  GET_GE_GE_RX_SYNC_FIFO_ERR_INT()                     OP_FLD_RD(REG_GE_GE_INT, 4, 4)
    #define  CLR_GE_GE_RX_SYNC_FIFO_ERR_INT()                     OP_FLD_WR(REG_GE_GE_INT, 4, 4, 0x1)
    #define  RST_GE_GE_RX_SYNC_FIFO_ERR_INT()                     OP_FLD_WR(REG_GE_GE_INT, 4, 4, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_INT(GE_RX_FIFO_OF_INT,GE_TX_FIFO_UF_INT,GE_RX_FIFO_ERR_INT,GE_TX_FIFO_ERR_INT,GE_RX_SYNC_FIFO_ERR_INT) \
                (WR_GE_GE_INT( \
                  (FLD_MWD_GE_GE_RX_FIFO_OF_INT(GE_RX_FIFO_OF_INT))                    | \
                  (FLD_MWD_GE_GE_TX_FIFO_UF_INT(GE_TX_FIFO_UF_INT))                    | \
                  (FLD_MWD_GE_GE_RX_FIFO_ERR_INT(GE_RX_FIFO_ERR_INT))                  | \
                  (FLD_MWD_GE_GE_TX_FIFO_ERR_INT(GE_TX_FIFO_ERR_INT))                  | \
                  (FLD_MWD_GE_GE_RX_SYNC_FIFO_ERR_INT(GE_RX_SYNC_FIFO_ERR_INT))          \
                ))


#define  REG_GE_GE_INT_MASK                                       (REG_BASE_GE + 0x0004)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_INT_MASK()                                  (REG32(REG_GE_GE_INT_MASK))
    #define  WR_GE_GE_INT_MASK(v)                                 (REG32(REG_GE_GE_INT_MASK) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_INT_MASK()                           (0x1F)  
    #define  REG_WMASK_GE_GE_INT_MASK()                           (0x1F)

    //Field: GE_GE_RX_FIFO_OF_INT_MASK
    #define  FLD_LSB_GE_GE_RX_FIFO_OF_INT_MASK()                  (0)
    #define  FLD_MSB_GE_GE_RX_FIFO_OF_INT_MASK()                  (0)
    #define  FLD_MASK_GE_GE_RX_FIFO_OF_INT_MASK()                 (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_GE_RX_FIFO_OF_INT_MASK(v)                 (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_GE_RX_FIFO_OF_INT_MASK(v)                 (FLD_MRD(0, 0, v))
    #define  SET_GE_GE_RX_FIFO_OF_INT_MASK(v)                     OP_FLD_WR(REG_GE_GE_INT_MASK, 0, 0, v)
    #define  GET_GE_GE_RX_FIFO_OF_INT_MASK()                      OP_FLD_RD(REG_GE_GE_INT_MASK, 0, 0)
    #define  RST_GE_GE_RX_FIFO_OF_INT_MASK()                      OP_FLD_WR(REG_GE_GE_INT_MASK, 0, 0, 0x1)

    //Field: GE_GE_TX_FIFO_UF_INT_MASK
    #define  FLD_LSB_GE_GE_TX_FIFO_UF_INT_MASK()                  (1)
    #define  FLD_MSB_GE_GE_TX_FIFO_UF_INT_MASK()                  (1)
    #define  FLD_MASK_GE_GE_TX_FIFO_UF_INT_MASK()                 (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_GE_TX_FIFO_UF_INT_MASK(v)                 (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_GE_TX_FIFO_UF_INT_MASK(v)                 (FLD_MRD(1, 1, v))
    #define  SET_GE_GE_TX_FIFO_UF_INT_MASK(v)                     OP_FLD_WR(REG_GE_GE_INT_MASK, 1, 1, v)
    #define  GET_GE_GE_TX_FIFO_UF_INT_MASK()                      OP_FLD_RD(REG_GE_GE_INT_MASK, 1, 1)
    #define  RST_GE_GE_TX_FIFO_UF_INT_MASK()                      OP_FLD_WR(REG_GE_GE_INT_MASK, 1, 1, 0x1)

    //Field: GE_GE_RX_FIFO_ERR_INT_MASK
    #define  FLD_LSB_GE_GE_RX_FIFO_ERR_INT_MASK()                 (2)
    #define  FLD_MSB_GE_GE_RX_FIFO_ERR_INT_MASK()                 (2)
    #define  FLD_MASK_GE_GE_RX_FIFO_ERR_INT_MASK()                (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_GE_RX_FIFO_ERR_INT_MASK(v)                (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_GE_RX_FIFO_ERR_INT_MASK(v)                (FLD_MRD(2, 2, v))
    #define  SET_GE_GE_RX_FIFO_ERR_INT_MASK(v)                    OP_FLD_WR(REG_GE_GE_INT_MASK, 2, 2, v)
    #define  GET_GE_GE_RX_FIFO_ERR_INT_MASK()                     OP_FLD_RD(REG_GE_GE_INT_MASK, 2, 2)
    #define  RST_GE_GE_RX_FIFO_ERR_INT_MASK()                     OP_FLD_WR(REG_GE_GE_INT_MASK, 2, 2, 0x1)

    //Field: GE_GE_TX_FIFO_ERR_INT_MASK
    #define  FLD_LSB_GE_GE_TX_FIFO_ERR_INT_MASK()                 (3)
    #define  FLD_MSB_GE_GE_TX_FIFO_ERR_INT_MASK()                 (3)
    #define  FLD_MASK_GE_GE_TX_FIFO_ERR_INT_MASK()                (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_GE_TX_FIFO_ERR_INT_MASK(v)                (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_GE_TX_FIFO_ERR_INT_MASK(v)                (FLD_MRD(3, 3, v))
    #define  SET_GE_GE_TX_FIFO_ERR_INT_MASK(v)                    OP_FLD_WR(REG_GE_GE_INT_MASK, 3, 3, v)
    #define  GET_GE_GE_TX_FIFO_ERR_INT_MASK()                     OP_FLD_RD(REG_GE_GE_INT_MASK, 3, 3)
    #define  RST_GE_GE_TX_FIFO_ERR_INT_MASK()                     OP_FLD_WR(REG_GE_GE_INT_MASK, 3, 3, 0x1)

    //Field: GE_GE_RX_SYNC_FIFO_ERR_INT_MASK
    #define  FLD_LSB_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK()            (4)
    #define  FLD_MSB_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK()            (4)
    #define  FLD_MASK_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK()           (FLD_MASK(4, 4))
    #define  FLD_MWD_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK(v)           (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK(v)           (FLD_MRD(4, 4, v))
    #define  SET_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK(v)               OP_FLD_WR(REG_GE_GE_INT_MASK, 4, 4, v)
    #define  GET_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK()                OP_FLD_RD(REG_GE_GE_INT_MASK, 4, 4)
    #define  RST_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK()                OP_FLD_WR(REG_GE_GE_INT_MASK, 4, 4, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_INT_MASK(GE_RX_FIFO_OF_INT_MASK,GE_TX_FIFO_UF_INT_MASK,GE_RX_FIFO_ERR_INT_MASK,GE_TX_FIFO_ERR_INT_MASK,GE_RX_SYNC_FIFO_ERR_INT_MASK) \
                (WR_GE_GE_INT_MASK( \
                  (FLD_MWD_GE_GE_RX_FIFO_OF_INT_MASK(GE_RX_FIFO_OF_INT_MASK))          | \
                  (FLD_MWD_GE_GE_TX_FIFO_UF_INT_MASK(GE_TX_FIFO_UF_INT_MASK))          | \
                  (FLD_MWD_GE_GE_RX_FIFO_ERR_INT_MASK(GE_RX_FIFO_ERR_INT_MASK))        | \
                  (FLD_MWD_GE_GE_TX_FIFO_ERR_INT_MASK(GE_TX_FIFO_ERR_INT_MASK))        | \
                  (FLD_MWD_GE_GE_RX_SYNC_FIFO_ERR_INT_MASK(GE_RX_SYNC_FIFO_ERR_INT_MASK))   \
                ))


#define  REG_GE_GE_INT_SET                                        (REG_BASE_GE + 0x0008)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_INT_SET()                                   (REG32(REG_GE_GE_INT_SET))
    #define  WR_GE_GE_INT_SET(v)                                  (REG32(REG_GE_GE_INT_SET) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_INT_SET()                            (0x1F)  
    #define  REG_WMASK_GE_GE_INT_SET()                            (0x1F)

    //Field: GE_GE_RX_FIFO_OF_INT_SET
    #define  FLD_LSB_GE_GE_RX_FIFO_OF_INT_SET()                   (0)
    #define  FLD_MSB_GE_GE_RX_FIFO_OF_INT_SET()                   (0)
    #define  FLD_MASK_GE_GE_RX_FIFO_OF_INT_SET()                  (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_GE_RX_FIFO_OF_INT_SET(v)                  (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_GE_RX_FIFO_OF_INT_SET(v)                  (FLD_MRD(0, 0, v))
    #define  SET_GE_GE_RX_FIFO_OF_INT_SET(v)                      OP_FLD_WR(REG_GE_GE_INT_SET, 0, 0, v)
    #define  GET_GE_GE_RX_FIFO_OF_INT_SET()                       OP_FLD_RD(REG_GE_GE_INT_SET, 0, 0)
    #define  RST_GE_GE_RX_FIFO_OF_INT_SET()                       OP_FLD_WR(REG_GE_GE_INT_SET, 0, 0, 0x0)

    //Field: GE_GE_TX_FIFO_UF_INT_SET
    #define  FLD_LSB_GE_GE_TX_FIFO_UF_INT_SET()                   (1)
    #define  FLD_MSB_GE_GE_TX_FIFO_UF_INT_SET()                   (1)
    #define  FLD_MASK_GE_GE_TX_FIFO_UF_INT_SET()                  (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_GE_TX_FIFO_UF_INT_SET(v)                  (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_GE_TX_FIFO_UF_INT_SET(v)                  (FLD_MRD(1, 1, v))
    #define  SET_GE_GE_TX_FIFO_UF_INT_SET(v)                      OP_FLD_WR(REG_GE_GE_INT_SET, 1, 1, v)
    #define  GET_GE_GE_TX_FIFO_UF_INT_SET()                       OP_FLD_RD(REG_GE_GE_INT_SET, 1, 1)
    #define  RST_GE_GE_TX_FIFO_UF_INT_SET()                       OP_FLD_WR(REG_GE_GE_INT_SET, 1, 1, 0x0)

    //Field: GE_GE_RX_FIFO_ERR_INT_SET
    #define  FLD_LSB_GE_GE_RX_FIFO_ERR_INT_SET()                  (2)
    #define  FLD_MSB_GE_GE_RX_FIFO_ERR_INT_SET()                  (2)
    #define  FLD_MASK_GE_GE_RX_FIFO_ERR_INT_SET()                 (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_GE_RX_FIFO_ERR_INT_SET(v)                 (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_GE_RX_FIFO_ERR_INT_SET(v)                 (FLD_MRD(2, 2, v))
    #define  SET_GE_GE_RX_FIFO_ERR_INT_SET(v)                     OP_FLD_WR(REG_GE_GE_INT_SET, 2, 2, v)
    #define  GET_GE_GE_RX_FIFO_ERR_INT_SET()                      OP_FLD_RD(REG_GE_GE_INT_SET, 2, 2)
    #define  RST_GE_GE_RX_FIFO_ERR_INT_SET()                      OP_FLD_WR(REG_GE_GE_INT_SET, 2, 2, 0x0)

    //Field: GE_GE_TX_FIFO_ERR_INT_SET
    #define  FLD_LSB_GE_GE_TX_FIFO_ERR_INT_SET()                  (3)
    #define  FLD_MSB_GE_GE_TX_FIFO_ERR_INT_SET()                  (3)
    #define  FLD_MASK_GE_GE_TX_FIFO_ERR_INT_SET()                 (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_GE_TX_FIFO_ERR_INT_SET(v)                 (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_GE_TX_FIFO_ERR_INT_SET(v)                 (FLD_MRD(3, 3, v))
    #define  SET_GE_GE_TX_FIFO_ERR_INT_SET(v)                     OP_FLD_WR(REG_GE_GE_INT_SET, 3, 3, v)
    #define  GET_GE_GE_TX_FIFO_ERR_INT_SET()                      OP_FLD_RD(REG_GE_GE_INT_SET, 3, 3)
    #define  RST_GE_GE_TX_FIFO_ERR_INT_SET()                      OP_FLD_WR(REG_GE_GE_INT_SET, 3, 3, 0x0)

    //Field: GE_GE_RX_SYNC_FIFO_ERR_INT_SET
    #define  FLD_LSB_GE_GE_RX_SYNC_FIFO_ERR_INT_SET()             (4)
    #define  FLD_MSB_GE_GE_RX_SYNC_FIFO_ERR_INT_SET()             (4)
    #define  FLD_MASK_GE_GE_RX_SYNC_FIFO_ERR_INT_SET()            (FLD_MASK(4, 4))
    #define  FLD_MWD_GE_GE_RX_SYNC_FIFO_ERR_INT_SET(v)            (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GE_GE_RX_SYNC_FIFO_ERR_INT_SET(v)            (FLD_MRD(4, 4, v))
    #define  SET_GE_GE_RX_SYNC_FIFO_ERR_INT_SET(v)                OP_FLD_WR(REG_GE_GE_INT_SET, 4, 4, v)
    #define  GET_GE_GE_RX_SYNC_FIFO_ERR_INT_SET()                 OP_FLD_RD(REG_GE_GE_INT_SET, 4, 4)
    #define  RST_GE_GE_RX_SYNC_FIFO_ERR_INT_SET()                 OP_FLD_WR(REG_GE_GE_INT_SET, 4, 4, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_INT_SET(GE_RX_FIFO_OF_INT_SET,GE_TX_FIFO_UF_INT_SET,GE_RX_FIFO_ERR_INT_SET,GE_TX_FIFO_ERR_INT_SET,GE_RX_SYNC_FIFO_ERR_INT_SET) \
                (WR_GE_GE_INT_SET( \
                  (FLD_MWD_GE_GE_RX_FIFO_OF_INT_SET(GE_RX_FIFO_OF_INT_SET))            | \
                  (FLD_MWD_GE_GE_TX_FIFO_UF_INT_SET(GE_TX_FIFO_UF_INT_SET))            | \
                  (FLD_MWD_GE_GE_RX_FIFO_ERR_INT_SET(GE_RX_FIFO_ERR_INT_SET))          | \
                  (FLD_MWD_GE_GE_TX_FIFO_ERR_INT_SET(GE_TX_FIFO_ERR_INT_SET))          | \
                  (FLD_MWD_GE_GE_RX_SYNC_FIFO_ERR_INT_SET(GE_RX_SYNC_FIFO_ERR_INT_SET))   \
                ))


#define  REG_GE_MAC_MODE                                          (REG_BASE_GE + 0x0010)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_MODE()                                     (REG32(REG_GE_MAC_MODE))
    #define  WR_GE_MAC_MODE(v)                                    (REG32(REG_GE_MAC_MODE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_MODE()                              (0x3)  
    #define  REG_WMASK_GE_MAC_MODE()                              (0x3)

    //Field: GE_CF_MAC_MODE
    #define  FLD_LSB_GE_CF_MAC_MODE()                             (0)
    #define  FLD_MSB_GE_CF_MAC_MODE()                             (1)
    #define  FLD_MASK_GE_CF_MAC_MODE()                            (FLD_MASK(0, 1))
    #define  FLD_MWD_GE_CF_MAC_MODE(v)                            (FLD_MWD(0, 1, v))
    #define  FLD_MRD_GE_CF_MAC_MODE(v)                            (FLD_MRD(0, 1, v))
    #define  SET_GE_CF_MAC_MODE(v)                                OP_FLD_WR_EXC(REG_GE_MAC_MODE, 0, 1, v)
    #define  GET_GE_CF_MAC_MODE()                                 OP_FLD_RD(REG_GE_MAC_MODE, 0, 1)
    #define  RST_GE_CF_MAC_MODE()                                 OP_FLD_WR_EXC(REG_GE_MAC_MODE, 0, 1, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_MODE(CF_MAC_MODE) \
                (WR_GE_MAC_MODE( \
                  (FLD_MWD_GE_CF_MAC_MODE(CF_MAC_MODE))                                  \
                ))


#define  REG_GE_MAC_SPEED_DUPLEX_SEL                              (REG_BASE_GE + 0x0014)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_SPEED_DUPLEX_SEL()                         (REG32(REG_GE_MAC_SPEED_DUPLEX_SEL))
    #define  WR_GE_MAC_SPEED_DUPLEX_SEL(v)                        (REG32(REG_GE_MAC_SPEED_DUPLEX_SEL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_SPEED_DUPLEX_SEL()                  (0x4)  
    #define  REG_WMASK_GE_MAC_SPEED_DUPLEX_SEL()                  (0x4)

    //Field: GE_CF_DUPLEX
    #define  FLD_LSB_GE_CF_DUPLEX()                               (2)
    #define  FLD_MSB_GE_CF_DUPLEX()                               (2)
    #define  FLD_MASK_GE_CF_DUPLEX()                              (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_CF_DUPLEX(v)                              (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_CF_DUPLEX(v)                              (FLD_MRD(2, 2, v))
    #define  SET_GE_CF_DUPLEX(v)                                  OP_FLD_WR_EXC(REG_GE_MAC_SPEED_DUPLEX_SEL, 2, 2, v)
    #define  GET_GE_CF_DUPLEX()                                   OP_FLD_RD(REG_GE_MAC_SPEED_DUPLEX_SEL, 2, 2)
    #define  RST_GE_CF_DUPLEX()                                   OP_FLD_WR_EXC(REG_GE_MAC_SPEED_DUPLEX_SEL, 2, 2, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_SPEED_DUPLEX_SEL(CF_DUPLEX) \
                (WR_GE_MAC_SPEED_DUPLEX_SEL( \
                  (FLD_MWD_GE_CF_DUPLEX(CF_DUPLEX))                                      \
                ))


#define  REG_GE_MAC_SOFT_RST                                      (REG_BASE_GE + 0x0018)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_SOFT_RST()                                 (REG32(REG_GE_MAC_SOFT_RST))
    #define  WR_GE_MAC_SOFT_RST(v)                                (REG32(REG_GE_MAC_SOFT_RST) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_SOFT_RST()                          (0x1)  
    #define  REG_WMASK_GE_MAC_SOFT_RST()                          (0x1)

    //Field: GE_SOFT_RST
    #define  FLD_LSB_GE_SOFT_RST()                                (0)
    #define  FLD_MSB_GE_SOFT_RST()                                (0)
    #define  FLD_MASK_GE_SOFT_RST()                               (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_SOFT_RST(v)                               (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_SOFT_RST(v)                               (FLD_MRD(0, 0, v))
    #define  SET_GE_SOFT_RST(v)                                   OP_FLD_WR_EXC(REG_GE_MAC_SOFT_RST, 0, 0, v)
    #define  GET_GE_SOFT_RST()                                    OP_FLD_RD(REG_GE_MAC_SOFT_RST, 0, 0)
    #define  RST_GE_SOFT_RST()                                    OP_FLD_WR_EXC(REG_GE_MAC_SOFT_RST, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_SOFT_RST(SOFT_RST) \
                (WR_GE_MAC_SOFT_RST( \
                  (FLD_MWD_GE_SOFT_RST(SOFT_RST))                                        \
                ))


#define  REG_GE_MAC_CHANNEL_EN                                    (REG_BASE_GE + 0x001c)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_CHANNEL_EN()                               (REG32(REG_GE_MAC_CHANNEL_EN))
    #define  WR_GE_MAC_CHANNEL_EN(v)                              (REG32(REG_GE_MAC_CHANNEL_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_CHANNEL_EN()                        (0x1)  
    #define  REG_WMASK_GE_MAC_CHANNEL_EN()                        (0x1)

    //Field: GE_CF_CH_EN
    #define  FLD_LSB_GE_CF_CH_EN()                                (0)
    #define  FLD_MSB_GE_CF_CH_EN()                                (0)
    #define  FLD_MASK_GE_CF_CH_EN()                               (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_CH_EN(v)                               (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_CH_EN(v)                               (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_CH_EN(v)                                   OP_FLD_WR_EXC(REG_GE_MAC_CHANNEL_EN, 0, 0, v)
    #define  SET_GE_CF_CH_EN_DISABLE_()                           OP_FLD_WR_EXC(REG_GE_MAC_CHANNEL_EN, 0, 0, 0x0)
    #define  KEY_GE_CF_CH_EN_DISABLE_()                           (0x0)
    #define  SET_GE_CF_CH_EN_ENABLE_()                            OP_FLD_WR_EXC(REG_GE_MAC_CHANNEL_EN, 0, 0, 0x1)
    #define  KEY_GE_CF_CH_EN_ENABLE_()                            (0x1)
    #define  GET_GE_CF_CH_EN()                                    OP_FLD_RD(REG_GE_MAC_CHANNEL_EN, 0, 0)
    #define  RST_GE_CF_CH_EN()                                    OP_FLD_WR_EXC(REG_GE_MAC_CHANNEL_EN, 0, 0, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_CHANNEL_EN(CF_CH_EN) \
                (WR_GE_MAC_CHANNEL_EN( \
                  (FLD_MWD_GE_CF_CH_EN(CF_CH_EN))                                        \
                ))


#define  REG_GE_MAC_PAD_CRC_CTRL                                  (REG_BASE_GE + 0x0020)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_PAD_CRC_CTRL()                             (REG32(REG_GE_MAC_PAD_CRC_CTRL))
    #define  WR_GE_MAC_PAD_CRC_CTRL(v)                            (REG32(REG_GE_MAC_PAD_CRC_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_PAD_CRC_CTRL()                      (0xF)  
    #define  REG_WMASK_GE_MAC_PAD_CRC_CTRL()                      (0xF)

    //Field: GE_CF_RX_PAD_CRC_CTRL
    #define  FLD_LSB_GE_CF_RX_PAD_CRC_CTRL()                      (0)
    #define  FLD_MSB_GE_CF_RX_PAD_CRC_CTRL()                      (1)
    #define  FLD_MASK_GE_CF_RX_PAD_CRC_CTRL()                     (FLD_MASK(0, 1))
    #define  FLD_MWD_GE_CF_RX_PAD_CRC_CTRL(v)                     (FLD_MWD(0, 1, v))
    #define  FLD_MRD_GE_CF_RX_PAD_CRC_CTRL(v)                     (FLD_MRD(0, 1, v))
    #define  SET_GE_CF_RX_PAD_CRC_CTRL(v)                         OP_FLD_WR(REG_GE_MAC_PAD_CRC_CTRL, 0, 1, v)
    #define  GET_GE_CF_RX_PAD_CRC_CTRL()                          OP_FLD_RD(REG_GE_MAC_PAD_CRC_CTRL, 0, 1)
    #define  RST_GE_CF_RX_PAD_CRC_CTRL()                          OP_FLD_WR(REG_GE_MAC_PAD_CRC_CTRL, 0, 1, 0x2)

    //Field: GE_CF_TX_PAD_CRC_CTRL
    #define  FLD_LSB_GE_CF_TX_PAD_CRC_CTRL()                      (2)
    #define  FLD_MSB_GE_CF_TX_PAD_CRC_CTRL()                      (3)
    #define  FLD_MASK_GE_CF_TX_PAD_CRC_CTRL()                     (FLD_MASK(2, 3))
    #define  FLD_MWD_GE_CF_TX_PAD_CRC_CTRL(v)                     (FLD_MWD(2, 3, v))
    #define  FLD_MRD_GE_CF_TX_PAD_CRC_CTRL(v)                     (FLD_MRD(2, 3, v))
    #define  SET_GE_CF_TX_PAD_CRC_CTRL(v)                         OP_FLD_WR(REG_GE_MAC_PAD_CRC_CTRL, 2, 3, v)
    #define  GET_GE_CF_TX_PAD_CRC_CTRL()                          OP_FLD_RD(REG_GE_MAC_PAD_CRC_CTRL, 2, 3)
    #define  RST_GE_CF_TX_PAD_CRC_CTRL()                          OP_FLD_WR(REG_GE_MAC_PAD_CRC_CTRL, 2, 3, 0x2)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_PAD_CRC_CTRL(CF_RX_PAD_CRC_CTRL,CF_TX_PAD_CRC_CTRL) \
                (WR_GE_MAC_PAD_CRC_CTRL( \
                  (FLD_MWD_GE_CF_RX_PAD_CRC_CTRL(CF_RX_PAD_CRC_CTRL))                  | \
                  (FLD_MWD_GE_CF_TX_PAD_CRC_CTRL(CF_TX_PAD_CRC_CTRL))                    \
                ))


#define  REG_GE_FIFO_WATER_CTRL                                   (REG_BASE_GE + 0x0024)
    //Read/Write-Register Using Address
    #define  RD_GE_FIFO_WATER_CTRL()                              (REG32(REG_GE_FIFO_WATER_CTRL))
    #define  WR_GE_FIFO_WATER_CTRL(v)                             (REG32(REG_GE_FIFO_WATER_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_FIFO_WATER_CTRL()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_FIFO_WATER_CTRL()                       (0xFFFFFFFF)

    //Field: GE_CF_BUFF_SZ_TSMT
    #define  FLD_LSB_GE_CF_BUFF_SZ_TSMT()                         (0)
    #define  FLD_MSB_GE_CF_BUFF_SZ_TSMT()                         (6)
    #define  FLD_MASK_GE_CF_BUFF_SZ_TSMT()                        (FLD_MASK(0, 6))
    #define  FLD_MWD_GE_CF_BUFF_SZ_TSMT(v)                        (FLD_MWD(0, 6, v))
    #define  FLD_MRD_GE_CF_BUFF_SZ_TSMT(v)                        (FLD_MRD(0, 6, v))
    #define  SET_GE_CF_BUFF_SZ_TSMT(v)                            OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 0, 6, v)
    #define  GET_GE_CF_BUFF_SZ_TSMT()                             OP_FLD_RD(REG_GE_FIFO_WATER_CTRL, 0, 6)
    #define  RST_GE_CF_BUFF_SZ_TSMT()                             OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 0, 6, 0x10)

    //Field: GE_CF_TX_THSD_P_FULL
    #define  FLD_LSB_GE_CF_TX_THSD_P_FULL()                       (7)
    #define  FLD_MSB_GE_CF_TX_THSD_P_FULL()                       (13)
    #define  FLD_MASK_GE_CF_TX_THSD_P_FULL()                      (FLD_MASK(7, 13))
    #define  FLD_MWD_GE_CF_TX_THSD_P_FULL(v)                      (FLD_MWD(7, 13, v))
    #define  FLD_MRD_GE_CF_TX_THSD_P_FULL(v)                      (FLD_MRD(7, 13, v))
    #define  SET_GE_CF_TX_THSD_P_FULL(v)                          OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 7, 13, v)
    #define  GET_GE_CF_TX_THSD_P_FULL()                           OP_FLD_RD(REG_GE_FIFO_WATER_CTRL, 7, 13)
    #define  RST_GE_CF_TX_THSD_P_FULL()                           OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 7, 13, 0x25)

    //Field: GE_CF_RX_THSD_P_FULL
    #define  FLD_LSB_GE_CF_RX_THSD_P_FULL()                       (14)
    #define  FLD_MSB_GE_CF_RX_THSD_P_FULL()                       (20)
    #define  FLD_MASK_GE_CF_RX_THSD_P_FULL()                      (FLD_MASK(14, 20))
    #define  FLD_MWD_GE_CF_RX_THSD_P_FULL(v)                      (FLD_MWD(14, 20, v))
    #define  FLD_MRD_GE_CF_RX_THSD_P_FULL(v)                      (FLD_MRD(14, 20, v))
    #define  SET_GE_CF_RX_THSD_P_FULL(v)                          OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 14, 20, v)
    #define  GET_GE_CF_RX_THSD_P_FULL()                           OP_FLD_RD(REG_GE_FIFO_WATER_CTRL, 14, 20)
    #define  RST_GE_CF_RX_THSD_P_FULL()                           OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 14, 20, 0x3d)

    //Field: GE_CF_THSD_P_EMPTY
    #define  FLD_LSB_GE_CF_THSD_P_EMPTY()                         (21)
    #define  FLD_MSB_GE_CF_THSD_P_EMPTY()                         (27)
    #define  FLD_MASK_GE_CF_THSD_P_EMPTY()                        (FLD_MASK(21, 27))
    #define  FLD_MWD_GE_CF_THSD_P_EMPTY(v)                        (FLD_MWD(21, 27, v))
    #define  FLD_MRD_GE_CF_THSD_P_EMPTY(v)                        (FLD_MRD(21, 27, v))
    #define  SET_GE_CF_THSD_P_EMPTY(v)                            OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 21, 27, v)
    #define  GET_GE_CF_THSD_P_EMPTY()                             OP_FLD_RD(REG_GE_FIFO_WATER_CTRL, 21, 27)
    #define  RST_GE_CF_THSD_P_EMPTY()                             OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 21, 27, 0x6)

    //Field: GE_CF_THSD_INTER_CLOCK
    #define  FLD_LSB_GE_CF_THSD_INTER_CLOCK()                     (28)
    #define  FLD_MSB_GE_CF_THSD_INTER_CLOCK()                     (31)
    #define  FLD_MASK_GE_CF_THSD_INTER_CLOCK()                    (FLD_MASK(28, 31))
    #define  FLD_MWD_GE_CF_THSD_INTER_CLOCK(v)                    (FLD_MWD(28, 31, v))
    #define  FLD_MRD_GE_CF_THSD_INTER_CLOCK(v)                    (FLD_MRD(28, 31, v))
    #define  SET_GE_CF_THSD_INTER_CLOCK(v)                        OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 28, 31, v)
    #define  GET_GE_CF_THSD_INTER_CLOCK()                         OP_FLD_RD(REG_GE_FIFO_WATER_CTRL, 28, 31)
    #define  RST_GE_CF_THSD_INTER_CLOCK()                         OP_FLD_WR(REG_GE_FIFO_WATER_CTRL, 28, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_FIFO_WATER_CTRL(CF_BUFF_SZ_TSMT,CF_TX_THSD_P_FULL,CF_RX_THSD_P_FULL,CF_THSD_P_EMPTY,CF_THSD_INTER_CLOCK) \
                (WR_GE_FIFO_WATER_CTRL( \
                  (FLD_MWD_GE_CF_BUFF_SZ_TSMT(CF_BUFF_SZ_TSMT))                        | \
                  (FLD_MWD_GE_CF_TX_THSD_P_FULL(CF_TX_THSD_P_FULL))                    | \
                  (FLD_MWD_GE_CF_RX_THSD_P_FULL(CF_RX_THSD_P_FULL))                    | \
                  (FLD_MWD_GE_CF_THSD_P_EMPTY(CF_THSD_P_EMPTY))                        | \
                  (FLD_MWD_GE_CF_THSD_INTER_CLOCK(CF_THSD_INTER_CLOCK))                  \
                ))


#define  REG_GE_MIB_CTRL                                          (REG_BASE_GE + 0x0028)
    //Read/Write-Register Using Address
    #define  RD_GE_MIB_CTRL()                                     (REG32(REG_GE_MIB_CTRL))
    #define  WR_GE_MIB_CTRL(v)                                    (REG32(REG_GE_MIB_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MIB_CTRL()                              (0x1)  
    #define  REG_WMASK_GE_MIB_CTRL()                              (0x1)

    //Field: GE_CF_MIB_WR_EN
    #define  FLD_LSB_GE_CF_MIB_WR_EN()                            (0)
    #define  FLD_MSB_GE_CF_MIB_WR_EN()                            (0)
    #define  FLD_MASK_GE_CF_MIB_WR_EN()                           (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_MIB_WR_EN(v)                           (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_MIB_WR_EN(v)                           (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_MIB_WR_EN(v)                               OP_FLD_WR_EXC(REG_GE_MIB_CTRL, 0, 0, v)
    #define  GET_GE_CF_MIB_WR_EN()                                OP_FLD_RD(REG_GE_MIB_CTRL, 0, 0)
    #define  RST_GE_CF_MIB_WR_EN()                                OP_FLD_WR_EXC(REG_GE_MIB_CTRL, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_MIB_CTRL(CF_MIB_WR_EN) \
                (WR_GE_MIB_CTRL( \
                  (FLD_MWD_GE_CF_MIB_WR_EN(CF_MIB_WR_EN))                                \
                ))


#define  REG_GE_COL_RETRY_CTRL                                    (REG_BASE_GE + 0x002c)
    //Read/Write-Register Using Address
    #define  RD_GE_COL_RETRY_CTRL()                               (REG32(REG_GE_COL_RETRY_CTRL))
    #define  WR_GE_COL_RETRY_CTRL(v)                              (REG32(REG_GE_COL_RETRY_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_COL_RETRY_CTRL()                        (0x1F)  
    #define  REG_WMASK_GE_COL_RETRY_CTRL()                        (0x1F)

    //Field: GE_CF_COL_RETRY_NUM
    #define  FLD_LSB_GE_CF_COL_RETRY_NUM()                        (0)
    #define  FLD_MSB_GE_CF_COL_RETRY_NUM()                        (3)
    #define  FLD_MASK_GE_CF_COL_RETRY_NUM()                       (FLD_MASK(0, 3))
    #define  FLD_MWD_GE_CF_COL_RETRY_NUM(v)                       (FLD_MWD(0, 3, v))
    #define  FLD_MRD_GE_CF_COL_RETRY_NUM(v)                       (FLD_MRD(0, 3, v))
    #define  SET_GE_CF_COL_RETRY_NUM(v)                           OP_FLD_WR(REG_GE_COL_RETRY_CTRL, 0, 3, v)
    #define  GET_GE_CF_COL_RETRY_NUM()                            OP_FLD_RD(REG_GE_COL_RETRY_CTRL, 0, 3)
    #define  RST_GE_CF_COL_RETRY_NUM()                            OP_FLD_WR(REG_GE_COL_RETRY_CTRL, 0, 3, 0xf)

    //Field: GE_CF_COL_RETRY_EN
    #define  FLD_LSB_GE_CF_COL_RETRY_EN()                         (4)
    #define  FLD_MSB_GE_CF_COL_RETRY_EN()                         (4)
    #define  FLD_MASK_GE_CF_COL_RETRY_EN()                        (FLD_MASK(4, 4))
    #define  FLD_MWD_GE_CF_COL_RETRY_EN(v)                        (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GE_CF_COL_RETRY_EN(v)                        (FLD_MRD(4, 4, v))
    #define  SET_GE_CF_COL_RETRY_EN(v)                            OP_FLD_WR(REG_GE_COL_RETRY_CTRL, 4, 4, v)
    #define  GET_GE_CF_COL_RETRY_EN()                             OP_FLD_RD(REG_GE_COL_RETRY_CTRL, 4, 4)
    #define  RST_GE_CF_COL_RETRY_EN()                             OP_FLD_WR(REG_GE_COL_RETRY_CTRL, 4, 4, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_COL_RETRY_CTRL(CF_COL_RETRY_NUM,CF_COL_RETRY_EN) \
                (WR_GE_COL_RETRY_CTRL( \
                  (FLD_MWD_GE_CF_COL_RETRY_NUM(CF_COL_RETRY_NUM))                      | \
                  (FLD_MWD_GE_CF_COL_RETRY_EN(CF_COL_RETRY_EN))                          \
                ))


#define  REG_GE_BACKOFF_RANDOM_SEED                               (REG_BASE_GE + 0x0030)
    //Read/Write-Register Using Address
    #define  RD_GE_BACKOFF_RANDOM_SEED()                          (REG32(REG_GE_BACKOFF_RANDOM_SEED))
    #define  WR_GE_BACKOFF_RANDOM_SEED(v)                         (REG32(REG_GE_BACKOFF_RANDOM_SEED) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_BACKOFF_RANDOM_SEED()                   (0x3FF01FF)  
    #define  REG_WMASK_GE_BACKOFF_RANDOM_SEED()                   (0x3FF01FF)

    //Field: GE_CF_BACK_RANDOM_SEED
    #define  FLD_LSB_GE_CF_BACK_RANDOM_SEED()                     (0)
    #define  FLD_MSB_GE_CF_BACK_RANDOM_SEED()                     (7)
    #define  FLD_MASK_GE_CF_BACK_RANDOM_SEED()                    (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_CF_BACK_RANDOM_SEED(v)                    (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_CF_BACK_RANDOM_SEED(v)                    (FLD_MRD(0, 7, v))
    #define  SET_GE_CF_BACK_RANDOM_SEED(v)                        OP_FLD_WR(REG_GE_BACKOFF_RANDOM_SEED, 0, 7, v)
    #define  GET_GE_CF_BACK_RANDOM_SEED()                         OP_FLD_RD(REG_GE_BACKOFF_RANDOM_SEED, 0, 7)
    #define  RST_GE_CF_BACK_RANDOM_SEED()                         OP_FLD_WR(REG_GE_BACKOFF_RANDOM_SEED, 0, 7, 0x0)

    //Field: GE_CF_BACK_LD_SEED
    #define  FLD_LSB_GE_CF_BACK_LD_SEED()                         (8)
    #define  FLD_MSB_GE_CF_BACK_LD_SEED()                         (8)
    #define  FLD_MASK_GE_CF_BACK_LD_SEED()                        (FLD_MASK(8, 8))
    #define  FLD_MWD_GE_CF_BACK_LD_SEED(v)                        (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GE_CF_BACK_LD_SEED(v)                        (FLD_MRD(8, 8, v))
    #define  SET_GE_CF_BACK_LD_SEED(v)                            OP_FLD_WR(REG_GE_BACKOFF_RANDOM_SEED, 8, 8, v)
    #define  GET_GE_CF_BACK_LD_SEED()                             OP_FLD_RD(REG_GE_BACKOFF_RANDOM_SEED, 8, 8)
    #define  RST_GE_CF_BACK_LD_SEED()                             OP_FLD_WR(REG_GE_BACKOFF_RANDOM_SEED, 8, 8, 0x0)

    //Field: GE_CF_BACK_SLOT_TIME
    #define  FLD_LSB_GE_CF_BACK_SLOT_TIME()                       (16)
    #define  FLD_MSB_GE_CF_BACK_SLOT_TIME()                       (25)
    #define  FLD_MASK_GE_CF_BACK_SLOT_TIME()                      (FLD_MASK(16, 25))
    #define  FLD_MWD_GE_CF_BACK_SLOT_TIME(v)                      (FLD_MWD(16, 25, v))
    #define  FLD_MRD_GE_CF_BACK_SLOT_TIME(v)                      (FLD_MRD(16, 25, v))
    #define  SET_GE_CF_BACK_SLOT_TIME(v)                          OP_FLD_WR(REG_GE_BACKOFF_RANDOM_SEED, 16, 25, v)
    #define  GET_GE_CF_BACK_SLOT_TIME()                           OP_FLD_RD(REG_GE_BACKOFF_RANDOM_SEED, 16, 25)
    #define  RST_GE_CF_BACK_SLOT_TIME()                           OP_FLD_WR(REG_GE_BACKOFF_RANDOM_SEED, 16, 25, 0x3e)

    //Write-Register Using Field-Name
    #define  WRF_GE_BACKOFF_RANDOM_SEED(CF_BACK_RANDOM_SEED,CF_BACK_LD_SEED,CF_BACK_SLOT_TIME) \
                (WR_GE_BACKOFF_RANDOM_SEED( \
                  (FLD_MWD_GE_CF_BACK_RANDOM_SEED(CF_BACK_RANDOM_SEED))                | \
                  (FLD_MWD_GE_CF_BACK_LD_SEED(CF_BACK_LD_SEED))                        | \
                  (FLD_MWD_GE_CF_BACK_SLOT_TIME(CF_BACK_SLOT_TIME))                      \
                ))


#define  REG_GE_RX_DEFERRAL                                       (REG_BASE_GE + 0x0034)
    //Read/Write-Register Using Address
    #define  RD_GE_RX_DEFERRAL()                                  (REG32(REG_GE_RX_DEFERRAL))
    #define  WR_GE_RX_DEFERRAL(v)                                 (REG32(REG_GE_RX_DEFERRAL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_RX_DEFERRAL()                           (0x1FF)  
    #define  REG_WMASK_GE_RX_DEFERRAL()                           (0x1FF)

    //Field: GE_CF_RX_SINGLE_DEF_TIME
    #define  FLD_LSB_GE_CF_RX_SINGLE_DEF_TIME()                   (0)
    #define  FLD_MSB_GE_CF_RX_SINGLE_DEF_TIME()                   (7)
    #define  FLD_MASK_GE_CF_RX_SINGLE_DEF_TIME()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_CF_RX_SINGLE_DEF_TIME(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_CF_RX_SINGLE_DEF_TIME(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_CF_RX_SINGLE_DEF_TIME(v)                      OP_FLD_WR(REG_GE_RX_DEFERRAL, 0, 7, v)
    #define  GET_GE_CF_RX_SINGLE_DEF_TIME()                       OP_FLD_RD(REG_GE_RX_DEFERRAL, 0, 7)
    #define  RST_GE_CF_RX_SINGLE_DEF_TIME()                       OP_FLD_WR(REG_GE_RX_DEFERRAL, 0, 7, 0x4)

    //Field: GE_CF_CHK_RX_DEF
    #define  FLD_LSB_GE_CF_CHK_RX_DEF()                           (8)
    #define  FLD_MSB_GE_CF_CHK_RX_DEF()                           (8)
    #define  FLD_MASK_GE_CF_CHK_RX_DEF()                          (FLD_MASK(8, 8))
    #define  FLD_MWD_GE_CF_CHK_RX_DEF(v)                          (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GE_CF_CHK_RX_DEF(v)                          (FLD_MRD(8, 8, v))
    #define  SET_GE_CF_CHK_RX_DEF(v)                              OP_FLD_WR(REG_GE_RX_DEFERRAL, 8, 8, v)
    #define  GET_GE_CF_CHK_RX_DEF()                               OP_FLD_RD(REG_GE_RX_DEFERRAL, 8, 8)
    #define  RST_GE_CF_CHK_RX_DEF()                               OP_FLD_WR(REG_GE_RX_DEFERRAL, 8, 8, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_RX_DEFERRAL(CF_RX_SINGLE_DEF_TIME,CF_CHK_RX_DEF) \
                (WR_GE_RX_DEFERRAL( \
                  (FLD_MWD_GE_CF_RX_SINGLE_DEF_TIME(CF_RX_SINGLE_DEF_TIME))            | \
                  (FLD_MWD_GE_CF_CHK_RX_DEF(CF_CHK_RX_DEF))                              \
                ))


#define  REG_GE_RX_FILTER_EN                                      (REG_BASE_GE + 0x0038)
    //Read/Write-Register Using Address
    #define  RD_GE_RX_FILTER_EN()                                 (REG32(REG_GE_RX_FILTER_EN))
    #define  WR_GE_RX_FILTER_EN(v)                                (REG32(REG_GE_RX_FILTER_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_RX_FILTER_EN()                          (0xF)  
    #define  REG_WMASK_GE_RX_FILTER_EN()                          (0xF)

    //Field: GE_CF_UC_FILTER_EN
    #define  FLD_LSB_GE_CF_UC_FILTER_EN()                         (0)
    #define  FLD_MSB_GE_CF_UC_FILTER_EN()                         (0)
    #define  FLD_MASK_GE_CF_UC_FILTER_EN()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_UC_FILTER_EN(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_UC_FILTER_EN(v)                        (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_UC_FILTER_EN(v)                            OP_FLD_WR(REG_GE_RX_FILTER_EN, 0, 0, v)
    #define  GET_GE_CF_UC_FILTER_EN()                             OP_FLD_RD(REG_GE_RX_FILTER_EN, 0, 0)
    #define  RST_GE_CF_UC_FILTER_EN()                             OP_FLD_WR(REG_GE_RX_FILTER_EN, 0, 0, 0x0)

    //Field: GE_CF_MC_FILTER_EN
    #define  FLD_LSB_GE_CF_MC_FILTER_EN()                         (1)
    #define  FLD_MSB_GE_CF_MC_FILTER_EN()                         (1)
    #define  FLD_MASK_GE_CF_MC_FILTER_EN()                        (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_CF_MC_FILTER_EN(v)                        (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_CF_MC_FILTER_EN(v)                        (FLD_MRD(1, 1, v))
    #define  SET_GE_CF_MC_FILTER_EN(v)                            OP_FLD_WR(REG_GE_RX_FILTER_EN, 1, 1, v)
    #define  GET_GE_CF_MC_FILTER_EN()                             OP_FLD_RD(REG_GE_RX_FILTER_EN, 1, 1)
    #define  RST_GE_CF_MC_FILTER_EN()                             OP_FLD_WR(REG_GE_RX_FILTER_EN, 1, 1, 0x0)

    //Field: GE_CF_BC_FILTER_EN
    #define  FLD_LSB_GE_CF_BC_FILTER_EN()                         (2)
    #define  FLD_MSB_GE_CF_BC_FILTER_EN()                         (2)
    #define  FLD_MASK_GE_CF_BC_FILTER_EN()                        (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_CF_BC_FILTER_EN(v)                        (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_CF_BC_FILTER_EN(v)                        (FLD_MRD(2, 2, v))
    #define  SET_GE_CF_BC_FILTER_EN(v)                            OP_FLD_WR(REG_GE_RX_FILTER_EN, 2, 2, v)
    #define  GET_GE_CF_BC_FILTER_EN()                             OP_FLD_RD(REG_GE_RX_FILTER_EN, 2, 2)
    #define  RST_GE_CF_BC_FILTER_EN()                             OP_FLD_WR(REG_GE_RX_FILTER_EN, 2, 2, 0x0)

    //Field: GE_CF_UNK_CTRL_FILTER_EN
    #define  FLD_LSB_GE_CF_UNK_CTRL_FILTER_EN()                   (3)
    #define  FLD_MSB_GE_CF_UNK_CTRL_FILTER_EN()                   (3)
    #define  FLD_MASK_GE_CF_UNK_CTRL_FILTER_EN()                  (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_CF_UNK_CTRL_FILTER_EN(v)                  (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_CF_UNK_CTRL_FILTER_EN(v)                  (FLD_MRD(3, 3, v))
    #define  SET_GE_CF_UNK_CTRL_FILTER_EN(v)                      OP_FLD_WR(REG_GE_RX_FILTER_EN, 3, 3, v)
    #define  GET_GE_CF_UNK_CTRL_FILTER_EN()                       OP_FLD_RD(REG_GE_RX_FILTER_EN, 3, 3)
    #define  RST_GE_CF_UNK_CTRL_FILTER_EN()                       OP_FLD_WR(REG_GE_RX_FILTER_EN, 3, 3, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_RX_FILTER_EN(CF_UC_FILTER_EN,CF_MC_FILTER_EN,CF_BC_FILTER_EN,CF_UNK_CTRL_FILTER_EN) \
                (WR_GE_RX_FILTER_EN( \
                  (FLD_MWD_GE_CF_UC_FILTER_EN(CF_UC_FILTER_EN))                        | \
                  (FLD_MWD_GE_CF_MC_FILTER_EN(CF_MC_FILTER_EN))                        | \
                  (FLD_MWD_GE_CF_BC_FILTER_EN(CF_BC_FILTER_EN))                        | \
                  (FLD_MWD_GE_CF_UNK_CTRL_FILTER_EN(CF_UNK_CTRL_FILTER_EN))              \
                ))


#define  REG_GE_RX_RUNT_EN                                        (REG_BASE_GE + 0x003c)
    //Read/Write-Register Using Address
    #define  RD_GE_RX_RUNT_EN()                                   (REG32(REG_GE_RX_RUNT_EN))
    #define  WR_GE_RX_RUNT_EN(v)                                  (REG32(REG_GE_RX_RUNT_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_RX_RUNT_EN()                            (0x1)  
    #define  REG_WMASK_GE_RX_RUNT_EN()                            (0x1)

    //Field: GE_CF_RX_RUNT_EN
    #define  FLD_LSB_GE_CF_RX_RUNT_EN()                           (0)
    #define  FLD_MSB_GE_CF_RX_RUNT_EN()                           (0)
    #define  FLD_MASK_GE_CF_RX_RUNT_EN()                          (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_RX_RUNT_EN(v)                          (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_RX_RUNT_EN(v)                          (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_RX_RUNT_EN(v)                              OP_FLD_WR_EXC(REG_GE_RX_RUNT_EN, 0, 0, v)
    #define  GET_GE_CF_RX_RUNT_EN()                               OP_FLD_RD(REG_GE_RX_RUNT_EN, 0, 0)
    #define  RST_GE_CF_RX_RUNT_EN()                               OP_FLD_WR_EXC(REG_GE_RX_RUNT_EN, 0, 0, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_RX_RUNT_EN(CF_RX_RUNT_EN) \
                (WR_GE_RX_RUNT_EN( \
                  (FLD_MWD_GE_CF_RX_RUNT_EN(CF_RX_RUNT_EN))                              \
                ))


#define  REG_GE_TX_DEFERRAL                                       (REG_BASE_GE + 0x0040)
    //Read/Write-Register Using Address
    #define  RD_GE_TX_DEFERRAL()                                  (REG32(REG_GE_TX_DEFERRAL))
    #define  WR_GE_TX_DEFERRAL(v)                                 (REG32(REG_GE_TX_DEFERRAL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TX_DEFERRAL()                           (0x1FFFFFF)  
    #define  REG_WMASK_GE_TX_DEFERRAL()                           (0x1FFFFFF)

    //Field: GE_CF_TWO_DEF_TIME1
    #define  FLD_LSB_GE_CF_TWO_DEF_TIME1()                        (0)
    #define  FLD_MSB_GE_CF_TWO_DEF_TIME1()                        (7)
    #define  FLD_MASK_GE_CF_TWO_DEF_TIME1()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_CF_TWO_DEF_TIME1(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_CF_TWO_DEF_TIME1(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_CF_TWO_DEF_TIME1(v)                           OP_FLD_WR(REG_GE_TX_DEFERRAL, 0, 7, v)
    #define  GET_GE_CF_TWO_DEF_TIME1()                            OP_FLD_RD(REG_GE_TX_DEFERRAL, 0, 7)
    #define  RST_GE_CF_TWO_DEF_TIME1()                            OP_FLD_WR(REG_GE_TX_DEFERRAL, 0, 7, 0x8)

    //Field: GE_CF_TWO_DEF_TIME2
    #define  FLD_LSB_GE_CF_TWO_DEF_TIME2()                        (8)
    #define  FLD_MSB_GE_CF_TWO_DEF_TIME2()                        (15)
    #define  FLD_MASK_GE_CF_TWO_DEF_TIME2()                       (FLD_MASK(8, 15))
    #define  FLD_MWD_GE_CF_TWO_DEF_TIME2(v)                       (FLD_MWD(8, 15, v))
    #define  FLD_MRD_GE_CF_TWO_DEF_TIME2(v)                       (FLD_MRD(8, 15, v))
    #define  SET_GE_CF_TWO_DEF_TIME2(v)                           OP_FLD_WR(REG_GE_TX_DEFERRAL, 8, 15, v)
    #define  GET_GE_CF_TWO_DEF_TIME2()                            OP_FLD_RD(REG_GE_TX_DEFERRAL, 8, 15)
    #define  RST_GE_CF_TWO_DEF_TIME2()                            OP_FLD_WR(REG_GE_TX_DEFERRAL, 8, 15, 0x4)

    //Field: GE_CF_SINGLE_DEF_TIME
    #define  FLD_LSB_GE_CF_SINGLE_DEF_TIME()                      (16)
    #define  FLD_MSB_GE_CF_SINGLE_DEF_TIME()                      (23)
    #define  FLD_MASK_GE_CF_SINGLE_DEF_TIME()                     (FLD_MASK(16, 23))
    #define  FLD_MWD_GE_CF_SINGLE_DEF_TIME(v)                     (FLD_MWD(16, 23, v))
    #define  FLD_MRD_GE_CF_SINGLE_DEF_TIME(v)                     (FLD_MRD(16, 23, v))
    #define  SET_GE_CF_SINGLE_DEF_TIME(v)                         OP_FLD_WR(REG_GE_TX_DEFERRAL, 16, 23, v)
    #define  GET_GE_CF_SINGLE_DEF_TIME()                          OP_FLD_RD(REG_GE_TX_DEFERRAL, 16, 23)
    #define  RST_GE_CF_SINGLE_DEF_TIME()                          OP_FLD_WR(REG_GE_TX_DEFERRAL, 16, 23, 0x4)

    //Field: GE_CF_TWO_DEFERRAL_SEL
    #define  FLD_LSB_GE_CF_TWO_DEFERRAL_SEL()                     (24)
    #define  FLD_MSB_GE_CF_TWO_DEFERRAL_SEL()                     (24)
    #define  FLD_MASK_GE_CF_TWO_DEFERRAL_SEL()                    (FLD_MASK(24, 24))
    #define  FLD_MWD_GE_CF_TWO_DEFERRAL_SEL(v)                    (FLD_MWD(24, 24, v))
    #define  FLD_MRD_GE_CF_TWO_DEFERRAL_SEL(v)                    (FLD_MRD(24, 24, v))
    #define  SET_GE_CF_TWO_DEFERRAL_SEL(v)                        OP_FLD_WR(REG_GE_TX_DEFERRAL, 24, 24, v)
    #define  GET_GE_CF_TWO_DEFERRAL_SEL()                         OP_FLD_RD(REG_GE_TX_DEFERRAL, 24, 24)
    #define  RST_GE_CF_TWO_DEFERRAL_SEL()                         OP_FLD_WR(REG_GE_TX_DEFERRAL, 24, 24, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_TX_DEFERRAL(CF_TWO_DEF_TIME1,CF_TWO_DEF_TIME2,CF_SINGLE_DEF_TIME,CF_TWO_DEFERRAL_SEL) \
                (WR_GE_TX_DEFERRAL( \
                  (FLD_MWD_GE_CF_TWO_DEF_TIME1(CF_TWO_DEF_TIME1))                      | \
                  (FLD_MWD_GE_CF_TWO_DEF_TIME2(CF_TWO_DEF_TIME2))                      | \
                  (FLD_MWD_GE_CF_SINGLE_DEF_TIME(CF_SINGLE_DEF_TIME))                  | \
                  (FLD_MWD_GE_CF_TWO_DEFERRAL_SEL(CF_TWO_DEFERRAL_SEL))                  \
                ))


#define  REG_GE_TX_PREAMBLE                                       (REG_BASE_GE + 0x0044)
    //Read/Write-Register Using Address
    #define  RD_GE_TX_PREAMBLE()                                  (REG32(REG_GE_TX_PREAMBLE))
    #define  WR_GE_TX_PREAMBLE(v)                                 (REG32(REG_GE_TX_PREAMBLE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TX_PREAMBLE()                           (0x3FF)  
    #define  REG_WMASK_GE_TX_PREAMBLE()                           (0x3FF)

    //Field: GE_CF_PREAMBLE_CNT
    #define  FLD_LSB_GE_CF_PREAMBLE_CNT()                         (0)
    #define  FLD_MSB_GE_CF_PREAMBLE_CNT()                         (4)
    #define  FLD_MASK_GE_CF_PREAMBLE_CNT()                        (FLD_MASK(0, 4))
    #define  FLD_MWD_GE_CF_PREAMBLE_CNT(v)                        (FLD_MWD(0, 4, v))
    #define  FLD_MRD_GE_CF_PREAMBLE_CNT(v)                        (FLD_MRD(0, 4, v))
    #define  SET_GE_CF_PREAMBLE_CNT(v)                            OP_FLD_WR(REG_GE_TX_PREAMBLE, 0, 4, v)
    #define  GET_GE_CF_PREAMBLE_CNT()                             OP_FLD_RD(REG_GE_TX_PREAMBLE, 0, 4)
    #define  RST_GE_CF_PREAMBLE_CNT()                             OP_FLD_WR(REG_GE_TX_PREAMBLE, 0, 4, 0x7)

    //Field: GE_CF_JAM_CNT
    #define  FLD_LSB_GE_CF_JAM_CNT()                              (5)
    #define  FLD_MSB_GE_CF_JAM_CNT()                              (9)
    #define  FLD_MASK_GE_CF_JAM_CNT()                             (FLD_MASK(5, 9))
    #define  FLD_MWD_GE_CF_JAM_CNT(v)                             (FLD_MWD(5, 9, v))
    #define  FLD_MRD_GE_CF_JAM_CNT(v)                             (FLD_MRD(5, 9, v))
    #define  SET_GE_CF_JAM_CNT(v)                                 OP_FLD_WR(REG_GE_TX_PREAMBLE, 5, 9, v)
    #define  GET_GE_CF_JAM_CNT()                                  OP_FLD_RD(REG_GE_TX_PREAMBLE, 5, 9)
    #define  RST_GE_CF_JAM_CNT()                                  OP_FLD_WR(REG_GE_TX_PREAMBLE, 5, 9, 0x4)

    //Write-Register Using Field-Name
    #define  WRF_GE_TX_PREAMBLE(CF_PREAMBLE_CNT,CF_JAM_CNT) \
                (WR_GE_TX_PREAMBLE( \
                  (FLD_MWD_GE_CF_PREAMBLE_CNT(CF_PREAMBLE_CNT))                        | \
                  (FLD_MWD_GE_CF_JAM_CNT(CF_JAM_CNT))                                    \
                ))


#define  REG_GE_SILENT_MODE                                       (REG_BASE_GE + 0x0048)
    //Read/Write-Register Using Address
    #define  RD_GE_SILENT_MODE()                                  (REG32(REG_GE_SILENT_MODE))
    #define  WR_GE_SILENT_MODE(v)                                 (REG32(REG_GE_SILENT_MODE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_SILENT_MODE()                           (0x1)  
    #define  REG_WMASK_GE_SILENT_MODE()                           (0x1)

    //Field: GE_CF_SILENT_MODE
    #define  FLD_LSB_GE_CF_SILENT_MODE()                          (0)
    #define  FLD_MSB_GE_CF_SILENT_MODE()                          (0)
    #define  FLD_MASK_GE_CF_SILENT_MODE()                         (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_SILENT_MODE(v)                         (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_SILENT_MODE(v)                         (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_SILENT_MODE(v)                             OP_FLD_WR_EXC(REG_GE_SILENT_MODE, 0, 0, v)
    #define  GET_GE_CF_SILENT_MODE()                              OP_FLD_RD(REG_GE_SILENT_MODE, 0, 0)
    #define  RST_GE_CF_SILENT_MODE()                              OP_FLD_WR_EXC(REG_GE_SILENT_MODE, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_SILENT_MODE(CF_SILENT_MODE) \
                (WR_GE_SILENT_MODE( \
                  (FLD_MWD_GE_CF_SILENT_MODE(CF_SILENT_MODE))                            \
                ))


#define  REG_GE_TX_SET_FCS_ERR                                    (REG_BASE_GE + 0x004c)
    //Read/Write-Register Using Address
    #define  RD_GE_TX_SET_FCS_ERR()                               (REG32(REG_GE_TX_SET_FCS_ERR))
    #define  WR_GE_TX_SET_FCS_ERR(v)                              (REG32(REG_GE_TX_SET_FCS_ERR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TX_SET_FCS_ERR()                        (0x1)  
    #define  REG_WMASK_GE_TX_SET_FCS_ERR()                        (0x1)

    //Field: GE_CF_SET_FCS_ERR
    #define  FLD_LSB_GE_CF_SET_FCS_ERR()                          (0)
    #define  FLD_MSB_GE_CF_SET_FCS_ERR()                          (0)
    #define  FLD_MASK_GE_CF_SET_FCS_ERR()                         (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_SET_FCS_ERR(v)                         (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_SET_FCS_ERR(v)                         (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_SET_FCS_ERR(v)                             OP_FLD_WR_EXC(REG_GE_TX_SET_FCS_ERR, 0, 0, v)
    #define  GET_GE_CF_SET_FCS_ERR()                              OP_FLD_RD(REG_GE_TX_SET_FCS_ERR, 0, 0)
    #define  RST_GE_CF_SET_FCS_ERR()                              OP_FLD_WR_EXC(REG_GE_TX_SET_FCS_ERR, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_TX_SET_FCS_ERR(CF_SET_FCS_ERR) \
                (WR_GE_TX_SET_FCS_ERR( \
                  (FLD_MWD_GE_CF_SET_FCS_ERR(CF_SET_FCS_ERR))                            \
                ))


#define  REG_GE_PAUSE_DETECT_EN                                   (REG_BASE_GE + 0x0050)
    //Read/Write-Register Using Address
    #define  RD_GE_PAUSE_DETECT_EN()                              (REG32(REG_GE_PAUSE_DETECT_EN))
    #define  WR_GE_PAUSE_DETECT_EN(v)                             (REG32(REG_GE_PAUSE_DETECT_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_PAUSE_DETECT_EN()                       (0x1)  
    #define  REG_WMASK_GE_PAUSE_DETECT_EN()                       (0x1)

    //Field: GE_CF_RX_PAUSE_DETECT
    #define  FLD_LSB_GE_CF_RX_PAUSE_DETECT()                      (0)
    #define  FLD_MSB_GE_CF_RX_PAUSE_DETECT()                      (0)
    #define  FLD_MASK_GE_CF_RX_PAUSE_DETECT()                     (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_RX_PAUSE_DETECT(v)                     (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_RX_PAUSE_DETECT(v)                     (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_RX_PAUSE_DETECT(v)                         OP_FLD_WR_EXC(REG_GE_PAUSE_DETECT_EN, 0, 0, v)
    #define  GET_GE_CF_RX_PAUSE_DETECT()                          OP_FLD_RD(REG_GE_PAUSE_DETECT_EN, 0, 0)
    #define  RST_GE_CF_RX_PAUSE_DETECT()                          OP_FLD_WR_EXC(REG_GE_PAUSE_DETECT_EN, 0, 0, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_PAUSE_DETECT_EN(CF_RX_PAUSE_DETECT) \
                (WR_GE_PAUSE_DETECT_EN( \
                  (FLD_MWD_GE_CF_RX_PAUSE_DETECT(CF_RX_PAUSE_DETECT))                    \
                ))


#define  REG_GE_MC_ADDR_H                                         (REG_BASE_GE + 0x005c)
    //Read/Write-Register Using Address
    #define  RD_GE_MC_ADDR_H()                                    (REG32(REG_GE_MC_ADDR_H))
    #define  WR_GE_MC_ADDR_H(v)                                   (REG32(REG_GE_MC_ADDR_H) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MC_ADDR_H()                             (0xFFFF)  
    #define  REG_WMASK_GE_MC_ADDR_H()                             (0xFFFF)

    //Field: GE_CF_MAC_MC_H
    #define  FLD_LSB_GE_CF_MAC_MC_H()                             (0)
    #define  FLD_MSB_GE_CF_MAC_MC_H()                             (15)
    #define  FLD_MASK_GE_CF_MAC_MC_H()                            (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_CF_MAC_MC_H(v)                            (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_CF_MAC_MC_H(v)                            (FLD_MRD(0, 15, v))
    #define  SET_GE_CF_MAC_MC_H(v)                                OP_FLD_WR_EXC(REG_GE_MC_ADDR_H, 0, 15, v)
    #define  GET_GE_CF_MAC_MC_H()                                 OP_FLD_RD(REG_GE_MC_ADDR_H, 0, 15)
    #define  RST_GE_CF_MAC_MC_H()                                 OP_FLD_WR_EXC(REG_GE_MC_ADDR_H, 0, 15, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_MC_ADDR_H(CF_MAC_MC_H) \
                (WR_GE_MC_ADDR_H( \
                  (FLD_MWD_GE_CF_MAC_MC_H(CF_MAC_MC_H))                                  \
                ))


#define  REG_GE_MC_ADDR_L                                         (REG_BASE_GE + 0x0060)
    //Read/Write-Register Using Address
    #define  RD_GE_MC_ADDR_L()                                    (REG32(REG_GE_MC_ADDR_L))
    #define  WR_GE_MC_ADDR_L(v)                                   (REG32(REG_GE_MC_ADDR_L) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MC_ADDR_L()                             (0xFFFFFFFF)  
    #define  REG_WMASK_GE_MC_ADDR_L()                             (0xFFFFFFFF)

    //Field: GE_CF_MAC_MC_L
    #define  FLD_LSB_GE_CF_MAC_MC_L()                             (0)
    #define  FLD_MSB_GE_CF_MAC_MC_L()                             (31)
    #define  FLD_MASK_GE_CF_MAC_MC_L()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_MAC_MC_L(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_MAC_MC_L(v)                            (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_MAC_MC_L(v)                                OP_FLD_WR_EXC(REG_GE_MC_ADDR_L, 0, 31, v)
    #define  GET_GE_CF_MAC_MC_L()                                 OP_FLD_RD(REG_GE_MC_ADDR_L, 0, 31)
    #define  RST_GE_CF_MAC_MC_L()                                 OP_FLD_WR_EXC(REG_GE_MC_ADDR_L, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_MC_ADDR_L(CF_MAC_MC_L) \
                (WR_GE_MC_ADDR_L( \
                  (FLD_MWD_GE_CF_MAC_MC_L(CF_MAC_MC_L))                                  \
                ))


#define  REG_GE_SOURCE_ADDR_H                                     (REG_BASE_GE + 0x0064)
    //Read/Write-Register Using Address
    #define  RD_GE_SOURCE_ADDR_H()                                (REG32(REG_GE_SOURCE_ADDR_H))
    #define  WR_GE_SOURCE_ADDR_H(v)                               (REG32(REG_GE_SOURCE_ADDR_H) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_SOURCE_ADDR_H()                         (0xFFFF)  
    #define  REG_WMASK_GE_SOURCE_ADDR_H()                         (0xFFFF)

    //Field: GE_CF_MAC_SA_H
    #define  FLD_LSB_GE_CF_MAC_SA_H()                             (0)
    #define  FLD_MSB_GE_CF_MAC_SA_H()                             (15)
    #define  FLD_MASK_GE_CF_MAC_SA_H()                            (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_CF_MAC_SA_H(v)                            (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_CF_MAC_SA_H(v)                            (FLD_MRD(0, 15, v))
    #define  SET_GE_CF_MAC_SA_H(v)                                OP_FLD_WR_EXC(REG_GE_SOURCE_ADDR_H, 0, 15, v)
    #define  GET_GE_CF_MAC_SA_H()                                 OP_FLD_RD(REG_GE_SOURCE_ADDR_H, 0, 15)
    #define  RST_GE_CF_MAC_SA_H()                                 OP_FLD_WR_EXC(REG_GE_SOURCE_ADDR_H, 0, 15, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_SOURCE_ADDR_H(CF_MAC_SA_H) \
                (WR_GE_SOURCE_ADDR_H( \
                  (FLD_MWD_GE_CF_MAC_SA_H(CF_MAC_SA_H))                                  \
                ))


#define  REG_GE_SOURCE_ADDR_L                                     (REG_BASE_GE + 0x0068)
    //Read/Write-Register Using Address
    #define  RD_GE_SOURCE_ADDR_L()                                (REG32(REG_GE_SOURCE_ADDR_L))
    #define  WR_GE_SOURCE_ADDR_L(v)                               (REG32(REG_GE_SOURCE_ADDR_L) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_SOURCE_ADDR_L()                         (0xFFFFFFFF)  
    #define  REG_WMASK_GE_SOURCE_ADDR_L()                         (0xFFFFFFFF)

    //Field: GE_CF_MAC_SA_L
    #define  FLD_LSB_GE_CF_MAC_SA_L()                             (0)
    #define  FLD_MSB_GE_CF_MAC_SA_L()                             (31)
    #define  FLD_MASK_GE_CF_MAC_SA_L()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_MAC_SA_L(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_MAC_SA_L(v)                            (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_MAC_SA_L(v)                                OP_FLD_WR_EXC(REG_GE_SOURCE_ADDR_L, 0, 31, v)
    #define  GET_GE_CF_MAC_SA_L()                                 OP_FLD_RD(REG_GE_SOURCE_ADDR_L, 0, 31)
    #define  RST_GE_CF_MAC_SA_L()                                 OP_FLD_WR_EXC(REG_GE_SOURCE_ADDR_L, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_SOURCE_ADDR_L(CF_MAC_SA_L) \
                (WR_GE_SOURCE_ADDR_L( \
                  (FLD_MWD_GE_CF_MAC_SA_L(CF_MAC_SA_L))                                  \
                ))


#define  REG_GE_MAC_LOOPBACK_CTRL                                 (REG_BASE_GE + 0x006c)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_LOOPBACK_CTRL()                            (REG32(REG_GE_MAC_LOOPBACK_CTRL))
    #define  WR_GE_MAC_LOOPBACK_CTRL(v)                           (REG32(REG_GE_MAC_LOOPBACK_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_LOOPBACK_CTRL()                     (0x7)  
    #define  REG_WMASK_GE_MAC_LOOPBACK_CTRL()                     (0x7)

    //Field: GE_CF_IN_LOOPBACK_EN
    #define  FLD_LSB_GE_CF_IN_LOOPBACK_EN()                       (0)
    #define  FLD_MSB_GE_CF_IN_LOOPBACK_EN()                       (0)
    #define  FLD_MASK_GE_CF_IN_LOOPBACK_EN()                      (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_IN_LOOPBACK_EN(v)                      (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_IN_LOOPBACK_EN(v)                      (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_IN_LOOPBACK_EN(v)                          OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 0, 0, v)
    #define  SET_GE_CF_IN_LOOPBACK_EN_DISABLE_()                  OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 0, 0, 0x0)
    #define  KEY_GE_CF_IN_LOOPBACK_EN_DISABLE_()                  (0x0)
    #define  SET_GE_CF_IN_LOOPBACK_EN_ENABLE_()                   OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 0, 0, 0x1)
    #define  KEY_GE_CF_IN_LOOPBACK_EN_ENABLE_()                   (0x1)
    #define  GET_GE_CF_IN_LOOPBACK_EN()                           OP_FLD_RD(REG_GE_MAC_LOOPBACK_CTRL, 0, 0)
    #define  RST_GE_CF_IN_LOOPBACK_EN()                           OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 0, 0, 0x0)

    //Field: GE_CF_OUT_LOOPBACK_DRIVER
    #define  FLD_LSB_GE_CF_OUT_LOOPBACK_DRIVER()                  (1)
    #define  FLD_MSB_GE_CF_OUT_LOOPBACK_DRIVER()                  (1)
    #define  FLD_MASK_GE_CF_OUT_LOOPBACK_DRIVER()                 (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_CF_OUT_LOOPBACK_DRIVER(v)                 (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_CF_OUT_LOOPBACK_DRIVER(v)                 (FLD_MRD(1, 1, v))
    #define  SET_GE_CF_OUT_LOOPBACK_DRIVER(v)                     OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 1, 1, v)
    #define  GET_GE_CF_OUT_LOOPBACK_DRIVER()                      OP_FLD_RD(REG_GE_MAC_LOOPBACK_CTRL, 1, 1)
    #define  RST_GE_CF_OUT_LOOPBACK_DRIVER()                      OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 1, 1, 0x0)

    //Field: GE_CF_OUT_LOOPBACK_EN
    #define  FLD_LSB_GE_CF_OUT_LOOPBACK_EN()                      (2)
    #define  FLD_MSB_GE_CF_OUT_LOOPBACK_EN()                      (2)
    #define  FLD_MASK_GE_CF_OUT_LOOPBACK_EN()                     (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_CF_OUT_LOOPBACK_EN(v)                     (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_CF_OUT_LOOPBACK_EN(v)                     (FLD_MRD(2, 2, v))
    #define  SET_GE_CF_OUT_LOOPBACK_EN(v)                         OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 2, 2, v)
    #define  SET_GE_CF_OUT_LOOPBACK_EN_DISABLE_()                 OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 2, 2, 0x0)
    #define  KEY_GE_CF_OUT_LOOPBACK_EN_DISABLE_()                 (0x0)
    #define  SET_GE_CF_OUT_LOOPBACK_EN_ENABLE_()                  OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 2, 2, 0x1)
    #define  KEY_GE_CF_OUT_LOOPBACK_EN_ENABLE_()                  (0x1)
    #define  GET_GE_CF_OUT_LOOPBACK_EN()                          OP_FLD_RD(REG_GE_MAC_LOOPBACK_CTRL, 2, 2)
    #define  RST_GE_CF_OUT_LOOPBACK_EN()                          OP_FLD_WR(REG_GE_MAC_LOOPBACK_CTRL, 2, 2, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_LOOPBACK_CTRL(CF_IN_LOOPBACK_EN,CF_OUT_LOOPBACK_DRIVER,CF_OUT_LOOPBACK_EN) \
                (WR_GE_MAC_LOOPBACK_CTRL( \
                  (FLD_MWD_GE_CF_IN_LOOPBACK_EN(CF_IN_LOOPBACK_EN))                    | \
                  (FLD_MWD_GE_CF_OUT_LOOPBACK_DRIVER(CF_OUT_LOOPBACK_DRIVER))          | \
                  (FLD_MWD_GE_CF_OUT_LOOPBACK_EN(CF_OUT_LOOPBACK_EN))                    \
                ))


#define  REG_GE_EEE_EN                                            (REG_BASE_GE + 0x0070)
    //Read/Write-Register Using Address
    #define  RD_GE_EEE_EN()                                       (REG32(REG_GE_EEE_EN))
    #define  WR_GE_EEE_EN(v)                                      (REG32(REG_GE_EEE_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_EEE_EN()                                (0x1)  
    #define  REG_WMASK_GE_EEE_EN()                                (0x1)

    //Field: GE_CF_EEE_EN
    #define  FLD_LSB_GE_CF_EEE_EN()                               (0)
    #define  FLD_MSB_GE_CF_EEE_EN()                               (0)
    #define  FLD_MASK_GE_CF_EEE_EN()                              (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_EEE_EN(v)                              (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_EEE_EN(v)                              (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_EEE_EN(v)                                  OP_FLD_WR_EXC(REG_GE_EEE_EN, 0, 0, v)
    #define  GET_GE_CF_EEE_EN()                                   OP_FLD_RD(REG_GE_EEE_EN, 0, 0)
    #define  RST_GE_CF_EEE_EN()                                   OP_FLD_WR_EXC(REG_GE_EEE_EN, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_EEE_EN(CF_EEE_EN) \
                (WR_GE_EEE_EN( \
                  (FLD_MWD_GE_CF_EEE_EN(CF_EEE_EN))                                      \
                ))


#define  REG_GE_EEE_WAIT_TIME                                     (REG_BASE_GE + 0x0074)
    //Read/Write-Register Using Address
    #define  RD_GE_EEE_WAIT_TIME()                                (REG32(REG_GE_EEE_WAIT_TIME))
    #define  WR_GE_EEE_WAIT_TIME(v)                               (REG32(REG_GE_EEE_WAIT_TIME) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_EEE_WAIT_TIME()                         (0xFFFFFFFF)  
    #define  REG_WMASK_GE_EEE_WAIT_TIME()                         (0xFFFFFFFF)

    //Field: GE_CF_TX_WAIT_TIME
    #define  FLD_LSB_GE_CF_TX_WAIT_TIME()                         (0)
    #define  FLD_MSB_GE_CF_TX_WAIT_TIME()                         (31)
    #define  FLD_MASK_GE_CF_TX_WAIT_TIME()                        (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_TX_WAIT_TIME(v)                        (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_TX_WAIT_TIME(v)                        (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_TX_WAIT_TIME(v)                            OP_FLD_WR_EXC(REG_GE_EEE_WAIT_TIME, 0, 31, v)
    #define  GET_GE_CF_TX_WAIT_TIME()                             OP_FLD_RD(REG_GE_EEE_WAIT_TIME, 0, 31)
    #define  RST_GE_CF_TX_WAIT_TIME()                             OP_FLD_WR_EXC(REG_GE_EEE_WAIT_TIME, 0, 31, 0xbebc20)

    //Write-Register Using Field-Name
    #define  WRF_GE_EEE_WAIT_TIME(CF_TX_WAIT_TIME) \
                (WR_GE_EEE_WAIT_TIME( \
                  (FLD_MWD_GE_CF_TX_WAIT_TIME(CF_TX_WAIT_TIME))                          \
                ))


#define  REG_GE_EEE_SLEEP_TIME                                    (REG_BASE_GE + 0x0078)
    //Read/Write-Register Using Address
    #define  RD_GE_EEE_SLEEP_TIME()                               (REG32(REG_GE_EEE_SLEEP_TIME))
    #define  WR_GE_EEE_SLEEP_TIME(v)                              (REG32(REG_GE_EEE_SLEEP_TIME) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_EEE_SLEEP_TIME()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GE_EEE_SLEEP_TIME()                        (0xFFFFFFFF)

    //Field: GE_CF_TX_SLEEP_TIME
    #define  FLD_LSB_GE_CF_TX_SLEEP_TIME()                        (0)
    #define  FLD_MSB_GE_CF_TX_SLEEP_TIME()                        (31)
    #define  FLD_MASK_GE_CF_TX_SLEEP_TIME()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_TX_SLEEP_TIME(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_TX_SLEEP_TIME(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_TX_SLEEP_TIME(v)                           OP_FLD_WR_EXC(REG_GE_EEE_SLEEP_TIME, 0, 31, v)
    #define  GET_GE_CF_TX_SLEEP_TIME()                            OP_FLD_RD(REG_GE_EEE_SLEEP_TIME, 0, 31)
    #define  RST_GE_CF_TX_SLEEP_TIME()                            OP_FLD_WR_EXC(REG_GE_EEE_SLEEP_TIME, 0, 31, 0x2625a0)

    //Write-Register Using Field-Name
    #define  WRF_GE_EEE_SLEEP_TIME(CF_TX_SLEEP_TIME) \
                (WR_GE_EEE_SLEEP_TIME( \
                  (FLD_MWD_GE_CF_TX_SLEEP_TIME(CF_TX_SLEEP_TIME))                        \
                ))


#define  REG_GE_EEE_WAKEUP_TIME                                   (REG_BASE_GE + 0x007c)
    //Read/Write-Register Using Address
    #define  RD_GE_EEE_WAKEUP_TIME()                              (REG32(REG_GE_EEE_WAKEUP_TIME))
    #define  WR_GE_EEE_WAKEUP_TIME(v)                             (REG32(REG_GE_EEE_WAKEUP_TIME) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_EEE_WAKEUP_TIME()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_EEE_WAKEUP_TIME()                       (0xFFFFFFFF)

    //Field: GE_CF_TX_WAKEUP_TIME
    #define  FLD_LSB_GE_CF_TX_WAKEUP_TIME()                       (0)
    #define  FLD_MSB_GE_CF_TX_WAKEUP_TIME()                       (31)
    #define  FLD_MASK_GE_CF_TX_WAKEUP_TIME()                      (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_TX_WAKEUP_TIME(v)                      (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_TX_WAKEUP_TIME(v)                      (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_TX_WAKEUP_TIME(v)                          OP_FLD_WR_EXC(REG_GE_EEE_WAKEUP_TIME, 0, 31, v)
    #define  GET_GE_CF_TX_WAKEUP_TIME()                           OP_FLD_RD(REG_GE_EEE_WAKEUP_TIME, 0, 31)
    #define  RST_GE_CF_TX_WAKEUP_TIME()                           OP_FLD_WR_EXC(REG_GE_EEE_WAKEUP_TIME, 0, 31, 0x80f)

    //Write-Register Using Field-Name
    #define  WRF_GE_EEE_WAKEUP_TIME(CF_TX_WAKEUP_TIME) \
                (WR_GE_EEE_WAKEUP_TIME( \
                  (FLD_MWD_GE_CF_TX_WAKEUP_TIME(CF_TX_WAKEUP_TIME))                      \
                ))


//------------------------------------
// TimeStamp Config Registers
//------------------------------------
#define  REG_GE_PTP_IMGRESS_LATENCY                               (REG_BASE_GE + 0x0080)
    //Read/Write-Register Using Address
    #define  RD_GE_PTP_IMGRESS_LATENCY()                          (REG32(REG_GE_PTP_IMGRESS_LATENCY))
    #define  WR_GE_PTP_IMGRESS_LATENCY(v)                         (REG32(REG_GE_PTP_IMGRESS_LATENCY) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_PTP_IMGRESS_LATENCY()                   (0xFFFFFF)  
    #define  REG_WMASK_GE_PTP_IMGRESS_LATENCY()                   (0xFFFFFF)

    //Field: GE_PTP_IMGRESS_LATENCY
    #define  FLD_LSB_GE_PTP_IMGRESS_LATENCY()                     (0)
    #define  FLD_MSB_GE_PTP_IMGRESS_LATENCY()                     (23)
    #define  FLD_MASK_GE_PTP_IMGRESS_LATENCY()                    (FLD_MASK(0, 23))
    #define  FLD_MWD_GE_PTP_IMGRESS_LATENCY(v)                    (FLD_MWD(0, 23, v))
    #define  FLD_MRD_GE_PTP_IMGRESS_LATENCY(v)                    (FLD_MRD(0, 23, v))
    #define  SET_GE_PTP_IMGRESS_LATENCY(v)                        OP_FLD_WR_EXC(REG_GE_PTP_IMGRESS_LATENCY, 0, 23, v)
    #define  GET_GE_PTP_IMGRESS_LATENCY()                         OP_FLD_RD(REG_GE_PTP_IMGRESS_LATENCY, 0, 23)
    #define  RST_GE_PTP_IMGRESS_LATENCY()                         OP_FLD_WR_EXC(REG_GE_PTP_IMGRESS_LATENCY, 0, 23, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_PTP_IMGRESS_LATENCY(PTP_IMGRESS_LATENCY) \
                (WR_GE_PTP_IMGRESS_LATENCY( \
                  (FLD_MWD_GE_PTP_IMGRESS_LATENCY(PTP_IMGRESS_LATENCY))                  \
                ))


#define  REG_GE_PTP_EGRESS_LATENCY                                (REG_BASE_GE + 0x0084)
    //Read/Write-Register Using Address
    #define  RD_GE_PTP_EGRESS_LATENCY()                           (REG32(REG_GE_PTP_EGRESS_LATENCY))
    #define  WR_GE_PTP_EGRESS_LATENCY(v)                          (REG32(REG_GE_PTP_EGRESS_LATENCY) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_PTP_EGRESS_LATENCY()                    (0xFFFFFF)  
    #define  REG_WMASK_GE_PTP_EGRESS_LATENCY()                    (0xFFFFFF)

    //Field: GE_CF_TS_EG_LATENCY
    #define  FLD_LSB_GE_CF_TS_EG_LATENCY()                        (0)
    #define  FLD_MSB_GE_CF_TS_EG_LATENCY()                        (23)
    #define  FLD_MASK_GE_CF_TS_EG_LATENCY()                       (FLD_MASK(0, 23))
    #define  FLD_MWD_GE_CF_TS_EG_LATENCY(v)                       (FLD_MWD(0, 23, v))
    #define  FLD_MRD_GE_CF_TS_EG_LATENCY(v)                       (FLD_MRD(0, 23, v))
    #define  SET_GE_CF_TS_EG_LATENCY(v)                           OP_FLD_WR_EXC(REG_GE_PTP_EGRESS_LATENCY, 0, 23, v)
    #define  GET_GE_CF_TS_EG_LATENCY()                            OP_FLD_RD(REG_GE_PTP_EGRESS_LATENCY, 0, 23)
    #define  RST_GE_CF_TS_EG_LATENCY()                            OP_FLD_WR_EXC(REG_GE_PTP_EGRESS_LATENCY, 0, 23, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_PTP_EGRESS_LATENCY(CF_TS_EG_LATENCY) \
                (WR_GE_PTP_EGRESS_LATENCY( \
                  (FLD_MWD_GE_CF_TS_EG_LATENCY(CF_TS_EG_LATENCY))                        \
                ))


#define  REG_GE_DELAY_ASYMMETRY_H                                 (REG_BASE_GE + 0x0088)
    //Read/Write-Register Using Address
    #define  RD_GE_DELAY_ASYMMETRY_H()                            (REG32(REG_GE_DELAY_ASYMMETRY_H))
    #define  WR_GE_DELAY_ASYMMETRY_H(v)                           (REG32(REG_GE_DELAY_ASYMMETRY_H) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_DELAY_ASYMMETRY_H()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GE_DELAY_ASYMMETRY_H()                     (0xFFFFFFFF)

    //Field: GE_CF_ASYM_HIGH
    #define  FLD_LSB_GE_CF_ASYM_HIGH()                            (0)
    #define  FLD_MSB_GE_CF_ASYM_HIGH()                            (31)
    #define  FLD_MASK_GE_CF_ASYM_HIGH()                           (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_ASYM_HIGH(v)                           (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_ASYM_HIGH(v)                           (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_ASYM_HIGH(v)                               OP_FLD_WR_EXC(REG_GE_DELAY_ASYMMETRY_H, 0, 31, v)
    #define  GET_GE_CF_ASYM_HIGH()                                OP_FLD_RD(REG_GE_DELAY_ASYMMETRY_H, 0, 31)
    #define  RST_GE_CF_ASYM_HIGH()                                OP_FLD_WR_EXC(REG_GE_DELAY_ASYMMETRY_H, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_DELAY_ASYMMETRY_H(CF_ASYM_HIGH) \
                (WR_GE_DELAY_ASYMMETRY_H( \
                  (FLD_MWD_GE_CF_ASYM_HIGH(CF_ASYM_HIGH))                                \
                ))


#define  REG_GE_DELAY_ASYMMETRY_L                                 (REG_BASE_GE + 0x008c)
    //Read/Write-Register Using Address
    #define  RD_GE_DELAY_ASYMMETRY_L()                            (REG32(REG_GE_DELAY_ASYMMETRY_L))
    #define  WR_GE_DELAY_ASYMMETRY_L(v)                           (REG32(REG_GE_DELAY_ASYMMETRY_L) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_DELAY_ASYMMETRY_L()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GE_DELAY_ASYMMETRY_L()                     (0xFFFFFFFF)

    //Field: GE_CF_ASYM_LOW
    #define  FLD_LSB_GE_CF_ASYM_LOW()                             (0)
    #define  FLD_MSB_GE_CF_ASYM_LOW()                             (31)
    #define  FLD_MASK_GE_CF_ASYM_LOW()                            (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_CF_ASYM_LOW(v)                            (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_CF_ASYM_LOW(v)                            (FLD_MRD(0, 31, v))
    #define  SET_GE_CF_ASYM_LOW(v)                                OP_FLD_WR_EXC(REG_GE_DELAY_ASYMMETRY_L, 0, 31, v)
    #define  GET_GE_CF_ASYM_LOW()                                 OP_FLD_RD(REG_GE_DELAY_ASYMMETRY_L, 0, 31)
    #define  RST_GE_CF_ASYM_LOW()                                 OP_FLD_WR_EXC(REG_GE_DELAY_ASYMMETRY_L, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_DELAY_ASYMMETRY_L(CF_ASYM_LOW) \
                (WR_GE_DELAY_ASYMMETRY_L( \
                  (FLD_MWD_GE_CF_ASYM_LOW(CF_ASYM_LOW))                                  \
                ))


#define  REG_GE_TIMSTP_CTRL                                       (REG_BASE_GE + 0x0090)
    //Read/Write-Register Using Address
    #define  RD_GE_TIMSTP_CTRL()                                  (REG32(REG_GE_TIMSTP_CTRL))
    #define  WR_GE_TIMSTP_CTRL(v)                                 (REG32(REG_GE_TIMSTP_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TIMSTP_CTRL()                           (0x7)  
    #define  REG_WMASK_GE_TIMSTP_CTRL()                           (0x7)

    //Field: GE_CF_TIMSTP_BYPASS
    #define  FLD_LSB_GE_CF_TIMSTP_BYPASS()                        (0)
    #define  FLD_MSB_GE_CF_TIMSTP_BYPASS()                        (0)
    #define  FLD_MASK_GE_CF_TIMSTP_BYPASS()                       (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_CF_TIMSTP_BYPASS(v)                       (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_CF_TIMSTP_BYPASS(v)                       (FLD_MRD(0, 0, v))
    #define  SET_GE_CF_TIMSTP_BYPASS(v)                           OP_FLD_WR(REG_GE_TIMSTP_CTRL, 0, 0, v)
    #define  GET_GE_CF_TIMSTP_BYPASS()                            OP_FLD_RD(REG_GE_TIMSTP_CTRL, 0, 0)
    #define  RST_GE_CF_TIMSTP_BYPASS()                            OP_FLD_WR(REG_GE_TIMSTP_CTRL, 0, 0, 0x0)

    //Field: GE_CF_TS64_MSB_CTRL
    #define  FLD_LSB_GE_CF_TS64_MSB_CTRL()                        (1)
    #define  FLD_MSB_GE_CF_TS64_MSB_CTRL()                        (2)
    #define  FLD_MASK_GE_CF_TS64_MSB_CTRL()                       (FLD_MASK(1, 2))
    #define  FLD_MWD_GE_CF_TS64_MSB_CTRL(v)                       (FLD_MWD(1, 2, v))
    #define  FLD_MRD_GE_CF_TS64_MSB_CTRL(v)                       (FLD_MRD(1, 2, v))
    #define  SET_GE_CF_TS64_MSB_CTRL(v)                           OP_FLD_WR(REG_GE_TIMSTP_CTRL, 1, 2, v)
    #define  GET_GE_CF_TS64_MSB_CTRL()                            OP_FLD_RD(REG_GE_TIMSTP_CTRL, 1, 2)
    #define  RST_GE_CF_TS64_MSB_CTRL()                            OP_FLD_WR(REG_GE_TIMSTP_CTRL, 1, 2, 0x2)

    //Write-Register Using Field-Name
    #define  WRF_GE_TIMSTP_CTRL(CF_TIMSTP_BYPASS,CF_TS64_MSB_CTRL) \
                (WR_GE_TIMSTP_CTRL( \
                  (FLD_MWD_GE_CF_TIMSTP_BYPASS(CF_TIMSTP_BYPASS))                      | \
                  (FLD_MWD_GE_CF_TS64_MSB_CTRL(CF_TS64_MSB_CTRL))                        \
                ))


//------------------------------------
// APP Registers
//------------------------------------
#define  REG_GE_CH_STATISTIC_CFG                                  (REG_BASE_GE + 0x0094)
    //Read/Write-Register Using Address
    #define  RD_GE_CH_STATISTIC_CFG()                             (REG32(REG_GE_CH_STATISTIC_CFG))
    #define  WR_GE_CH_STATISTIC_CFG(v)                            (REG32(REG_GE_CH_STATISTIC_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_CH_STATISTIC_CFG()                      (0xFF)  
    #define  REG_WMASK_GE_CH_STATISTIC_CFG()                      (0xFF)

    //Field: GE_CF_RX_PKT_STS
    #define  FLD_LSB_GE_CF_RX_PKT_STS()                           (0)
    #define  FLD_MSB_GE_CF_RX_PKT_STS()                           (1)
    #define  FLD_MASK_GE_CF_RX_PKT_STS()                          (FLD_MASK(0, 1))
    #define  FLD_MWD_GE_CF_RX_PKT_STS(v)                          (FLD_MWD(0, 1, v))
    #define  FLD_MRD_GE_CF_RX_PKT_STS(v)                          (FLD_MRD(0, 1, v))
    #define  SET_GE_CF_RX_PKT_STS(v)                              OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 0, 1, v)
    #define  GET_GE_CF_RX_PKT_STS()                               OP_FLD_RD(REG_GE_CH_STATISTIC_CFG, 0, 1)
    #define  RST_GE_CF_RX_PKT_STS()                               OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 0, 1, 0x0)

    //Field: GE_CF_RX_BYTE_STS
    #define  FLD_LSB_GE_CF_RX_BYTE_STS()                          (2)
    #define  FLD_MSB_GE_CF_RX_BYTE_STS()                          (3)
    #define  FLD_MASK_GE_CF_RX_BYTE_STS()                         (FLD_MASK(2, 3))
    #define  FLD_MWD_GE_CF_RX_BYTE_STS(v)                         (FLD_MWD(2, 3, v))
    #define  FLD_MRD_GE_CF_RX_BYTE_STS(v)                         (FLD_MRD(2, 3, v))
    #define  SET_GE_CF_RX_BYTE_STS(v)                             OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 2, 3, v)
    #define  GET_GE_CF_RX_BYTE_STS()                              OP_FLD_RD(REG_GE_CH_STATISTIC_CFG, 2, 3)
    #define  RST_GE_CF_RX_BYTE_STS()                              OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 2, 3, 0x0)

    //Field: GE_CF_TX_PKT_STS
    #define  FLD_LSB_GE_CF_TX_PKT_STS()                           (4)
    #define  FLD_MSB_GE_CF_TX_PKT_STS()                           (5)
    #define  FLD_MASK_GE_CF_TX_PKT_STS()                          (FLD_MASK(4, 5))
    #define  FLD_MWD_GE_CF_TX_PKT_STS(v)                          (FLD_MWD(4, 5, v))
    #define  FLD_MRD_GE_CF_TX_PKT_STS(v)                          (FLD_MRD(4, 5, v))
    #define  SET_GE_CF_TX_PKT_STS(v)                              OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 4, 5, v)
    #define  GET_GE_CF_TX_PKT_STS()                               OP_FLD_RD(REG_GE_CH_STATISTIC_CFG, 4, 5)
    #define  RST_GE_CF_TX_PKT_STS()                               OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 4, 5, 0x0)

    //Field: GE_CF_TX_BYTE_STS
    #define  FLD_LSB_GE_CF_TX_BYTE_STS()                          (6)
    #define  FLD_MSB_GE_CF_TX_BYTE_STS()                          (7)
    #define  FLD_MASK_GE_CF_TX_BYTE_STS()                         (FLD_MASK(6, 7))
    #define  FLD_MWD_GE_CF_TX_BYTE_STS(v)                         (FLD_MWD(6, 7, v))
    #define  FLD_MRD_GE_CF_TX_BYTE_STS(v)                         (FLD_MRD(6, 7, v))
    #define  SET_GE_CF_TX_BYTE_STS(v)                             OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 6, 7, v)
    #define  GET_GE_CF_TX_BYTE_STS()                              OP_FLD_RD(REG_GE_CH_STATISTIC_CFG, 6, 7)
    #define  RST_GE_CF_TX_BYTE_STS()                              OP_FLD_WR(REG_GE_CH_STATISTIC_CFG, 6, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_CH_STATISTIC_CFG(CF_RX_PKT_STS,CF_RX_BYTE_STS,CF_TX_PKT_STS,CF_TX_BYTE_STS) \
                (WR_GE_CH_STATISTIC_CFG( \
                  (FLD_MWD_GE_CF_RX_PKT_STS(CF_RX_PKT_STS))                            | \
                  (FLD_MWD_GE_CF_RX_BYTE_STS(CF_RX_BYTE_STS))                          | \
                  (FLD_MWD_GE_CF_TX_PKT_STS(CF_TX_PKT_STS))                            | \
                  (FLD_MWD_GE_CF_TX_BYTE_STS(CF_TX_BYTE_STS))                            \
                ))


#define  REG_GE_CH_TAG                                            (REG_BASE_GE + 0x0098)
    //Read/Write-Register Using Address
    #define  RD_GE_CH_TAG()                                       (REG32(REG_GE_CH_TAG))
    #define  WR_GE_CH_TAG(v)                                      (REG32(REG_GE_CH_TAG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_CH_TAG()                                (0xFFFF)  
    #define  REG_WMASK_GE_CH_TAG()                                (0xFFFF)

    //Field: GE_CF_CH_TAG
    #define  FLD_LSB_GE_CF_CH_TAG()                               (0)
    #define  FLD_MSB_GE_CF_CH_TAG()                               (15)
    #define  FLD_MASK_GE_CF_CH_TAG()                              (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_CF_CH_TAG(v)                              (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_CF_CH_TAG(v)                              (FLD_MRD(0, 15, v))
    #define  SET_GE_CF_CH_TAG(v)                                  OP_FLD_WR_EXC(REG_GE_CH_TAG, 0, 15, v)
    #define  GET_GE_CF_CH_TAG()                                   OP_FLD_RD(REG_GE_CH_TAG, 0, 15)
    #define  RST_GE_CF_CH_TAG()                                   OP_FLD_WR_EXC(REG_GE_CH_TAG, 0, 15, 0x8100)

    //Write-Register Using Field-Name
    #define  WRF_GE_CH_TAG(CF_CH_TAG) \
                (WR_GE_CH_TAG( \
                  (FLD_MWD_GE_CF_CH_TAG(CF_CH_TAG))                                      \
                ))


#define  REG_GE_SYNC_FIFO_CTRL                                    (REG_BASE_GE + 0x009c)
    //Read/Write-Register Using Address
    #define  RD_GE_SYNC_FIFO_CTRL()                               (REG32(REG_GE_SYNC_FIFO_CTRL))
    #define  WR_GE_SYNC_FIFO_CTRL(v)                              (REG32(REG_GE_SYNC_FIFO_CTRL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_SYNC_FIFO_CTRL()                        (0xFFF)  
    #define  REG_WMASK_GE_SYNC_FIFO_CTRL()                        (0xFFF)

    //Field: GE_SYNC_FIFO_AEMPTY_TH
    #define  FLD_LSB_GE_SYNC_FIFO_AEMPTY_TH()                     (0)
    #define  FLD_MSB_GE_SYNC_FIFO_AEMPTY_TH()                     (5)
    #define  FLD_MASK_GE_SYNC_FIFO_AEMPTY_TH()                    (FLD_MASK(0, 5))
    #define  FLD_MWD_GE_SYNC_FIFO_AEMPTY_TH(v)                    (FLD_MWD(0, 5, v))
    #define  FLD_MRD_GE_SYNC_FIFO_AEMPTY_TH(v)                    (FLD_MRD(0, 5, v))
    #define  SET_GE_SYNC_FIFO_AEMPTY_TH(v)                        OP_FLD_WR(REG_GE_SYNC_FIFO_CTRL, 0, 5, v)
    #define  GET_GE_SYNC_FIFO_AEMPTY_TH()                         OP_FLD_RD(REG_GE_SYNC_FIFO_CTRL, 0, 5)
    #define  RST_GE_SYNC_FIFO_AEMPTY_TH()                         OP_FLD_WR(REG_GE_SYNC_FIFO_CTRL, 0, 5, 0xb)

    //Field: GE_SYNC_FIFO_AFULL_TH
    #define  FLD_LSB_GE_SYNC_FIFO_AFULL_TH()                      (6)
    #define  FLD_MSB_GE_SYNC_FIFO_AFULL_TH()                      (11)
    #define  FLD_MASK_GE_SYNC_FIFO_AFULL_TH()                     (FLD_MASK(6, 11))
    #define  FLD_MWD_GE_SYNC_FIFO_AFULL_TH(v)                     (FLD_MWD(6, 11, v))
    #define  FLD_MRD_GE_SYNC_FIFO_AFULL_TH(v)                     (FLD_MRD(6, 11, v))
    #define  SET_GE_SYNC_FIFO_AFULL_TH(v)                         OP_FLD_WR(REG_GE_SYNC_FIFO_CTRL, 6, 11, v)
    #define  GET_GE_SYNC_FIFO_AFULL_TH()                          OP_FLD_RD(REG_GE_SYNC_FIFO_CTRL, 6, 11)
    #define  RST_GE_SYNC_FIFO_AFULL_TH()                          OP_FLD_WR(REG_GE_SYNC_FIFO_CTRL, 6, 11, 0x34)

    //Write-Register Using Field-Name
    #define  WRF_GE_SYNC_FIFO_CTRL(SYNC_FIFO_AEMPTY_TH,SYNC_FIFO_AFULL_TH) \
                (WR_GE_SYNC_FIFO_CTRL( \
                  (FLD_MWD_GE_SYNC_FIFO_AEMPTY_TH(SYNC_FIFO_AEMPTY_TH))                | \
                  (FLD_MWD_GE_SYNC_FIFO_AFULL_TH(SYNC_FIFO_AFULL_TH))                    \
                ))


#define  REG_GE_RX_DEBUG                                          (REG_BASE_GE + 0x00a0)
    //Read/Write-Register Using Address
    #define  RD_GE_RX_DEBUG()                                     (REG32(REG_GE_RX_DEBUG))
    #define  WR_GE_RX_DEBUG(v)                                    (REG32(REG_GE_RX_DEBUG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_RX_DEBUG()                              (0x7FFFFFF)  
    #define  REG_WMASK_GE_RX_DEBUG()                              (0x0)

    //Field: GE_DEBUG_RX_FSM_CUR_ST
    #define  FLD_LSB_GE_DEBUG_RX_FSM_CUR_ST()                     (0)
    #define  FLD_MSB_GE_DEBUG_RX_FSM_CUR_ST()                     (15)
    #define  FLD_MASK_GE_DEBUG_RX_FSM_CUR_ST()                    (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_DEBUG_RX_FSM_CUR_ST(v)                    (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_DEBUG_RX_FSM_CUR_ST(v)                    (FLD_MRD(0, 15, v))
    #define  GET_GE_DEBUG_RX_FSM_CUR_ST()                         OP_FLD_RD(REG_GE_RX_DEBUG, 0, 15)

    //Field: GE_DEBUG_MII_RX_CUR_ST
    #define  FLD_LSB_GE_DEBUG_MII_RX_CUR_ST()                     (16)
    #define  FLD_MSB_GE_DEBUG_MII_RX_CUR_ST()                     (18)
    #define  FLD_MASK_GE_DEBUG_MII_RX_CUR_ST()                    (FLD_MASK(16, 18))
    #define  FLD_MWD_GE_DEBUG_MII_RX_CUR_ST(v)                    (FLD_MWD(16, 18, v))
    #define  FLD_MRD_GE_DEBUG_MII_RX_CUR_ST(v)                    (FLD_MRD(16, 18, v))
    #define  GET_GE_DEBUG_MII_RX_CUR_ST()                         OP_FLD_RD(REG_GE_RX_DEBUG, 16, 18)

    //Field: GE_RX_FIFO_P_EMPTY
    #define  FLD_LSB_GE_RX_FIFO_P_EMPTY()                         (19)
    #define  FLD_MSB_GE_RX_FIFO_P_EMPTY()                         (19)
    #define  FLD_MASK_GE_RX_FIFO_P_EMPTY()                        (FLD_MASK(19, 19))
    #define  FLD_MWD_GE_RX_FIFO_P_EMPTY(v)                        (FLD_MWD(19, 19, v))
    #define  FLD_MRD_GE_RX_FIFO_P_EMPTY(v)                        (FLD_MRD(19, 19, v))
    #define  GET_GE_RX_FIFO_P_EMPTY()                             OP_FLD_RD(REG_GE_RX_DEBUG, 19, 19)

    //Field: GE_RX_FIFO_EMPTY
    #define  FLD_LSB_GE_RX_FIFO_EMPTY()                           (20)
    #define  FLD_MSB_GE_RX_FIFO_EMPTY()                           (20)
    #define  FLD_MASK_GE_RX_FIFO_EMPTY()                          (FLD_MASK(20, 20))
    #define  FLD_MWD_GE_RX_FIFO_EMPTY(v)                          (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GE_RX_FIFO_EMPTY(v)                          (FLD_MRD(20, 20, v))
    #define  GET_GE_RX_FIFO_EMPTY()                               OP_FLD_RD(REG_GE_RX_DEBUG, 20, 20)

    //Field: GE_RX_FIFO_P_FULL
    #define  FLD_LSB_GE_RX_FIFO_P_FULL()                          (21)
    #define  FLD_MSB_GE_RX_FIFO_P_FULL()                          (21)
    #define  FLD_MASK_GE_RX_FIFO_P_FULL()                         (FLD_MASK(21, 21))
    #define  FLD_MWD_GE_RX_FIFO_P_FULL(v)                         (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GE_RX_FIFO_P_FULL(v)                         (FLD_MRD(21, 21, v))
    #define  GET_GE_RX_FIFO_P_FULL()                              OP_FLD_RD(REG_GE_RX_DEBUG, 21, 21)

    //Field: GE_RX_FIFO_FULL
    #define  FLD_LSB_GE_RX_FIFO_FULL()                            (22)
    #define  FLD_MSB_GE_RX_FIFO_FULL()                            (22)
    #define  FLD_MASK_GE_RX_FIFO_FULL()                           (FLD_MASK(22, 22))
    #define  FLD_MWD_GE_RX_FIFO_FULL(v)                           (FLD_MWD(22, 22, v))
    #define  FLD_MRD_GE_RX_FIFO_FULL(v)                           (FLD_MRD(22, 22, v))
    #define  GET_GE_RX_FIFO_FULL()                                OP_FLD_RD(REG_GE_RX_DEBUG, 22, 22)

    //Field: GE_DEBUG_RX_CURR_DEF_ST
    #define  FLD_LSB_GE_DEBUG_RX_CURR_DEF_ST()                    (23)
    #define  FLD_MSB_GE_DEBUG_RX_CURR_DEF_ST()                    (26)
    #define  FLD_MASK_GE_DEBUG_RX_CURR_DEF_ST()                   (FLD_MASK(23, 26))
    #define  FLD_MWD_GE_DEBUG_RX_CURR_DEF_ST(v)                   (FLD_MWD(23, 26, v))
    #define  FLD_MRD_GE_DEBUG_RX_CURR_DEF_ST(v)                   (FLD_MRD(23, 26, v))
    #define  GET_GE_DEBUG_RX_CURR_DEF_ST()                        OP_FLD_RD(REG_GE_RX_DEBUG, 23, 26)

    //Write-Register Using Field-Name
    #define  WRF_GE_RX_DEBUG(DEBUG_RX_FSM_CUR_ST,DEBUG_MII_RX_CUR_ST,RX_FIFO_P_EMPTY,RX_FIFO_EMPTY,RX_FIFO_P_FULL,RX_FIFO_FULL,DEBUG_RX_CURR_DEF_ST) \
                (WR_GE_RX_DEBUG( \
   \
                ))


#define  REG_GE_TX_DEBUG                                          (REG_BASE_GE + 0x00a4)
    //Read/Write-Register Using Address
    #define  RD_GE_TX_DEBUG()                                     (REG32(REG_GE_TX_DEBUG))
    #define  WR_GE_TX_DEBUG(v)                                    (REG32(REG_GE_TX_DEBUG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TX_DEBUG()                              (0x7FFFFFF)  
    #define  REG_WMASK_GE_TX_DEBUG()                              (0x7F00000)

    //Field: GE_DEBUG_TX_FSM_CUR_ST
    #define  FLD_LSB_GE_DEBUG_TX_FSM_CUR_ST()                     (0)
    #define  FLD_MSB_GE_DEBUG_TX_FSM_CUR_ST()                     (11)
    #define  FLD_MASK_GE_DEBUG_TX_FSM_CUR_ST()                    (FLD_MASK(0, 11))
    #define  FLD_MWD_GE_DEBUG_TX_FSM_CUR_ST(v)                    (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GE_DEBUG_TX_FSM_CUR_ST(v)                    (FLD_MRD(0, 11, v))
    #define  GET_GE_DEBUG_TX_FSM_CUR_ST()                         OP_FLD_RD(REG_GE_TX_DEBUG, 0, 11)

    //Field: GE_DEBUG_MII_TX_CUR_ST
    #define  FLD_LSB_GE_DEBUG_MII_TX_CUR_ST()                     (12)
    #define  FLD_MSB_GE_DEBUG_MII_TX_CUR_ST()                     (15)
    #define  FLD_MASK_GE_DEBUG_MII_TX_CUR_ST()                    (FLD_MASK(12, 15))
    #define  FLD_MWD_GE_DEBUG_MII_TX_CUR_ST(v)                    (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GE_DEBUG_MII_TX_CUR_ST(v)                    (FLD_MRD(12, 15, v))
    #define  GET_GE_DEBUG_MII_TX_CUR_ST()                         OP_FLD_RD(REG_GE_TX_DEBUG, 12, 15)

    //Field: GE_TX_FIFO_P_EMPTY
    #define  FLD_LSB_GE_TX_FIFO_P_EMPTY()                         (16)
    #define  FLD_MSB_GE_TX_FIFO_P_EMPTY()                         (16)
    #define  FLD_MASK_GE_TX_FIFO_P_EMPTY()                        (FLD_MASK(16, 16))
    #define  FLD_MWD_GE_TX_FIFO_P_EMPTY(v)                        (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GE_TX_FIFO_P_EMPTY(v)                        (FLD_MRD(16, 16, v))
    #define  GET_GE_TX_FIFO_P_EMPTY()                             OP_FLD_RD(REG_GE_TX_DEBUG, 16, 16)

    //Field: GE_TX_FIFO_EMPTY
    #define  FLD_LSB_GE_TX_FIFO_EMPTY()                           (17)
    #define  FLD_MSB_GE_TX_FIFO_EMPTY()                           (17)
    #define  FLD_MASK_GE_TX_FIFO_EMPTY()                          (FLD_MASK(17, 17))
    #define  FLD_MWD_GE_TX_FIFO_EMPTY(v)                          (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GE_TX_FIFO_EMPTY(v)                          (FLD_MRD(17, 17, v))
    #define  GET_GE_TX_FIFO_EMPTY()                               OP_FLD_RD(REG_GE_TX_DEBUG, 17, 17)

    //Field: GE_TX_FIFO_P_FULL
    #define  FLD_LSB_GE_TX_FIFO_P_FULL()                          (18)
    #define  FLD_MSB_GE_TX_FIFO_P_FULL()                          (18)
    #define  FLD_MASK_GE_TX_FIFO_P_FULL()                         (FLD_MASK(18, 18))
    #define  FLD_MWD_GE_TX_FIFO_P_FULL(v)                         (FLD_MWD(18, 18, v))
    #define  FLD_MRD_GE_TX_FIFO_P_FULL(v)                         (FLD_MRD(18, 18, v))
    #define  GET_GE_TX_FIFO_P_FULL()                              OP_FLD_RD(REG_GE_TX_DEBUG, 18, 18)

    //Field: GE_TX_FIFO_FULL
    #define  FLD_LSB_GE_TX_FIFO_FULL()                            (19)
    #define  FLD_MSB_GE_TX_FIFO_FULL()                            (19)
    #define  FLD_MASK_GE_TX_FIFO_FULL()                           (FLD_MASK(19, 19))
    #define  FLD_MWD_GE_TX_FIFO_FULL(v)                           (FLD_MWD(19, 19, v))
    #define  FLD_MRD_GE_TX_FIFO_FULL(v)                           (FLD_MRD(19, 19, v))
    #define  GET_GE_TX_FIFO_FULL()                                OP_FLD_RD(REG_GE_TX_DEBUG, 19, 19)

    //Field: GE_DEBUG_TX_CURR_DEF_ST
    #define  FLD_LSB_GE_DEBUG_TX_CURR_DEF_ST()                    (20)
    #define  FLD_MSB_GE_DEBUG_TX_CURR_DEF_ST()                    (25)
    #define  FLD_MASK_GE_DEBUG_TX_CURR_DEF_ST()                   (FLD_MASK(20, 25))
    #define  FLD_MWD_GE_DEBUG_TX_CURR_DEF_ST(v)                   (FLD_MWD(20, 25, v))
    #define  FLD_MRD_GE_DEBUG_TX_CURR_DEF_ST(v)                   (FLD_MRD(20, 25, v))
    #define  SET_GE_DEBUG_TX_CURR_DEF_ST(v)                       OP_FLD_WR(REG_GE_TX_DEBUG, 20, 25, v)
    #define  GET_GE_DEBUG_TX_CURR_DEF_ST()                        OP_FLD_RD(REG_GE_TX_DEBUG, 20, 25)
    #define  RST_GE_DEBUG_TX_CURR_DEF_ST()                        OP_FLD_WR(REG_GE_TX_DEBUG, 20, 25, 0x0)

    //Field: GE_DEBUG_TX_CURR_COL_ST
    #define  FLD_LSB_GE_DEBUG_TX_CURR_COL_ST()                    (26)
    #define  FLD_MSB_GE_DEBUG_TX_CURR_COL_ST()                    (26)
    #define  FLD_MASK_GE_DEBUG_TX_CURR_COL_ST()                   (FLD_MASK(26, 26))
    #define  FLD_MWD_GE_DEBUG_TX_CURR_COL_ST(v)                   (FLD_MWD(26, 26, v))
    #define  FLD_MRD_GE_DEBUG_TX_CURR_COL_ST(v)                   (FLD_MRD(26, 26, v))
    #define  SET_GE_DEBUG_TX_CURR_COL_ST(v)                       OP_FLD_WR(REG_GE_TX_DEBUG, 26, 26, v)
    #define  GET_GE_DEBUG_TX_CURR_COL_ST()                        OP_FLD_RD(REG_GE_TX_DEBUG, 26, 26)
    #define  RST_GE_DEBUG_TX_CURR_COL_ST()                        OP_FLD_WR(REG_GE_TX_DEBUG, 26, 26, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_TX_DEBUG(DEBUG_TX_FSM_CUR_ST,DEBUG_MII_TX_CUR_ST,TX_FIFO_P_EMPTY,TX_FIFO_EMPTY,TX_FIFO_P_FULL,TX_FIFO_FULL,DEBUG_TX_CURR_DEF_ST,DEBUG_TX_CURR_COL_ST) \
                (WR_GE_TX_DEBUG( \
                  (FLD_MWD_GE_DEBUG_TX_CURR_DEF_ST(DEBUG_TX_CURR_DEF_ST))              | \
                  (FLD_MWD_GE_DEBUG_TX_CURR_COL_ST(DEBUG_TX_CURR_COL_ST))                \
                ))


#define  REG_GE_SYNC_FIFO_DEBUG                                   (REG_BASE_GE + 0x00a8)
    //Read/Write-Register Using Address
    #define  RD_GE_SYNC_FIFO_DEBUG()                              (REG32(REG_GE_SYNC_FIFO_DEBUG))
    #define  WR_GE_SYNC_FIFO_DEBUG(v)                             (REG32(REG_GE_SYNC_FIFO_DEBUG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_SYNC_FIFO_DEBUG()                       (0x3FFFF)  
    #define  REG_WMASK_GE_SYNC_FIFO_DEBUG()                       (0x0)

    //Field: GE_SYNC_FIFO_EMPTY
    #define  FLD_LSB_GE_SYNC_FIFO_EMPTY()                         (0)
    #define  FLD_MSB_GE_SYNC_FIFO_EMPTY()                         (0)
    #define  FLD_MASK_GE_SYNC_FIFO_EMPTY()                        (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_SYNC_FIFO_EMPTY(v)                        (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_SYNC_FIFO_EMPTY(v)                        (FLD_MRD(0, 0, v))
    #define  GET_GE_SYNC_FIFO_EMPTY()                             OP_FLD_RD(REG_GE_SYNC_FIFO_DEBUG, 0, 0)

    //Field: GE_SYNC_FIFO_FULL
    #define  FLD_LSB_GE_SYNC_FIFO_FULL()                          (1)
    #define  FLD_MSB_GE_SYNC_FIFO_FULL()                          (1)
    #define  FLD_MASK_GE_SYNC_FIFO_FULL()                         (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_SYNC_FIFO_FULL(v)                         (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_SYNC_FIFO_FULL(v)                         (FLD_MRD(1, 1, v))
    #define  GET_GE_SYNC_FIFO_FULL()                              OP_FLD_RD(REG_GE_SYNC_FIFO_DEBUG, 1, 1)

    //Field: GE_SYNC_FIFO_UF
    #define  FLD_LSB_GE_SYNC_FIFO_UF()                            (2)
    #define  FLD_MSB_GE_SYNC_FIFO_UF()                            (2)
    #define  FLD_MASK_GE_SYNC_FIFO_UF()                           (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_SYNC_FIFO_UF(v)                           (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_SYNC_FIFO_UF(v)                           (FLD_MRD(2, 2, v))
    #define  GET_GE_SYNC_FIFO_UF()                                OP_FLD_RD(REG_GE_SYNC_FIFO_DEBUG, 2, 2)

    //Field: GE_SYNC_FIFO_OF
    #define  FLD_LSB_GE_SYNC_FIFO_OF()                            (3)
    #define  FLD_MSB_GE_SYNC_FIFO_OF()                            (3)
    #define  FLD_MASK_GE_SYNC_FIFO_OF()                           (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_SYNC_FIFO_OF(v)                           (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_SYNC_FIFO_OF(v)                           (FLD_MRD(3, 3, v))
    #define  GET_GE_SYNC_FIFO_OF()                                OP_FLD_RD(REG_GE_SYNC_FIFO_DEBUG, 3, 3)

    //Field: GE_SYNC_FIFO_WR_CNT
    #define  FLD_LSB_GE_SYNC_FIFO_WR_CNT()                        (4)
    #define  FLD_MSB_GE_SYNC_FIFO_WR_CNT()                        (10)
    #define  FLD_MASK_GE_SYNC_FIFO_WR_CNT()                       (FLD_MASK(4, 10))
    #define  FLD_MWD_GE_SYNC_FIFO_WR_CNT(v)                       (FLD_MWD(4, 10, v))
    #define  FLD_MRD_GE_SYNC_FIFO_WR_CNT(v)                       (FLD_MRD(4, 10, v))
    #define  GET_GE_SYNC_FIFO_WR_CNT()                            OP_FLD_RD(REG_GE_SYNC_FIFO_DEBUG, 4, 10)

    //Field: GE_SYNC_FIFO_RD_CNT
    #define  FLD_LSB_GE_SYNC_FIFO_RD_CNT()                        (11)
    #define  FLD_MSB_GE_SYNC_FIFO_RD_CNT()                        (17)
    #define  FLD_MASK_GE_SYNC_FIFO_RD_CNT()                       (FLD_MASK(11, 17))
    #define  FLD_MWD_GE_SYNC_FIFO_RD_CNT(v)                       (FLD_MWD(11, 17, v))
    #define  FLD_MRD_GE_SYNC_FIFO_RD_CNT(v)                       (FLD_MRD(11, 17, v))
    #define  GET_GE_SYNC_FIFO_RD_CNT()                            OP_FLD_RD(REG_GE_SYNC_FIFO_DEBUG, 11, 17)

    //Write-Register Using Field-Name
    #define  WRF_GE_SYNC_FIFO_DEBUG(SYNC_FIFO_EMPTY,SYNC_FIFO_FULL,SYNC_FIFO_UF,SYNC_FIFO_OF,SYNC_FIFO_WR_CNT,SYNC_FIFO_RD_CNT) \
                (WR_GE_SYNC_FIFO_DEBUG( \
   \
                ))


#define  REG_GE_EPS_DEBUG                                         (REG_BASE_GE + 0x00ac)
    //Read/Write-Register Using Address
    #define  RD_GE_EPS_DEBUG()                                    (REG32(REG_GE_EPS_DEBUG))
    #define  WR_GE_EPS_DEBUG(v)                                   (REG32(REG_GE_EPS_DEBUG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_EPS_DEBUG()                             (0x3FFFFFF)  
    #define  REG_WMASK_GE_EPS_DEBUG()                             (0x0)

    //Field: GE_EPS_GE_ERR
    #define  FLD_LSB_GE_EPS_GE_ERR()                              (0)
    #define  FLD_MSB_GE_EPS_GE_ERR()                              (0)
    #define  FLD_MASK_GE_EPS_GE_ERR()                             (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_EPS_GE_ERR(v)                             (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_EPS_GE_ERR(v)                             (FLD_MRD(0, 0, v))
    #define  GET_GE_EPS_GE_ERR()                                  OP_FLD_RD(REG_GE_EPS_DEBUG, 0, 0)

    //Field: GE_EPS_GE_MOD
    #define  FLD_LSB_GE_EPS_GE_MOD()                              (1)
    #define  FLD_MSB_GE_EPS_GE_MOD()                              (1)
    #define  FLD_MASK_GE_EPS_GE_MOD()                             (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_EPS_GE_MOD(v)                             (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_EPS_GE_MOD(v)                             (FLD_MRD(1, 1, v))
    #define  GET_GE_EPS_GE_MOD()                                  OP_FLD_RD(REG_GE_EPS_DEBUG, 1, 1)

    //Field: GE_EPS_GE_EOP
    #define  FLD_LSB_GE_EPS_GE_EOP()                              (2)
    #define  FLD_MSB_GE_EPS_GE_EOP()                              (2)
    #define  FLD_MASK_GE_EPS_GE_EOP()                             (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_EPS_GE_EOP(v)                             (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_EPS_GE_EOP(v)                             (FLD_MRD(2, 2, v))
    #define  GET_GE_EPS_GE_EOP()                                  OP_FLD_RD(REG_GE_EPS_DEBUG, 2, 2)

    //Field: GE_EPS_GE_SOP
    #define  FLD_LSB_GE_EPS_GE_SOP()                              (3)
    #define  FLD_MSB_GE_EPS_GE_SOP()                              (3)
    #define  FLD_MASK_GE_EPS_GE_SOP()                             (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_EPS_GE_SOP(v)                             (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_EPS_GE_SOP(v)                             (FLD_MRD(3, 3, v))
    #define  GET_GE_EPS_GE_SOP()                                  OP_FLD_RD(REG_GE_EPS_DEBUG, 3, 3)

    //Field: GE_EPS_GE_DATA
    #define  FLD_LSB_GE_EPS_GE_DATA()                             (4)
    #define  FLD_MSB_GE_EPS_GE_DATA()                             (19)
    #define  FLD_MASK_GE_EPS_GE_DATA()                            (FLD_MASK(4, 19))
    #define  FLD_MWD_GE_EPS_GE_DATA(v)                            (FLD_MWD(4, 19, v))
    #define  FLD_MRD_GE_EPS_GE_DATA(v)                            (FLD_MRD(4, 19, v))
    #define  GET_GE_EPS_GE_DATA()                                 OP_FLD_RD(REG_GE_EPS_DEBUG, 4, 19)

    //Field: GE_EPS_GE_WR
    #define  FLD_LSB_GE_EPS_GE_WR()                               (20)
    #define  FLD_MSB_GE_EPS_GE_WR()                               (20)
    #define  FLD_MASK_GE_EPS_GE_WR()                              (FLD_MASK(20, 20))
    #define  FLD_MWD_GE_EPS_GE_WR(v)                              (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GE_EPS_GE_WR(v)                              (FLD_MRD(20, 20, v))
    #define  GET_GE_EPS_GE_WR()                                   OP_FLD_RD(REG_GE_EPS_DEBUG, 20, 20)

    //Field: GE_EPS_GE_REQ
    #define  FLD_LSB_GE_EPS_GE_REQ()                              (21)
    #define  FLD_MSB_GE_EPS_GE_REQ()                              (21)
    #define  FLD_MASK_GE_EPS_GE_REQ()                             (FLD_MASK(21, 21))
    #define  FLD_MWD_GE_EPS_GE_REQ(v)                             (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GE_EPS_GE_REQ(v)                             (FLD_MRD(21, 21, v))
    #define  GET_GE_EPS_GE_REQ()                                  OP_FLD_RD(REG_GE_EPS_DEBUG, 21, 21)

    //Field: GE_DF2RX_DEF_DN
    #define  FLD_LSB_GE_DF2RX_DEF_DN()                            (22)
    #define  FLD_MSB_GE_DF2RX_DEF_DN()                            (22)
    #define  FLD_MASK_GE_DF2RX_DEF_DN()                           (FLD_MASK(22, 22))
    #define  FLD_MWD_GE_DF2RX_DEF_DN(v)                           (FLD_MWD(22, 22, v))
    #define  FLD_MRD_GE_DF2RX_DEF_DN(v)                           (FLD_MRD(22, 22, v))
    #define  GET_GE_DF2RX_DEF_DN()                                OP_FLD_RD(REG_GE_EPS_DEBUG, 22, 22)

    //Field: GE_DF2TX_DEF_DN
    #define  FLD_LSB_GE_DF2TX_DEF_DN()                            (23)
    #define  FLD_MSB_GE_DF2TX_DEF_DN()                            (23)
    #define  FLD_MASK_GE_DF2TX_DEF_DN()                           (FLD_MASK(23, 23))
    #define  FLD_MWD_GE_DF2TX_DEF_DN(v)                           (FLD_MWD(23, 23, v))
    #define  FLD_MRD_GE_DF2TX_DEF_DN(v)                           (FLD_MRD(23, 23, v))
    #define  GET_GE_DF2TX_DEF_DN()                                OP_FLD_RD(REG_GE_EPS_DEBUG, 23, 23)

    //Field: GE_RX2TX_PAUSE
    #define  FLD_LSB_GE_RX2TX_PAUSE()                             (24)
    #define  FLD_MSB_GE_RX2TX_PAUSE()                             (24)
    #define  FLD_MASK_GE_RX2TX_PAUSE()                            (FLD_MASK(24, 24))
    #define  FLD_MWD_GE_RX2TX_PAUSE(v)                            (FLD_MWD(24, 24, v))
    #define  FLD_MRD_GE_RX2TX_PAUSE(v)                            (FLD_MRD(24, 24, v))
    #define  GET_GE_RX2TX_PAUSE()                                 OP_FLD_RD(REG_GE_EPS_DEBUG, 24, 24)

    //Field: GE_APP_TX_RDY
    #define  FLD_LSB_GE_APP_TX_RDY()                              (25)
    #define  FLD_MSB_GE_APP_TX_RDY()                              (25)
    #define  FLD_MASK_GE_APP_TX_RDY()                             (FLD_MASK(25, 25))
    #define  FLD_MWD_GE_APP_TX_RDY(v)                             (FLD_MWD(25, 25, v))
    #define  FLD_MRD_GE_APP_TX_RDY(v)                             (FLD_MRD(25, 25, v))
    #define  GET_GE_APP_TX_RDY()                                  OP_FLD_RD(REG_GE_EPS_DEBUG, 25, 25)

    //Write-Register Using Field-Name
    #define  WRF_GE_EPS_DEBUG(EPS_GE_ERR,EPS_GE_MOD,EPS_GE_EOP,EPS_GE_SOP,EPS_GE_DATA,EPS_GE_WR,EPS_GE_REQ,DF2RX_DEF_DN,DF2TX_DEF_DN,RX2TX_PAUSE,APP_TX_RDY) \
                (WR_GE_EPS_DEBUG( \
   \
                ))


#define  REG_GE_IPS_DEBUG                                         (REG_BASE_GE + 0x00b0)
    //Read/Write-Register Using Address
    #define  RD_GE_IPS_DEBUG()                                    (REG32(REG_GE_IPS_DEBUG))
    #define  WR_GE_IPS_DEBUG(v)                                   (REG32(REG_GE_IPS_DEBUG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_IPS_DEBUG()                             (0x3FFFFFFF)  
    #define  REG_WMASK_GE_IPS_DEBUG()                             (0x0)

    //Field: GE_GE_IPS_ERR
    #define  FLD_LSB_GE_GE_IPS_ERR()                              (0)
    #define  FLD_MSB_GE_GE_IPS_ERR()                              (0)
    #define  FLD_MASK_GE_GE_IPS_ERR()                             (FLD_MASK(0, 0))
    #define  FLD_MWD_GE_GE_IPS_ERR(v)                             (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GE_GE_IPS_ERR(v)                             (FLD_MRD(0, 0, v))
    #define  GET_GE_GE_IPS_ERR()                                  OP_FLD_RD(REG_GE_IPS_DEBUG, 0, 0)

    //Field: GE_GE_IPS_MOD
    #define  FLD_LSB_GE_GE_IPS_MOD()                              (1)
    #define  FLD_MSB_GE_GE_IPS_MOD()                              (1)
    #define  FLD_MASK_GE_GE_IPS_MOD()                             (FLD_MASK(1, 1))
    #define  FLD_MWD_GE_GE_IPS_MOD(v)                             (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GE_GE_IPS_MOD(v)                             (FLD_MRD(1, 1, v))
    #define  GET_GE_GE_IPS_MOD()                                  OP_FLD_RD(REG_GE_IPS_DEBUG, 1, 1)

    //Field: GE_GE_IPS_EOP
    #define  FLD_LSB_GE_GE_IPS_EOP()                              (2)
    #define  FLD_MSB_GE_GE_IPS_EOP()                              (2)
    #define  FLD_MASK_GE_GE_IPS_EOP()                             (FLD_MASK(2, 2))
    #define  FLD_MWD_GE_GE_IPS_EOP(v)                             (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GE_GE_IPS_EOP(v)                             (FLD_MRD(2, 2, v))
    #define  GET_GE_GE_IPS_EOP()                                  OP_FLD_RD(REG_GE_IPS_DEBUG, 2, 2)

    //Field: GE_GE_IPS_SOP
    #define  FLD_LSB_GE_GE_IPS_SOP()                              (3)
    #define  FLD_MSB_GE_GE_IPS_SOP()                              (3)
    #define  FLD_MASK_GE_GE_IPS_SOP()                             (FLD_MASK(3, 3))
    #define  FLD_MWD_GE_GE_IPS_SOP(v)                             (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GE_GE_IPS_SOP(v)                             (FLD_MRD(3, 3, v))
    #define  GET_GE_GE_IPS_SOP()                                  OP_FLD_RD(REG_GE_IPS_DEBUG, 3, 3)

    //Field: GE_GE_IPS_VLD
    #define  FLD_LSB_GE_GE_IPS_VLD()                              (4)
    #define  FLD_MSB_GE_GE_IPS_VLD()                              (4)
    #define  FLD_MASK_GE_GE_IPS_VLD()                             (FLD_MASK(4, 4))
    #define  FLD_MWD_GE_GE_IPS_VLD(v)                             (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GE_GE_IPS_VLD(v)                             (FLD_MRD(4, 4, v))
    #define  GET_GE_GE_IPS_VLD()                                  OP_FLD_RD(REG_GE_IPS_DEBUG, 4, 4)

    //Field: GE_GE_IPS_CTRL
    #define  FLD_LSB_GE_GE_IPS_CTRL()                             (5)
    #define  FLD_MSB_GE_GE_IPS_CTRL()                             (11)
    #define  FLD_MASK_GE_GE_IPS_CTRL()                            (FLD_MASK(5, 11))
    #define  FLD_MWD_GE_GE_IPS_CTRL(v)                            (FLD_MWD(5, 11, v))
    #define  FLD_MRD_GE_GE_IPS_CTRL(v)                            (FLD_MRD(5, 11, v))
    #define  GET_GE_GE_IPS_CTRL()                                 OP_FLD_RD(REG_GE_IPS_DEBUG, 5, 11)

    //Field: GE_GE_IPS_DATA
    #define  FLD_LSB_GE_GE_IPS_DATA()                             (12)
    #define  FLD_MSB_GE_GE_IPS_DATA()                             (27)
    #define  FLD_MASK_GE_GE_IPS_DATA()                            (FLD_MASK(12, 27))
    #define  FLD_MWD_GE_GE_IPS_DATA(v)                            (FLD_MWD(12, 27, v))
    #define  FLD_MRD_GE_GE_IPS_DATA(v)                            (FLD_MRD(12, 27, v))
    #define  GET_GE_GE_IPS_DATA()                                 OP_FLD_RD(REG_GE_IPS_DEBUG, 12, 27)

    //Field: GE_GE_IPS_RD
    #define  FLD_LSB_GE_GE_IPS_RD()                               (28)
    #define  FLD_MSB_GE_GE_IPS_RD()                               (28)
    #define  FLD_MASK_GE_GE_IPS_RD()                              (FLD_MASK(28, 28))
    #define  FLD_MWD_GE_GE_IPS_RD(v)                              (FLD_MWD(28, 28, v))
    #define  FLD_MRD_GE_GE_IPS_RD(v)                              (FLD_MRD(28, 28, v))
    #define  GET_GE_GE_IPS_RD()                                   OP_FLD_RD(REG_GE_IPS_DEBUG, 28, 28)

    //Field: GE_GE_IPS_REQ
    #define  FLD_LSB_GE_GE_IPS_REQ()                              (29)
    #define  FLD_MSB_GE_GE_IPS_REQ()                              (29)
    #define  FLD_MASK_GE_GE_IPS_REQ()                             (FLD_MASK(29, 29))
    #define  FLD_MWD_GE_GE_IPS_REQ(v)                             (FLD_MWD(29, 29, v))
    #define  FLD_MRD_GE_GE_IPS_REQ(v)                             (FLD_MRD(29, 29, v))
    #define  GET_GE_GE_IPS_REQ()                                  OP_FLD_RD(REG_GE_IPS_DEBUG, 29, 29)

    //Write-Register Using Field-Name
    #define  WRF_GE_IPS_DEBUG(GE_IPS_ERR,GE_IPS_MOD,GE_IPS_EOP,GE_IPS_SOP,GE_IPS_VLD,GE_IPS_CTRL,GE_IPS_DATA,GE_IPS_RD,GE_IPS_REQ) \
                (WR_GE_IPS_DEBUG( \
   \
                ))


#define  REG_GE_PAUSE_DEBUG                                       (REG_BASE_GE + 0x00b4)
    //Read/Write-Register Using Address
    #define  RD_GE_PAUSE_DEBUG()                                  (REG32(REG_GE_PAUSE_DEBUG))
    #define  WR_GE_PAUSE_DEBUG(v)                                 (REG32(REG_GE_PAUSE_DEBUG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_PAUSE_DEBUG()                           (0x3FFFF)  
    #define  REG_WMASK_GE_PAUSE_DEBUG()                           (0x0)

    //Field: GE_IPS_GE_BP_ST
    #define  FLD_LSB_GE_IPS_GE_BP_ST()                            (0)
    #define  FLD_MSB_GE_IPS_GE_BP_ST()                            (7)
    #define  FLD_MASK_GE_IPS_GE_BP_ST()                           (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_IPS_GE_BP_ST(v)                           (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_IPS_GE_BP_ST(v)                           (FLD_MRD(0, 7, v))
    #define  GET_GE_IPS_GE_BP_ST()                                OP_FLD_RD(REG_GE_PAUSE_DEBUG, 0, 7)

    //Field: GE_IPS_GE_BP_SP
    #define  FLD_LSB_GE_IPS_GE_BP_SP()                            (8)
    #define  FLD_MSB_GE_IPS_GE_BP_SP()                            (8)
    #define  FLD_MASK_GE_IPS_GE_BP_SP()                           (FLD_MASK(8, 8))
    #define  FLD_MWD_GE_IPS_GE_BP_SP(v)                           (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GE_IPS_GE_BP_SP(v)                           (FLD_MRD(8, 8, v))
    #define  GET_GE_IPS_GE_BP_SP()                                OP_FLD_RD(REG_GE_PAUSE_DEBUG, 8, 8)

    //Field: GE_GE_IPS_BP_ST
    #define  FLD_LSB_GE_GE_IPS_BP_ST()                            (9)
    #define  FLD_MSB_GE_GE_IPS_BP_ST()                            (16)
    #define  FLD_MASK_GE_GE_IPS_BP_ST()                           (FLD_MASK(9, 16))
    #define  FLD_MWD_GE_GE_IPS_BP_ST(v)                           (FLD_MWD(9, 16, v))
    #define  FLD_MRD_GE_GE_IPS_BP_ST(v)                           (FLD_MRD(9, 16, v))
    #define  GET_GE_GE_IPS_BP_ST()                                OP_FLD_RD(REG_GE_PAUSE_DEBUG, 9, 16)

    //Field: GE_GE_IPS_BP_SP
    #define  FLD_LSB_GE_GE_IPS_BP_SP()                            (17)
    #define  FLD_MSB_GE_GE_IPS_BP_SP()                            (17)
    #define  FLD_MASK_GE_GE_IPS_BP_SP()                           (FLD_MASK(17, 17))
    #define  FLD_MWD_GE_GE_IPS_BP_SP(v)                           (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GE_GE_IPS_BP_SP(v)                           (FLD_MRD(17, 17, v))
    #define  GET_GE_GE_IPS_BP_SP()                                OP_FLD_RD(REG_GE_PAUSE_DEBUG, 17, 17)

    //Write-Register Using Field-Name
    #define  WRF_GE_PAUSE_DEBUG(IPS_GE_BP_ST,IPS_GE_BP_SP,GE_IPS_BP_ST,GE_IPS_BP_SP) \
                (WR_GE_PAUSE_DEBUG( \
   \
                ))


//------------------------------------
// Channel Config Registers
//------------------------------------
#define  REG_GE_MAC_CH_CONFIG                                     (REG_BASE_GE + 0x0100)
    //Read/Write-Register Using Address
    #define  RD_GE_MAC_CH_CONFIG()                                (REG32(REG_GE_MAC_CH_CONFIG))
    #define  WR_GE_MAC_CH_CONFIG(v)                               (REG32(REG_GE_MAC_CH_CONFIG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_MAC_CH_CONFIG()                         (0x377F3FFF)  
    #define  REG_WMASK_GE_MAC_CH_CONFIG()                         (0x377F3FFF)

    //Field: GE_CH_MAX_SIZE
    #define  FLD_LSB_GE_CH_MAX_SIZE()                             (0)
    #define  FLD_MSB_GE_CH_MAX_SIZE()                             (13)
    #define  FLD_MASK_GE_CH_MAX_SIZE()                            (FLD_MASK(0, 13))
    #define  FLD_MWD_GE_CH_MAX_SIZE(v)                            (FLD_MWD(0, 13, v))
    #define  FLD_MRD_GE_CH_MAX_SIZE(v)                            (FLD_MRD(0, 13, v))
    #define  SET_GE_CH_MAX_SIZE(v)                                OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 0, 13, v)
    #define  GET_GE_CH_MAX_SIZE()                                 OP_FLD_RD(REG_GE_MAC_CH_CONFIG, 0, 13)
    #define  RST_GE_CH_MAX_SIZE()                                 OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 0, 13, 0x5ee)

    //Field: GE_CH_MIN_SIZE
    #define  FLD_LSB_GE_CH_MIN_SIZE()                             (16)
    #define  FLD_MSB_GE_CH_MIN_SIZE()                             (22)
    #define  FLD_MASK_GE_CH_MIN_SIZE()                            (FLD_MASK(16, 22))
    #define  FLD_MWD_GE_CH_MIN_SIZE(v)                            (FLD_MWD(16, 22, v))
    #define  FLD_MRD_GE_CH_MIN_SIZE(v)                            (FLD_MRD(16, 22, v))
    #define  SET_GE_CH_MIN_SIZE(v)                                OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 16, 22, v)
    #define  GET_GE_CH_MIN_SIZE()                                 OP_FLD_RD(REG_GE_MAC_CH_CONFIG, 16, 22)
    #define  RST_GE_CH_MIN_SIZE()                                 OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 16, 22, 0x40)

    //Field: GE_CH_PAUSE_TYPE
    #define  FLD_LSB_GE_CH_PAUSE_TYPE()                           (24)
    #define  FLD_MSB_GE_CH_PAUSE_TYPE()                           (25)
    #define  FLD_MASK_GE_CH_PAUSE_TYPE()                          (FLD_MASK(24, 25))
    #define  FLD_MWD_GE_CH_PAUSE_TYPE(v)                          (FLD_MWD(24, 25, v))
    #define  FLD_MRD_GE_CH_PAUSE_TYPE(v)                          (FLD_MRD(24, 25, v))
    #define  SET_GE_CH_PAUSE_TYPE(v)                              OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 24, 25, v)
    #define  SET_GE_CH_PAUSE_TYPE_1000M_()                        OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 24, 25, 0x2)
    #define  KEY_GE_CH_PAUSE_TYPE_1000M_()                        (0x2)
    #define  SET_GE_CH_PAUSE_TYPE_100M_()                         OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 24, 25, 0x1)
    #define  KEY_GE_CH_PAUSE_TYPE_100M_()                         (0x1)
    #define  SET_GE_CH_PAUSE_TYPE_10M_()                          OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 24, 25, 0x0)
    #define  KEY_GE_CH_PAUSE_TYPE_10M_()                          (0x0)
    #define  GET_GE_CH_PAUSE_TYPE()                               OP_FLD_RD(REG_GE_MAC_CH_CONFIG, 24, 25)
    #define  RST_GE_CH_PAUSE_TYPE()                               OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 24, 25, 0x3)

    //Field: GE_CH_LINK_MODE
    #define  FLD_LSB_GE_CH_LINK_MODE()                            (26)
    #define  FLD_MSB_GE_CH_LINK_MODE()                            (26)
    #define  FLD_MASK_GE_CH_LINK_MODE()                           (FLD_MASK(26, 26))
    #define  FLD_MWD_GE_CH_LINK_MODE(v)                           (FLD_MWD(26, 26, v))
    #define  FLD_MRD_GE_CH_LINK_MODE(v)                           (FLD_MRD(26, 26, v))
    #define  SET_GE_CH_LINK_MODE(v)                               OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 26, 26, v)
    #define  SET_GE_CH_LINK_MODE_ETH_()                           OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 26, 26, 0x0)
    #define  KEY_GE_CH_LINK_MODE_ETH_()                           (0x0)
    #define  SET_GE_CH_LINK_MODE_PPP_()                           OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 26, 26, 0x1)
    #define  KEY_GE_CH_LINK_MODE_PPP_()                           (0x1)
    #define  GET_GE_CH_LINK_MODE()                                OP_FLD_RD(REG_GE_MAC_CH_CONFIG, 26, 26)
    #define  RST_GE_CH_LINK_MODE()                                OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 26, 26, 0x0)

    //Field: GE_CH_RX_PAUSE_EN
    #define  FLD_LSB_GE_CH_RX_PAUSE_EN()                          (28)
    #define  FLD_MSB_GE_CH_RX_PAUSE_EN()                          (28)
    #define  FLD_MASK_GE_CH_RX_PAUSE_EN()                         (FLD_MASK(28, 28))
    #define  FLD_MWD_GE_CH_RX_PAUSE_EN(v)                         (FLD_MWD(28, 28, v))
    #define  FLD_MRD_GE_CH_RX_PAUSE_EN(v)                         (FLD_MRD(28, 28, v))
    #define  SET_GE_CH_RX_PAUSE_EN(v)                             OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 28, 28, v)
    #define  SET_GE_CH_RX_PAUSE_EN_DISABLE_()                     OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 28, 28, 0x0)
    #define  KEY_GE_CH_RX_PAUSE_EN_DISABLE_()                     (0x0)
    #define  SET_GE_CH_RX_PAUSE_EN_ENABLE_()                      OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 28, 28, 0x1)
    #define  KEY_GE_CH_RX_PAUSE_EN_ENABLE_()                      (0x1)
    #define  GET_GE_CH_RX_PAUSE_EN()                              OP_FLD_RD(REG_GE_MAC_CH_CONFIG, 28, 28)
    #define  RST_GE_CH_RX_PAUSE_EN()                              OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 28, 28, 0x1)

    //Field: GE_CH_TX_PAUSE_EN
    #define  FLD_LSB_GE_CH_TX_PAUSE_EN()                          (29)
    #define  FLD_MSB_GE_CH_TX_PAUSE_EN()                          (29)
    #define  FLD_MASK_GE_CH_TX_PAUSE_EN()                         (FLD_MASK(29, 29))
    #define  FLD_MWD_GE_CH_TX_PAUSE_EN(v)                         (FLD_MWD(29, 29, v))
    #define  FLD_MRD_GE_CH_TX_PAUSE_EN(v)                         (FLD_MRD(29, 29, v))
    #define  SET_GE_CH_TX_PAUSE_EN(v)                             OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 29, 29, v)
    #define  SET_GE_CH_TX_PAUSE_EN_DISABLE_()                     OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 29, 29, 0x0)
    #define  KEY_GE_CH_TX_PAUSE_EN_DISABLE_()                     (0x0)
    #define  SET_GE_CH_TX_PAUSE_EN_ENABLE_()                      OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 29, 29, 0x1)
    #define  KEY_GE_CH_TX_PAUSE_EN_ENABLE_()                      (0x1)
    #define  GET_GE_CH_TX_PAUSE_EN()                              OP_FLD_RD(REG_GE_MAC_CH_CONFIG, 29, 29)
    #define  RST_GE_CH_TX_PAUSE_EN()                              OP_FLD_WR(REG_GE_MAC_CH_CONFIG, 29, 29, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GE_MAC_CH_CONFIG(CH_MAX_SIZE,CH_MIN_SIZE,CH_PAUSE_TYPE,CH_LINK_MODE,CH_RX_PAUSE_EN,CH_TX_PAUSE_EN) \
                (WR_GE_MAC_CH_CONFIG( \
                  (FLD_MWD_GE_CH_MAX_SIZE(CH_MAX_SIZE))                                | \
                  (FLD_MWD_GE_CH_MIN_SIZE(CH_MIN_SIZE))                                | \
                  (FLD_MWD_GE_CH_PAUSE_TYPE(CH_PAUSE_TYPE))                            | \
                  (FLD_MWD_GE_CH_LINK_MODE(CH_LINK_MODE))                              | \
                  (FLD_MWD_GE_CH_RX_PAUSE_EN(CH_RX_PAUSE_EN))                          | \
                  (FLD_MWD_GE_CH_TX_PAUSE_EN(CH_TX_PAUSE_EN))                            \
                ))


//------------------------------------
// TimeStamp Back Registers
//------------------------------------
#define  REG_GE_TS_BK_TIME0_0_                                    (REG_BASE_GE + 0x0300)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME0_0_()                               (REG32(REG_GE_TS_BK_TIME0_0_))
    #define  WR_GE_TS_BK_TIME0_0_(v)                              (REG32(REG_GE_TS_BK_TIME0_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME0_0_()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME0_0_()                        (0x0)

    //Field: GE_TS_BK_TIME0
    #define  FLD_LSB_GE_TS_BK_TIME0()                             (0)
    #define  FLD_MSB_GE_TS_BK_TIME0()                             (29)
    #define  FLD_MASK_GE_TS_BK_TIME0()                            (FLD_MASK(0, 29))
    #define  FLD_MWD_GE_TS_BK_TIME0(v)                            (FLD_MWD(0, 29, v))
    #define  FLD_MRD_GE_TS_BK_TIME0(v)                            (FLD_MRD(0, 29, v))
    #define  GET_GE_TS_BK_TIME0()                                 OP_FLD_RD(REG_GE_TS_BK_TIME0_0_, 0, 29)

    //Field: GE_TS_BK_ERR0
    #define  FLD_LSB_GE_TS_BK_ERR0()                              (30)
    #define  FLD_MSB_GE_TS_BK_ERR0()                              (30)
    #define  FLD_MASK_GE_TS_BK_ERR0()                             (FLD_MASK(30, 30))
    #define  FLD_MWD_GE_TS_BK_ERR0(v)                             (FLD_MWD(30, 30, v))
    #define  FLD_MRD_GE_TS_BK_ERR0(v)                             (FLD_MRD(30, 30, v))
    #define  GET_GE_TS_BK_ERR0()                                  OP_FLD_RD(REG_GE_TS_BK_TIME0_0_, 30, 30)
    #define  RST_GE_TS_BK_ERR0()                                  OP_FLD_RD(REG_GE_TS_BK_TIME0_0_, 30, 30)

    //Field: GE_TS_BK_VLD0
    #define  FLD_LSB_GE_TS_BK_VLD0()                              (31)
    #define  FLD_MSB_GE_TS_BK_VLD0()                              (31)
    #define  FLD_MASK_GE_TS_BK_VLD0()                             (FLD_MASK(31, 31))
    #define  FLD_MWD_GE_TS_BK_VLD0(v)                             (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GE_TS_BK_VLD0(v)                             (FLD_MRD(31, 31, v))
    #define  GET_GE_TS_BK_VLD0()                                  OP_FLD_RD(REG_GE_TS_BK_TIME0_0_, 31, 31)
    #define  RST_GE_TS_BK_VLD0()                                  OP_FLD_RD(REG_GE_TS_BK_TIME0_0_, 31, 31)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME0_0_(TS_BK_TIME0,TS_BK_ERR0,TS_BK_VLD0) \
                (WR_GE_TS_BK_TIME0_0_( \
   \
                ))


#define  REG_GE_TS_BK_TIME0_1_                                    (REG_BASE_GE + 0x0304)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME0_1_()                               (REG32(REG_GE_TS_BK_TIME0_1_))
    #define  WR_GE_TS_BK_TIME0_1_(v)                              (REG32(REG_GE_TS_BK_TIME0_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME0_1_()                        (0xFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME0_1_()                        (0x0)

    //Field: GE_TS_BK_SN0
    #define  FLD_LSB_GE_TS_BK_SN0()                               (0)
    #define  FLD_MSB_GE_TS_BK_SN0()                               (15)
    #define  FLD_MASK_GE_TS_BK_SN0()                              (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_TS_BK_SN0(v)                              (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_TS_BK_SN0(v)                              (FLD_MRD(0, 15, v))
    #define  GET_GE_TS_BK_SN0()                                   OP_FLD_RD(REG_GE_TS_BK_TIME0_1_, 0, 15)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME0_1_(TS_BK_SN0) \
                (WR_GE_TS_BK_TIME0_1_( \
   \
                ))


#define  REG_GE_TS_BK_TIME1_0_                                    (REG_BASE_GE + 0x0308)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME1_0_()                               (REG32(REG_GE_TS_BK_TIME1_0_))
    #define  WR_GE_TS_BK_TIME1_0_(v)                              (REG32(REG_GE_TS_BK_TIME1_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME1_0_()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME1_0_()                        (0x0)

    //Field: GE_TS_BK_TIME1
    #define  FLD_LSB_GE_TS_BK_TIME1()                             (0)
    #define  FLD_MSB_GE_TS_BK_TIME1()                             (29)
    #define  FLD_MASK_GE_TS_BK_TIME1()                            (FLD_MASK(0, 29))
    #define  FLD_MWD_GE_TS_BK_TIME1(v)                            (FLD_MWD(0, 29, v))
    #define  FLD_MRD_GE_TS_BK_TIME1(v)                            (FLD_MRD(0, 29, v))
    #define  GET_GE_TS_BK_TIME1()                                 OP_FLD_RD(REG_GE_TS_BK_TIME1_0_, 0, 29)

    //Field: GE_TS_BK_ERR1
    #define  FLD_LSB_GE_TS_BK_ERR1()                              (30)
    #define  FLD_MSB_GE_TS_BK_ERR1()                              (30)
    #define  FLD_MASK_GE_TS_BK_ERR1()                             (FLD_MASK(30, 30))
    #define  FLD_MWD_GE_TS_BK_ERR1(v)                             (FLD_MWD(30, 30, v))
    #define  FLD_MRD_GE_TS_BK_ERR1(v)                             (FLD_MRD(30, 30, v))
    #define  GET_GE_TS_BK_ERR1()                                  OP_FLD_RD(REG_GE_TS_BK_TIME1_0_, 30, 30)
    #define  RST_GE_TS_BK_ERR1()                                  OP_FLD_RD(REG_GE_TS_BK_TIME1_0_, 30, 30)

    //Field: GE_TS_BK_VLD1
    #define  FLD_LSB_GE_TS_BK_VLD1()                              (31)
    #define  FLD_MSB_GE_TS_BK_VLD1()                              (31)
    #define  FLD_MASK_GE_TS_BK_VLD1()                             (FLD_MASK(31, 31))
    #define  FLD_MWD_GE_TS_BK_VLD1(v)                             (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GE_TS_BK_VLD1(v)                             (FLD_MRD(31, 31, v))
    #define  GET_GE_TS_BK_VLD1()                                  OP_FLD_RD(REG_GE_TS_BK_TIME1_0_, 31, 31)
    #define  RST_GE_TS_BK_VLD1()                                  OP_FLD_RD(REG_GE_TS_BK_TIME1_0_, 31, 31)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME1_0_(TS_BK_TIME1,TS_BK_ERR1,TS_BK_VLD1) \
                (WR_GE_TS_BK_TIME1_0_( \
   \
                ))


#define  REG_GE_TS_BK_TIME1_1_                                    (REG_BASE_GE + 0x030c)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME1_1_()                               (REG32(REG_GE_TS_BK_TIME1_1_))
    #define  WR_GE_TS_BK_TIME1_1_(v)                              (REG32(REG_GE_TS_BK_TIME1_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME1_1_()                        (0xFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME1_1_()                        (0x0)

    //Field: GE_TS_BK_SN1
    #define  FLD_LSB_GE_TS_BK_SN1()                               (0)
    #define  FLD_MSB_GE_TS_BK_SN1()                               (15)
    #define  FLD_MASK_GE_TS_BK_SN1()                              (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_TS_BK_SN1(v)                              (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_TS_BK_SN1(v)                              (FLD_MRD(0, 15, v))
    #define  GET_GE_TS_BK_SN1()                                   OP_FLD_RD(REG_GE_TS_BK_TIME1_1_, 0, 15)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME1_1_(TS_BK_SN1) \
                (WR_GE_TS_BK_TIME1_1_( \
   \
                ))


#define  REG_GE_TS_BK_TIME2_0_                                    (REG_BASE_GE + 0x0310)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME2_0_()                               (REG32(REG_GE_TS_BK_TIME2_0_))
    #define  WR_GE_TS_BK_TIME2_0_(v)                              (REG32(REG_GE_TS_BK_TIME2_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME2_0_()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME2_0_()                        (0x0)

    //Field: GE_TS_BK_TIME2
    #define  FLD_LSB_GE_TS_BK_TIME2()                             (0)
    #define  FLD_MSB_GE_TS_BK_TIME2()                             (29)
    #define  FLD_MASK_GE_TS_BK_TIME2()                            (FLD_MASK(0, 29))
    #define  FLD_MWD_GE_TS_BK_TIME2(v)                            (FLD_MWD(0, 29, v))
    #define  FLD_MRD_GE_TS_BK_TIME2(v)                            (FLD_MRD(0, 29, v))
    #define  GET_GE_TS_BK_TIME2()                                 OP_FLD_RD(REG_GE_TS_BK_TIME2_0_, 0, 29)

    //Field: GE_TS_BK_ERR2
    #define  FLD_LSB_GE_TS_BK_ERR2()                              (30)
    #define  FLD_MSB_GE_TS_BK_ERR2()                              (30)
    #define  FLD_MASK_GE_TS_BK_ERR2()                             (FLD_MASK(30, 30))
    #define  FLD_MWD_GE_TS_BK_ERR2(v)                             (FLD_MWD(30, 30, v))
    #define  FLD_MRD_GE_TS_BK_ERR2(v)                             (FLD_MRD(30, 30, v))
    #define  GET_GE_TS_BK_ERR2()                                  OP_FLD_RD(REG_GE_TS_BK_TIME2_0_, 30, 30)
    #define  RST_GE_TS_BK_ERR2()                                  OP_FLD_RD(REG_GE_TS_BK_TIME2_0_, 30, 30)

    //Field: GE_TS_BK_VLD2
    #define  FLD_LSB_GE_TS_BK_VLD2()                              (31)
    #define  FLD_MSB_GE_TS_BK_VLD2()                              (31)
    #define  FLD_MASK_GE_TS_BK_VLD2()                             (FLD_MASK(31, 31))
    #define  FLD_MWD_GE_TS_BK_VLD2(v)                             (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GE_TS_BK_VLD2(v)                             (FLD_MRD(31, 31, v))
    #define  GET_GE_TS_BK_VLD2()                                  OP_FLD_RD(REG_GE_TS_BK_TIME2_0_, 31, 31)
    #define  RST_GE_TS_BK_VLD2()                                  OP_FLD_RD(REG_GE_TS_BK_TIME2_0_, 31, 31)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME2_0_(TS_BK_TIME2,TS_BK_ERR2,TS_BK_VLD2) \
                (WR_GE_TS_BK_TIME2_0_( \
   \
                ))


#define  REG_GE_TS_BK_TIME2_1_                                    (REG_BASE_GE + 0x0314)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME2_1_()                               (REG32(REG_GE_TS_BK_TIME2_1_))
    #define  WR_GE_TS_BK_TIME2_1_(v)                              (REG32(REG_GE_TS_BK_TIME2_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME2_1_()                        (0xFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME2_1_()                        (0x0)

    //Field: GE_TS_BK_SN2
    #define  FLD_LSB_GE_TS_BK_SN2()                               (0)
    #define  FLD_MSB_GE_TS_BK_SN2()                               (15)
    #define  FLD_MASK_GE_TS_BK_SN2()                              (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_TS_BK_SN2(v)                              (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_TS_BK_SN2(v)                              (FLD_MRD(0, 15, v))
    #define  GET_GE_TS_BK_SN2()                                   OP_FLD_RD(REG_GE_TS_BK_TIME2_1_, 0, 15)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME2_1_(TS_BK_SN2) \
                (WR_GE_TS_BK_TIME2_1_( \
   \
                ))


#define  REG_GE_TS_BK_TIME3_0_                                    (REG_BASE_GE + 0x0318)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME3_0_()                               (REG32(REG_GE_TS_BK_TIME3_0_))
    #define  WR_GE_TS_BK_TIME3_0_(v)                              (REG32(REG_GE_TS_BK_TIME3_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME3_0_()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME3_0_()                        (0x0)

    //Field: GE_TS_BK_TIME3
    #define  FLD_LSB_GE_TS_BK_TIME3()                             (0)
    #define  FLD_MSB_GE_TS_BK_TIME3()                             (29)
    #define  FLD_MASK_GE_TS_BK_TIME3()                            (FLD_MASK(0, 29))
    #define  FLD_MWD_GE_TS_BK_TIME3(v)                            (FLD_MWD(0, 29, v))
    #define  FLD_MRD_GE_TS_BK_TIME3(v)                            (FLD_MRD(0, 29, v))
    #define  GET_GE_TS_BK_TIME3()                                 OP_FLD_RD(REG_GE_TS_BK_TIME3_0_, 0, 29)

    //Field: GE_TS_BK_ERR3
    #define  FLD_LSB_GE_TS_BK_ERR3()                              (30)
    #define  FLD_MSB_GE_TS_BK_ERR3()                              (30)
    #define  FLD_MASK_GE_TS_BK_ERR3()                             (FLD_MASK(30, 30))
    #define  FLD_MWD_GE_TS_BK_ERR3(v)                             (FLD_MWD(30, 30, v))
    #define  FLD_MRD_GE_TS_BK_ERR3(v)                             (FLD_MRD(30, 30, v))
    #define  GET_GE_TS_BK_ERR3()                                  OP_FLD_RD(REG_GE_TS_BK_TIME3_0_, 30, 30)
    #define  RST_GE_TS_BK_ERR3()                                  OP_FLD_RD(REG_GE_TS_BK_TIME3_0_, 30, 30)

    //Field: GE_TS_BK_VLD3
    #define  FLD_LSB_GE_TS_BK_VLD3()                              (31)
    #define  FLD_MSB_GE_TS_BK_VLD3()                              (31)
    #define  FLD_MASK_GE_TS_BK_VLD3()                             (FLD_MASK(31, 31))
    #define  FLD_MWD_GE_TS_BK_VLD3(v)                             (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GE_TS_BK_VLD3(v)                             (FLD_MRD(31, 31, v))
    #define  GET_GE_TS_BK_VLD3()                                  OP_FLD_RD(REG_GE_TS_BK_TIME3_0_, 31, 31)
    #define  RST_GE_TS_BK_VLD3()                                  OP_FLD_RD(REG_GE_TS_BK_TIME3_0_, 31, 31)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME3_0_(TS_BK_TIME3,TS_BK_ERR3,TS_BK_VLD3) \
                (WR_GE_TS_BK_TIME3_0_( \
   \
                ))


#define  REG_GE_TS_BK_TIME3_1_                                    (REG_BASE_GE + 0x031c)
    //Read/Write-Register Using Address
    #define  RD_GE_TS_BK_TIME3_1_()                               (REG32(REG_GE_TS_BK_TIME3_1_))
    #define  WR_GE_TS_BK_TIME3_1_(v)                              (REG32(REG_GE_TS_BK_TIME3_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_TS_BK_TIME3_1_()                        (0xFFFF)  
    #define  REG_WMASK_GE_TS_BK_TIME3_1_()                        (0x0)

    //Field: GE_TS_BK_SN3
    #define  FLD_LSB_GE_TS_BK_SN3()                               (0)
    #define  FLD_MSB_GE_TS_BK_SN3()                               (15)
    #define  FLD_MASK_GE_TS_BK_SN3()                              (FLD_MASK(0, 15))
    #define  FLD_MWD_GE_TS_BK_SN3(v)                              (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GE_TS_BK_SN3(v)                              (FLD_MRD(0, 15, v))
    #define  GET_GE_TS_BK_SN3()                                   OP_FLD_RD(REG_GE_TS_BK_TIME3_1_, 0, 15)

    //Write-Register Using Field-Name
    #define  WRF_GE_TS_BK_TIME3_1_(TS_BK_SN3) \
                (WR_GE_TS_BK_TIME3_1_( \
   \
                ))


//------------------------------------
// MIB Registers
//------------------------------------
#define  REG_GE_GE_RX_PKT_0_                                      (REG_BASE_GE + 0x0400)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_PKT_0_()                                 (REG32(REG_GE_GE_RX_PKT_0_))
    #define  WR_GE_GE_RX_PKT_0_(v)                                (REG32(REG_GE_GE_RX_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_PKT_0_()                          (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_PKT_0_()                          (0xFFFFFFFF)

    //Field: GE_RX_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_PKT_CNT_0_()                           (0)
    #define  FLD_MSB_GE_RX_PKT_CNT_0_()                           (31)
    #define  FLD_MASK_GE_RX_PKT_CNT_0_()                          (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_PKT_CNT_0_(v)                          (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_PKT_CNT_0_(v)                          (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_PKT_CNT_0_(v)                              OP_FLD_WR_EXC(REG_GE_GE_RX_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_PKT_CNT_0_()                               OP_FLD_RD(REG_GE_GE_RX_PKT_0_, 0, 31)
    #define  RST_GE_RX_PKT_CNT_0_()                               OP_FLD_WR_EXC(REG_GE_GE_RX_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_PKT_0_(RX_PKT_CNT_0_) \
                (WR_GE_GE_RX_PKT_0_( \
                  (FLD_MWD_GE_RX_PKT_CNT_0_(RX_PKT_CNT_0_))                              \
                ))


#define  REG_GE_GE_RX_PKT_1_                                      (REG_BASE_GE + 0x0404)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_PKT_1_()                                 (REG32(REG_GE_GE_RX_PKT_1_))
    #define  WR_GE_GE_RX_PKT_1_(v)                                (REG32(REG_GE_GE_RX_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_PKT_1_()                          (0xFF)  
    #define  REG_WMASK_GE_GE_RX_PKT_1_()                          (0xFF)

    //Field: GE_RX_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_PKT_CNT_1_()                           (0)
    #define  FLD_MSB_GE_RX_PKT_CNT_1_()                           (7)
    #define  FLD_MASK_GE_RX_PKT_CNT_1_()                          (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_PKT_CNT_1_(v)                          (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_PKT_CNT_1_(v)                          (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_PKT_CNT_1_(v)                              OP_FLD_WR_EXC(REG_GE_GE_RX_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_PKT_CNT_1_()                               OP_FLD_RD(REG_GE_GE_RX_PKT_1_, 0, 7)
    #define  RST_GE_RX_PKT_CNT_1_()                               OP_FLD_WR_EXC(REG_GE_GE_RX_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_PKT_1_(RX_PKT_CNT_1_) \
                (WR_GE_GE_RX_PKT_1_( \
                  (FLD_MWD_GE_RX_PKT_CNT_1_(RX_PKT_CNT_1_))                              \
                ))


#define  REG_GE_GE_RX_UC_PKT_0_                                   (REG_BASE_GE + 0x0408)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UC_PKT_0_()                              (REG32(REG_GE_GE_RX_UC_PKT_0_))
    #define  WR_GE_GE_RX_UC_PKT_0_(v)                             (REG32(REG_GE_GE_RX_UC_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UC_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_UC_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_RX_UC_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_UC_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_RX_UC_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_RX_UC_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_UC_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_UC_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_UC_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_UC_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_UC_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_RX_UC_PKT_0_, 0, 31)
    #define  RST_GE_RX_UC_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_UC_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UC_PKT_0_(RX_UC_PKT_CNT_0_) \
                (WR_GE_GE_RX_UC_PKT_0_( \
                  (FLD_MWD_GE_RX_UC_PKT_CNT_0_(RX_UC_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_RX_UC_PKT_1_                                   (REG_BASE_GE + 0x040c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UC_PKT_1_()                              (REG32(REG_GE_GE_RX_UC_PKT_1_))
    #define  WR_GE_GE_RX_UC_PKT_1_(v)                             (REG32(REG_GE_GE_RX_UC_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UC_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_RX_UC_PKT_1_()                       (0xFF)

    //Field: GE_RX_UC_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_UC_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_RX_UC_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_RX_UC_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_UC_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_UC_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_UC_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_UC_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_UC_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_RX_UC_PKT_1_, 0, 7)
    #define  RST_GE_RX_UC_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_UC_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UC_PKT_1_(RX_UC_PKT_CNT_1_) \
                (WR_GE_GE_RX_UC_PKT_1_( \
                  (FLD_MWD_GE_RX_UC_PKT_CNT_1_(RX_UC_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_RX_MC_PKT_0_                                   (REG_BASE_GE + 0x0410)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_MC_PKT_0_()                              (REG32(REG_GE_GE_RX_MC_PKT_0_))
    #define  WR_GE_GE_RX_MC_PKT_0_(v)                             (REG32(REG_GE_GE_RX_MC_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_MC_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_MC_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_RX_MC_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_MC_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_RX_MC_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_RX_MC_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_MC_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_MC_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_MC_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_MC_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_MC_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_RX_MC_PKT_0_, 0, 31)
    #define  RST_GE_RX_MC_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_MC_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_MC_PKT_0_(RX_MC_PKT_CNT_0_) \
                (WR_GE_GE_RX_MC_PKT_0_( \
                  (FLD_MWD_GE_RX_MC_PKT_CNT_0_(RX_MC_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_RX_MC_PKT_1_                                   (REG_BASE_GE + 0x0414)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_MC_PKT_1_()                              (REG32(REG_GE_GE_RX_MC_PKT_1_))
    #define  WR_GE_GE_RX_MC_PKT_1_(v)                             (REG32(REG_GE_GE_RX_MC_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_MC_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_RX_MC_PKT_1_()                       (0xFF)

    //Field: GE_RX_MC_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_MC_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_RX_MC_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_RX_MC_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_MC_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_MC_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_MC_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_MC_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_MC_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_RX_MC_PKT_1_, 0, 7)
    #define  RST_GE_RX_MC_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_MC_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_MC_PKT_1_(RX_MC_PKT_CNT_1_) \
                (WR_GE_GE_RX_MC_PKT_1_( \
                  (FLD_MWD_GE_RX_MC_PKT_CNT_1_(RX_MC_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_RX_BC_PKT_0_                                   (REG_BASE_GE + 0x0418)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_BC_PKT_0_()                              (REG32(REG_GE_GE_RX_BC_PKT_0_))
    #define  WR_GE_GE_RX_BC_PKT_0_(v)                             (REG32(REG_GE_GE_RX_BC_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_BC_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_BC_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_RX_BC_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_BC_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_RX_BC_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_RX_BC_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_BC_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_BC_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_BC_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_BC_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_BC_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_RX_BC_PKT_0_, 0, 31)
    #define  RST_GE_RX_BC_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_BC_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_BC_PKT_0_(RX_BC_PKT_CNT_0_) \
                (WR_GE_GE_RX_BC_PKT_0_( \
                  (FLD_MWD_GE_RX_BC_PKT_CNT_0_(RX_BC_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_RX_BC_PKT_1_                                   (REG_BASE_GE + 0x041c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_BC_PKT_1_()                              (REG32(REG_GE_GE_RX_BC_PKT_1_))
    #define  WR_GE_GE_RX_BC_PKT_1_(v)                             (REG32(REG_GE_GE_RX_BC_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_BC_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_RX_BC_PKT_1_()                       (0xFF)

    //Field: GE_RX_BC_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_BC_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_RX_BC_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_RX_BC_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_BC_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_BC_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_BC_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_BC_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_BC_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_RX_BC_PKT_1_, 0, 7)
    #define  RST_GE_RX_BC_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_BC_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_BC_PKT_1_(RX_BC_PKT_CNT_1_) \
                (WR_GE_GE_RX_BC_PKT_1_( \
                  (FLD_MWD_GE_RX_BC_PKT_CNT_1_(RX_BC_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_RX_PAUSE_PKT_0_                                (REG_BASE_GE + 0x0420)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_PAUSE_PKT_0_()                           (REG32(REG_GE_GE_RX_PAUSE_PKT_0_))
    #define  WR_GE_GE_RX_PAUSE_PKT_0_(v)                          (REG32(REG_GE_GE_RX_PAUSE_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_PAUSE_PKT_0_()                    (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_PAUSE_PKT_0_()                    (0xFFFFFFFF)

    //Field: GE_RX_PAUSE_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_PAUSE_PKT_CNT_0_()                     (0)
    #define  FLD_MSB_GE_RX_PAUSE_PKT_CNT_0_()                     (31)
    #define  FLD_MASK_GE_RX_PAUSE_PKT_CNT_0_()                    (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_PAUSE_PKT_CNT_0_(v)                    (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_PAUSE_PKT_CNT_0_(v)                    (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_PAUSE_PKT_CNT_0_(v)                        OP_FLD_WR_EXC(REG_GE_GE_RX_PAUSE_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_PAUSE_PKT_CNT_0_()                         OP_FLD_RD(REG_GE_GE_RX_PAUSE_PKT_0_, 0, 31)
    #define  RST_GE_RX_PAUSE_PKT_CNT_0_()                         OP_FLD_WR_EXC(REG_GE_GE_RX_PAUSE_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_PAUSE_PKT_0_(RX_PAUSE_PKT_CNT_0_) \
                (WR_GE_GE_RX_PAUSE_PKT_0_( \
                  (FLD_MWD_GE_RX_PAUSE_PKT_CNT_0_(RX_PAUSE_PKT_CNT_0_))                  \
                ))


#define  REG_GE_GE_RX_PAUSE_PKT_1_                                (REG_BASE_GE + 0x0424)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_PAUSE_PKT_1_()                           (REG32(REG_GE_GE_RX_PAUSE_PKT_1_))
    #define  WR_GE_GE_RX_PAUSE_PKT_1_(v)                          (REG32(REG_GE_GE_RX_PAUSE_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_PAUSE_PKT_1_()                    (0xFF)  
    #define  REG_WMASK_GE_GE_RX_PAUSE_PKT_1_()                    (0xFF)

    //Field: GE_RX_PAUSE_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_PAUSE_PKT_CNT_1_()                     (0)
    #define  FLD_MSB_GE_RX_PAUSE_PKT_CNT_1_()                     (7)
    #define  FLD_MASK_GE_RX_PAUSE_PKT_CNT_1_()                    (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_PAUSE_PKT_CNT_1_(v)                    (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_PAUSE_PKT_CNT_1_(v)                    (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_PAUSE_PKT_CNT_1_(v)                        OP_FLD_WR_EXC(REG_GE_GE_RX_PAUSE_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_PAUSE_PKT_CNT_1_()                         OP_FLD_RD(REG_GE_GE_RX_PAUSE_PKT_1_, 0, 7)
    #define  RST_GE_RX_PAUSE_PKT_CNT_1_()                         OP_FLD_WR_EXC(REG_GE_GE_RX_PAUSE_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_PAUSE_PKT_1_(RX_PAUSE_PKT_CNT_1_) \
                (WR_GE_GE_RX_PAUSE_PKT_1_( \
                  (FLD_MWD_GE_RX_PAUSE_PKT_CNT_1_(RX_PAUSE_PKT_CNT_1_))                  \
                ))


#define  REG_GE_GE_RX_UNK_CTRL_PKT_0_                             (REG_BASE_GE + 0x0428)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UNK_CTRL_PKT_0_()                        (REG32(REG_GE_GE_RX_UNK_CTRL_PKT_0_))
    #define  WR_GE_GE_RX_UNK_CTRL_PKT_0_(v)                       (REG32(REG_GE_GE_RX_UNK_CTRL_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UNK_CTRL_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_UNK_CTRL_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_RX_UNK_CTRL_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_UNK_CTRL_PKT_CNT_0_()                  (0)
    #define  FLD_MSB_GE_RX_UNK_CTRL_PKT_CNT_0_()                  (31)
    #define  FLD_MASK_GE_RX_UNK_CTRL_PKT_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_UNK_CTRL_PKT_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_UNK_CTRL_PKT_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_UNK_CTRL_PKT_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_UNK_CTRL_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_UNK_CTRL_PKT_CNT_0_()                      OP_FLD_RD(REG_GE_GE_RX_UNK_CTRL_PKT_0_, 0, 31)
    #define  RST_GE_RX_UNK_CTRL_PKT_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_UNK_CTRL_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UNK_CTRL_PKT_0_(RX_UNK_CTRL_PKT_CNT_0_) \
                (WR_GE_GE_RX_UNK_CTRL_PKT_0_( \
                  (FLD_MWD_GE_RX_UNK_CTRL_PKT_CNT_0_(RX_UNK_CTRL_PKT_CNT_0_))            \
                ))


#define  REG_GE_GE_RX_UNK_CTRL_PKT_1_                             (REG_BASE_GE + 0x042c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UNK_CTRL_PKT_1_()                        (REG32(REG_GE_GE_RX_UNK_CTRL_PKT_1_))
    #define  WR_GE_GE_RX_UNK_CTRL_PKT_1_(v)                       (REG32(REG_GE_GE_RX_UNK_CTRL_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UNK_CTRL_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_RX_UNK_CTRL_PKT_1_()                 (0xFF)

    //Field: GE_RX_UNK_CTRL_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_UNK_CTRL_PKT_CNT_1_()                  (0)
    #define  FLD_MSB_GE_RX_UNK_CTRL_PKT_CNT_1_()                  (7)
    #define  FLD_MASK_GE_RX_UNK_CTRL_PKT_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_UNK_CTRL_PKT_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_UNK_CTRL_PKT_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_UNK_CTRL_PKT_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_UNK_CTRL_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_UNK_CTRL_PKT_CNT_1_()                      OP_FLD_RD(REG_GE_GE_RX_UNK_CTRL_PKT_1_, 0, 7)
    #define  RST_GE_RX_UNK_CTRL_PKT_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_UNK_CTRL_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UNK_CTRL_PKT_1_(RX_UNK_CTRL_PKT_CNT_1_) \
                (WR_GE_GE_RX_UNK_CTRL_PKT_1_( \
                  (FLD_MWD_GE_RX_UNK_CTRL_PKT_CNT_1_(RX_UNK_CTRL_PKT_CNT_1_))            \
                ))


#define  REG_GE_GE_RX_UNDER_MIN_PKT_0_                            (REG_BASE_GE + 0x0430)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UNDER_MIN_PKT_0_()                       (REG32(REG_GE_GE_RX_UNDER_MIN_PKT_0_))
    #define  WR_GE_GE_RX_UNDER_MIN_PKT_0_(v)                      (REG32(REG_GE_GE_RX_UNDER_MIN_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UNDER_MIN_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_UNDER_MIN_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_RX_UNDER_MIN_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_UNDER_MIN_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_RX_UNDER_MIN_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_RX_UNDER_MIN_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_UNDER_MIN_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_UNDER_MIN_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_UNDER_MIN_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_UNDER_MIN_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_UNDER_MIN_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_RX_UNDER_MIN_PKT_0_, 0, 31)
    #define  RST_GE_RX_UNDER_MIN_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_UNDER_MIN_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UNDER_MIN_PKT_0_(RX_UNDER_MIN_PKT_CNT_0_) \
                (WR_GE_GE_RX_UNDER_MIN_PKT_0_( \
                  (FLD_MWD_GE_RX_UNDER_MIN_PKT_CNT_0_(RX_UNDER_MIN_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_RX_UNDER_MIN_PKT_1_                            (REG_BASE_GE + 0x0434)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UNDER_MIN_PKT_1_()                       (REG32(REG_GE_GE_RX_UNDER_MIN_PKT_1_))
    #define  WR_GE_GE_RX_UNDER_MIN_PKT_1_(v)                      (REG32(REG_GE_GE_RX_UNDER_MIN_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UNDER_MIN_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_RX_UNDER_MIN_PKT_1_()                (0xFF)

    //Field: GE_RX_UNDER_MIN_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_UNDER_MIN_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_RX_UNDER_MIN_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_RX_UNDER_MIN_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_UNDER_MIN_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_UNDER_MIN_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_UNDER_MIN_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_UNDER_MIN_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_UNDER_MIN_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_RX_UNDER_MIN_PKT_1_, 0, 7)
    #define  RST_GE_RX_UNDER_MIN_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_UNDER_MIN_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UNDER_MIN_PKT_1_(RX_UNDER_MIN_PKT_CNT_1_) \
                (WR_GE_GE_RX_UNDER_MIN_PKT_1_( \
                  (FLD_MWD_GE_RX_UNDER_MIN_PKT_CNT_1_(RX_UNDER_MIN_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_RX_MINTO63_PKT_0_                              (REG_BASE_GE + 0x0438)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_MINTO63_PKT_0_()                         (REG32(REG_GE_GE_RX_MINTO63_PKT_0_))
    #define  WR_GE_GE_RX_MINTO63_PKT_0_(v)                        (REG32(REG_GE_GE_RX_MINTO63_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_MINTO63_PKT_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_MINTO63_PKT_0_()                  (0xFFFFFFFF)

    //Field: GE_RX_MINTO63_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_MINTO63_PKT_CNT_0_()                   (0)
    #define  FLD_MSB_GE_RX_MINTO63_PKT_CNT_0_()                   (31)
    #define  FLD_MASK_GE_RX_MINTO63_PKT_CNT_0_()                  (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_MINTO63_PKT_CNT_0_(v)                  (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_MINTO63_PKT_CNT_0_(v)                  (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_MINTO63_PKT_CNT_0_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_MINTO63_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_MINTO63_PKT_CNT_0_()                       OP_FLD_RD(REG_GE_GE_RX_MINTO63_PKT_0_, 0, 31)
    #define  RST_GE_RX_MINTO63_PKT_CNT_0_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_MINTO63_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_MINTO63_PKT_0_(RX_MINTO63_PKT_CNT_0_) \
                (WR_GE_GE_RX_MINTO63_PKT_0_( \
                  (FLD_MWD_GE_RX_MINTO63_PKT_CNT_0_(RX_MINTO63_PKT_CNT_0_))              \
                ))


#define  REG_GE_GE_RX_MINTO63_PKT_1_                              (REG_BASE_GE + 0x043c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_MINTO63_PKT_1_()                         (REG32(REG_GE_GE_RX_MINTO63_PKT_1_))
    #define  WR_GE_GE_RX_MINTO63_PKT_1_(v)                        (REG32(REG_GE_GE_RX_MINTO63_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_MINTO63_PKT_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_RX_MINTO63_PKT_1_()                  (0xFF)

    //Field: GE_RX_MINTO63_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_MINTO63_PKT_CNT_1_()                   (0)
    #define  FLD_MSB_GE_RX_MINTO63_PKT_CNT_1_()                   (7)
    #define  FLD_MASK_GE_RX_MINTO63_PKT_CNT_1_()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_MINTO63_PKT_CNT_1_(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_MINTO63_PKT_CNT_1_(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_MINTO63_PKT_CNT_1_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_MINTO63_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_MINTO63_PKT_CNT_1_()                       OP_FLD_RD(REG_GE_GE_RX_MINTO63_PKT_1_, 0, 7)
    #define  RST_GE_RX_MINTO63_PKT_CNT_1_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_MINTO63_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_MINTO63_PKT_1_(RX_MINTO63_PKT_CNT_1_) \
                (WR_GE_GE_RX_MINTO63_PKT_1_( \
                  (FLD_MWD_GE_RX_MINTO63_PKT_CNT_1_(RX_MINTO63_PKT_CNT_1_))              \
                ))


#define  REG_GE_GE_RX_64_PKT_0_                                   (REG_BASE_GE + 0x0440)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_64_PKT_0_()                              (REG32(REG_GE_GE_RX_64_PKT_0_))
    #define  WR_GE_GE_RX_64_PKT_0_(v)                             (REG32(REG_GE_GE_RX_64_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_64_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_64_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_RX_64_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_64_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_RX_64_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_RX_64_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_64_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_64_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_64_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_64_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_64_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_RX_64_PKT_0_, 0, 31)
    #define  RST_GE_RX_64_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_64_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_64_PKT_0_(RX_64_PKT_CNT_0_) \
                (WR_GE_GE_RX_64_PKT_0_( \
                  (FLD_MWD_GE_RX_64_PKT_CNT_0_(RX_64_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_RX_64_PKT_1_                                   (REG_BASE_GE + 0x0444)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_64_PKT_1_()                              (REG32(REG_GE_GE_RX_64_PKT_1_))
    #define  WR_GE_GE_RX_64_PKT_1_(v)                             (REG32(REG_GE_GE_RX_64_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_64_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_RX_64_PKT_1_()                       (0xFF)

    //Field: GE_RX_64_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_64_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_RX_64_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_RX_64_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_64_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_64_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_64_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_64_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_64_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_RX_64_PKT_1_, 0, 7)
    #define  RST_GE_RX_64_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_64_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_64_PKT_1_(RX_64_PKT_CNT_1_) \
                (WR_GE_GE_RX_64_PKT_1_( \
                  (FLD_MWD_GE_RX_64_PKT_CNT_1_(RX_64_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_RX_65TO127_PKT_0_                              (REG_BASE_GE + 0x0448)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_65TO127_PKT_0_()                         (REG32(REG_GE_GE_RX_65TO127_PKT_0_))
    #define  WR_GE_GE_RX_65TO127_PKT_0_(v)                        (REG32(REG_GE_GE_RX_65TO127_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_65TO127_PKT_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_65TO127_PKT_0_()                  (0xFFFFFFFF)

    //Field: GE_RX_65TO127_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_65TO127_PKT_CNT_0_()                   (0)
    #define  FLD_MSB_GE_RX_65TO127_PKT_CNT_0_()                   (31)
    #define  FLD_MASK_GE_RX_65TO127_PKT_CNT_0_()                  (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_65TO127_PKT_CNT_0_(v)                  (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_65TO127_PKT_CNT_0_(v)                  (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_65TO127_PKT_CNT_0_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_65TO127_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_65TO127_PKT_CNT_0_()                       OP_FLD_RD(REG_GE_GE_RX_65TO127_PKT_0_, 0, 31)
    #define  RST_GE_RX_65TO127_PKT_CNT_0_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_65TO127_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_65TO127_PKT_0_(RX_65TO127_PKT_CNT_0_) \
                (WR_GE_GE_RX_65TO127_PKT_0_( \
                  (FLD_MWD_GE_RX_65TO127_PKT_CNT_0_(RX_65TO127_PKT_CNT_0_))              \
                ))


#define  REG_GE_GE_RX_65TO127_PKT_1_                              (REG_BASE_GE + 0x044c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_65TO127_PKT_1_()                         (REG32(REG_GE_GE_RX_65TO127_PKT_1_))
    #define  WR_GE_GE_RX_65TO127_PKT_1_(v)                        (REG32(REG_GE_GE_RX_65TO127_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_65TO127_PKT_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_RX_65TO127_PKT_1_()                  (0xFF)

    //Field: GE_RX_65TO127_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_65TO127_PKT_CNT_1_()                   (0)
    #define  FLD_MSB_GE_RX_65TO127_PKT_CNT_1_()                   (7)
    #define  FLD_MASK_GE_RX_65TO127_PKT_CNT_1_()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_65TO127_PKT_CNT_1_(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_65TO127_PKT_CNT_1_(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_65TO127_PKT_CNT_1_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_65TO127_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_65TO127_PKT_CNT_1_()                       OP_FLD_RD(REG_GE_GE_RX_65TO127_PKT_1_, 0, 7)
    #define  RST_GE_RX_65TO127_PKT_CNT_1_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_65TO127_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_65TO127_PKT_1_(RX_65TO127_PKT_CNT_1_) \
                (WR_GE_GE_RX_65TO127_PKT_1_( \
                  (FLD_MWD_GE_RX_65TO127_PKT_CNT_1_(RX_65TO127_PKT_CNT_1_))              \
                ))


#define  REG_GE_GE_RX_128TO255_PKT_0_                             (REG_BASE_GE + 0x0450)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_128TO255_PKT_0_()                        (REG32(REG_GE_GE_RX_128TO255_PKT_0_))
    #define  WR_GE_GE_RX_128TO255_PKT_0_(v)                       (REG32(REG_GE_GE_RX_128TO255_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_128TO255_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_128TO255_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_RX_128TO255_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_128TO255_PKT_CNT_0_()                  (0)
    #define  FLD_MSB_GE_RX_128TO255_PKT_CNT_0_()                  (31)
    #define  FLD_MASK_GE_RX_128TO255_PKT_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_128TO255_PKT_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_128TO255_PKT_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_128TO255_PKT_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_128TO255_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_128TO255_PKT_CNT_0_()                      OP_FLD_RD(REG_GE_GE_RX_128TO255_PKT_0_, 0, 31)
    #define  RST_GE_RX_128TO255_PKT_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_128TO255_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_128TO255_PKT_0_(RX_128TO255_PKT_CNT_0_) \
                (WR_GE_GE_RX_128TO255_PKT_0_( \
                  (FLD_MWD_GE_RX_128TO255_PKT_CNT_0_(RX_128TO255_PKT_CNT_0_))            \
                ))


#define  REG_GE_GE_RX_128TO255_PKT_1_                             (REG_BASE_GE + 0x0454)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_128TO255_PKT_1_()                        (REG32(REG_GE_GE_RX_128TO255_PKT_1_))
    #define  WR_GE_GE_RX_128TO255_PKT_1_(v)                       (REG32(REG_GE_GE_RX_128TO255_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_128TO255_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_RX_128TO255_PKT_1_()                 (0xFF)

    //Field: GE_RX_128TO255_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_128TO255_PKT_CNT_1_()                  (0)
    #define  FLD_MSB_GE_RX_128TO255_PKT_CNT_1_()                  (7)
    #define  FLD_MASK_GE_RX_128TO255_PKT_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_128TO255_PKT_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_128TO255_PKT_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_128TO255_PKT_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_128TO255_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_128TO255_PKT_CNT_1_()                      OP_FLD_RD(REG_GE_GE_RX_128TO255_PKT_1_, 0, 7)
    #define  RST_GE_RX_128TO255_PKT_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_128TO255_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_128TO255_PKT_1_(RX_128TO255_PKT_CNT_1_) \
                (WR_GE_GE_RX_128TO255_PKT_1_( \
                  (FLD_MWD_GE_RX_128TO255_PKT_CNT_1_(RX_128TO255_PKT_CNT_1_))            \
                ))


#define  REG_GE_GE_RX_256TO511_PKT_0_                             (REG_BASE_GE + 0x0458)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_256TO511_PKT_0_()                        (REG32(REG_GE_GE_RX_256TO511_PKT_0_))
    #define  WR_GE_GE_RX_256TO511_PKT_0_(v)                       (REG32(REG_GE_GE_RX_256TO511_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_256TO511_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_256TO511_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_RX_256TO511_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_256TO511_PKT_CNT_0_()                  (0)
    #define  FLD_MSB_GE_RX_256TO511_PKT_CNT_0_()                  (31)
    #define  FLD_MASK_GE_RX_256TO511_PKT_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_256TO511_PKT_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_256TO511_PKT_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_256TO511_PKT_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_256TO511_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_256TO511_PKT_CNT_0_()                      OP_FLD_RD(REG_GE_GE_RX_256TO511_PKT_0_, 0, 31)
    #define  RST_GE_RX_256TO511_PKT_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_256TO511_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_256TO511_PKT_0_(RX_256TO511_PKT_CNT_0_) \
                (WR_GE_GE_RX_256TO511_PKT_0_( \
                  (FLD_MWD_GE_RX_256TO511_PKT_CNT_0_(RX_256TO511_PKT_CNT_0_))            \
                ))


#define  REG_GE_GE_RX_256TO511_PKT_1_                             (REG_BASE_GE + 0x045c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_256TO511_PKT_1_()                        (REG32(REG_GE_GE_RX_256TO511_PKT_1_))
    #define  WR_GE_GE_RX_256TO511_PKT_1_(v)                       (REG32(REG_GE_GE_RX_256TO511_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_256TO511_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_RX_256TO511_PKT_1_()                 (0xFF)

    //Field: GE_RX_256TO511_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_256TO511_PKT_CNT_1_()                  (0)
    #define  FLD_MSB_GE_RX_256TO511_PKT_CNT_1_()                  (7)
    #define  FLD_MASK_GE_RX_256TO511_PKT_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_256TO511_PKT_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_256TO511_PKT_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_256TO511_PKT_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_256TO511_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_256TO511_PKT_CNT_1_()                      OP_FLD_RD(REG_GE_GE_RX_256TO511_PKT_1_, 0, 7)
    #define  RST_GE_RX_256TO511_PKT_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_256TO511_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_256TO511_PKT_1_(RX_256TO511_PKT_CNT_1_) \
                (WR_GE_GE_RX_256TO511_PKT_1_( \
                  (FLD_MWD_GE_RX_256TO511_PKT_CNT_1_(RX_256TO511_PKT_CNT_1_))            \
                ))


#define  REG_GE_GE_RX_512TO1023_PKT_0_                            (REG_BASE_GE + 0x0460)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_512TO1023_PKT_0_()                       (REG32(REG_GE_GE_RX_512TO1023_PKT_0_))
    #define  WR_GE_GE_RX_512TO1023_PKT_0_(v)                      (REG32(REG_GE_GE_RX_512TO1023_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_512TO1023_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_512TO1023_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_RX_512TO1023_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_512TO1023_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_RX_512TO1023_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_RX_512TO1023_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_512TO1023_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_512TO1023_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_512TO1023_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_512TO1023_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_512TO1023_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_RX_512TO1023_PKT_0_, 0, 31)
    #define  RST_GE_RX_512TO1023_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_512TO1023_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_512TO1023_PKT_0_(RX_512TO1023_PKT_CNT_0_) \
                (WR_GE_GE_RX_512TO1023_PKT_0_( \
                  (FLD_MWD_GE_RX_512TO1023_PKT_CNT_0_(RX_512TO1023_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_RX_512TO1023_PKT_1_                            (REG_BASE_GE + 0x0464)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_512TO1023_PKT_1_()                       (REG32(REG_GE_GE_RX_512TO1023_PKT_1_))
    #define  WR_GE_GE_RX_512TO1023_PKT_1_(v)                      (REG32(REG_GE_GE_RX_512TO1023_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_512TO1023_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_RX_512TO1023_PKT_1_()                (0xFF)

    //Field: GE_RX_512TO1023_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_512TO1023_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_RX_512TO1023_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_RX_512TO1023_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_512TO1023_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_512TO1023_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_512TO1023_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_512TO1023_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_512TO1023_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_RX_512TO1023_PKT_1_, 0, 7)
    #define  RST_GE_RX_512TO1023_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_512TO1023_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_512TO1023_PKT_1_(RX_512TO1023_PKT_CNT_1_) \
                (WR_GE_GE_RX_512TO1023_PKT_1_( \
                  (FLD_MWD_GE_RX_512TO1023_PKT_CNT_1_(RX_512TO1023_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_RX_1024TO1518_PKT_0_                           (REG_BASE_GE + 0x0468)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_1024TO1518_PKT_0_()                      (REG32(REG_GE_GE_RX_1024TO1518_PKT_0_))
    #define  WR_GE_GE_RX_1024TO1518_PKT_0_(v)                     (REG32(REG_GE_GE_RX_1024TO1518_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_1024TO1518_PKT_0_()               (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_1024TO1518_PKT_0_()               (0xFFFFFFFF)

    //Field: GE_RX_1024TO1518_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_1024TO1518_PKT_CNT_0_()                (0)
    #define  FLD_MSB_GE_RX_1024TO1518_PKT_CNT_0_()                (31)
    #define  FLD_MASK_GE_RX_1024TO1518_PKT_CNT_0_()               (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_1024TO1518_PKT_CNT_0_(v)               (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_1024TO1518_PKT_CNT_0_(v)               (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_1024TO1518_PKT_CNT_0_(v)                   OP_FLD_WR_EXC(REG_GE_GE_RX_1024TO1518_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_1024TO1518_PKT_CNT_0_()                    OP_FLD_RD(REG_GE_GE_RX_1024TO1518_PKT_0_, 0, 31)
    #define  RST_GE_RX_1024TO1518_PKT_CNT_0_()                    OP_FLD_WR_EXC(REG_GE_GE_RX_1024TO1518_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_1024TO1518_PKT_0_(RX_1024TO1518_PKT_CNT_0_) \
                (WR_GE_GE_RX_1024TO1518_PKT_0_( \
                  (FLD_MWD_GE_RX_1024TO1518_PKT_CNT_0_(RX_1024TO1518_PKT_CNT_0_))        \
                ))


#define  REG_GE_GE_RX_1024TO1518_PKT_1_                           (REG_BASE_GE + 0x046c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_1024TO1518_PKT_1_()                      (REG32(REG_GE_GE_RX_1024TO1518_PKT_1_))
    #define  WR_GE_GE_RX_1024TO1518_PKT_1_(v)                     (REG32(REG_GE_GE_RX_1024TO1518_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_1024TO1518_PKT_1_()               (0xFF)  
    #define  REG_WMASK_GE_GE_RX_1024TO1518_PKT_1_()               (0xFF)

    //Field: GE_RX_1024TO1518_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_1024TO1518_PKT_CNT_1_()                (0)
    #define  FLD_MSB_GE_RX_1024TO1518_PKT_CNT_1_()                (7)
    #define  FLD_MASK_GE_RX_1024TO1518_PKT_CNT_1_()               (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_1024TO1518_PKT_CNT_1_(v)               (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_1024TO1518_PKT_CNT_1_(v)               (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_1024TO1518_PKT_CNT_1_(v)                   OP_FLD_WR_EXC(REG_GE_GE_RX_1024TO1518_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_1024TO1518_PKT_CNT_1_()                    OP_FLD_RD(REG_GE_GE_RX_1024TO1518_PKT_1_, 0, 7)
    #define  RST_GE_RX_1024TO1518_PKT_CNT_1_()                    OP_FLD_WR_EXC(REG_GE_GE_RX_1024TO1518_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_1024TO1518_PKT_1_(RX_1024TO1518_PKT_CNT_1_) \
                (WR_GE_GE_RX_1024TO1518_PKT_1_( \
                  (FLD_MWD_GE_RX_1024TO1518_PKT_CNT_1_(RX_1024TO1518_PKT_CNT_1_))        \
                ))


#define  REG_GE_GE_RX_1519TOMAX_PKT_0_                            (REG_BASE_GE + 0x0470)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_1519TOMAX_PKT_0_()                       (REG32(REG_GE_GE_RX_1519TOMAX_PKT_0_))
    #define  WR_GE_GE_RX_1519TOMAX_PKT_0_(v)                      (REG32(REG_GE_GE_RX_1519TOMAX_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_1519TOMAX_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_1519TOMAX_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_RX_1519TOMAX_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_1519TOMAX_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_RX_1519TOMAX_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_RX_1519TOMAX_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_1519TOMAX_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_1519TOMAX_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_1519TOMAX_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_1519TOMAX_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_1519TOMAX_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_RX_1519TOMAX_PKT_0_, 0, 31)
    #define  RST_GE_RX_1519TOMAX_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_1519TOMAX_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_1519TOMAX_PKT_0_(RX_1519TOMAX_PKT_CNT_0_) \
                (WR_GE_GE_RX_1519TOMAX_PKT_0_( \
                  (FLD_MWD_GE_RX_1519TOMAX_PKT_CNT_0_(RX_1519TOMAX_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_RX_1519TOMAX_PKT_1_                            (REG_BASE_GE + 0x0474)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_1519TOMAX_PKT_1_()                       (REG32(REG_GE_GE_RX_1519TOMAX_PKT_1_))
    #define  WR_GE_GE_RX_1519TOMAX_PKT_1_(v)                      (REG32(REG_GE_GE_RX_1519TOMAX_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_1519TOMAX_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_RX_1519TOMAX_PKT_1_()                (0xFF)

    //Field: GE_RX_1519TOMAX_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_1519TOMAX_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_RX_1519TOMAX_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_RX_1519TOMAX_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_1519TOMAX_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_1519TOMAX_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_1519TOMAX_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_1519TOMAX_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_1519TOMAX_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_RX_1519TOMAX_PKT_1_, 0, 7)
    #define  RST_GE_RX_1519TOMAX_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_1519TOMAX_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_1519TOMAX_PKT_1_(RX_1519TOMAX_PKT_CNT_1_) \
                (WR_GE_GE_RX_1519TOMAX_PKT_1_( \
                  (FLD_MWD_GE_RX_1519TOMAX_PKT_CNT_1_(RX_1519TOMAX_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_RX_OVER_MAX_PKT_0_                             (REG_BASE_GE + 0x0478)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_OVER_MAX_PKT_0_()                        (REG32(REG_GE_GE_RX_OVER_MAX_PKT_0_))
    #define  WR_GE_GE_RX_OVER_MAX_PKT_0_(v)                       (REG32(REG_GE_GE_RX_OVER_MAX_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_OVER_MAX_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_OVER_MAX_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_RX_OVER_MAX_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_OVER_MAX_PKT_CNT_0_()                  (0)
    #define  FLD_MSB_GE_RX_OVER_MAX_PKT_CNT_0_()                  (31)
    #define  FLD_MASK_GE_RX_OVER_MAX_PKT_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_OVER_MAX_PKT_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_OVER_MAX_PKT_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_OVER_MAX_PKT_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_MAX_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_OVER_MAX_PKT_CNT_0_()                      OP_FLD_RD(REG_GE_GE_RX_OVER_MAX_PKT_0_, 0, 31)
    #define  RST_GE_RX_OVER_MAX_PKT_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_MAX_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_OVER_MAX_PKT_0_(RX_OVER_MAX_PKT_CNT_0_) \
                (WR_GE_GE_RX_OVER_MAX_PKT_0_( \
                  (FLD_MWD_GE_RX_OVER_MAX_PKT_CNT_0_(RX_OVER_MAX_PKT_CNT_0_))            \
                ))


#define  REG_GE_GE_RX_OVER_MAX_PKT_1_                             (REG_BASE_GE + 0x047c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_OVER_MAX_PKT_1_()                        (REG32(REG_GE_GE_RX_OVER_MAX_PKT_1_))
    #define  WR_GE_GE_RX_OVER_MAX_PKT_1_(v)                       (REG32(REG_GE_GE_RX_OVER_MAX_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_OVER_MAX_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_RX_OVER_MAX_PKT_1_()                 (0xFF)

    //Field: GE_RX_OVER_MAX_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_OVER_MAX_PKT_CNT_1_()                  (0)
    #define  FLD_MSB_GE_RX_OVER_MAX_PKT_CNT_1_()                  (7)
    #define  FLD_MASK_GE_RX_OVER_MAX_PKT_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_OVER_MAX_PKT_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_OVER_MAX_PKT_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_OVER_MAX_PKT_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_MAX_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_OVER_MAX_PKT_CNT_1_()                      OP_FLD_RD(REG_GE_GE_RX_OVER_MAX_PKT_1_, 0, 7)
    #define  RST_GE_RX_OVER_MAX_PKT_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_MAX_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_OVER_MAX_PKT_1_(RX_OVER_MAX_PKT_CNT_1_) \
                (WR_GE_GE_RX_OVER_MAX_PKT_1_( \
                  (FLD_MWD_GE_RX_OVER_MAX_PKT_CNT_1_(RX_OVER_MAX_PKT_CNT_1_))            \
                ))


#define  REG_GE_GE_RX_UNDERSIZE_PKT_0_                            (REG_BASE_GE + 0x0480)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UNDERSIZE_PKT_0_()                       (REG32(REG_GE_GE_RX_UNDERSIZE_PKT_0_))
    #define  WR_GE_GE_RX_UNDERSIZE_PKT_0_(v)                      (REG32(REG_GE_GE_RX_UNDERSIZE_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UNDERSIZE_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_UNDERSIZE_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_RX_UNDERSIZE_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_UNDERSIZE_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_RX_UNDERSIZE_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_RX_UNDERSIZE_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_UNDERSIZE_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_UNDERSIZE_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_UNDERSIZE_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_UNDERSIZE_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_UNDERSIZE_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_RX_UNDERSIZE_PKT_0_, 0, 31)
    #define  RST_GE_RX_UNDERSIZE_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_UNDERSIZE_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UNDERSIZE_PKT_0_(RX_UNDERSIZE_PKT_CNT_0_) \
                (WR_GE_GE_RX_UNDERSIZE_PKT_0_( \
                  (FLD_MWD_GE_RX_UNDERSIZE_PKT_CNT_0_(RX_UNDERSIZE_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_RX_UNDERSIZE_PKT_1_                            (REG_BASE_GE + 0x0484)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_UNDERSIZE_PKT_1_()                       (REG32(REG_GE_GE_RX_UNDERSIZE_PKT_1_))
    #define  WR_GE_GE_RX_UNDERSIZE_PKT_1_(v)                      (REG32(REG_GE_GE_RX_UNDERSIZE_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_UNDERSIZE_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_RX_UNDERSIZE_PKT_1_()                (0xFF)

    //Field: GE_RX_UNDERSIZE_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_UNDERSIZE_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_RX_UNDERSIZE_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_RX_UNDERSIZE_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_UNDERSIZE_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_UNDERSIZE_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_UNDERSIZE_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_UNDERSIZE_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_UNDERSIZE_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_RX_UNDERSIZE_PKT_1_, 0, 7)
    #define  RST_GE_RX_UNDERSIZE_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_UNDERSIZE_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_UNDERSIZE_PKT_1_(RX_UNDERSIZE_PKT_CNT_1_) \
                (WR_GE_GE_RX_UNDERSIZE_PKT_1_( \
                  (FLD_MWD_GE_RX_UNDERSIZE_PKT_CNT_1_(RX_UNDERSIZE_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_RX_FRAGEMENT_PKT_0_                            (REG_BASE_GE + 0x0488)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_FRAGEMENT_PKT_0_()                       (REG32(REG_GE_GE_RX_FRAGEMENT_PKT_0_))
    #define  WR_GE_GE_RX_FRAGEMENT_PKT_0_(v)                      (REG32(REG_GE_GE_RX_FRAGEMENT_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_FRAGEMENT_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_FRAGEMENT_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_RX_FRAGEMENT_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_FRAGEMENT_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_RX_FRAGEMENT_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_RX_FRAGEMENT_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_FRAGEMENT_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_FRAGEMENT_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_FRAGEMENT_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_FRAGEMENT_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_FRAGEMENT_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_RX_FRAGEMENT_PKT_0_, 0, 31)
    #define  RST_GE_RX_FRAGEMENT_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_FRAGEMENT_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_FRAGEMENT_PKT_0_(RX_FRAGEMENT_PKT_CNT_0_) \
                (WR_GE_GE_RX_FRAGEMENT_PKT_0_( \
                  (FLD_MWD_GE_RX_FRAGEMENT_PKT_CNT_0_(RX_FRAGEMENT_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_RX_FRAGEMENT_PKT_1_                            (REG_BASE_GE + 0x048c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_FRAGEMENT_PKT_1_()                       (REG32(REG_GE_GE_RX_FRAGEMENT_PKT_1_))
    #define  WR_GE_GE_RX_FRAGEMENT_PKT_1_(v)                      (REG32(REG_GE_GE_RX_FRAGEMENT_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_FRAGEMENT_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_RX_FRAGEMENT_PKT_1_()                (0xFF)

    //Field: GE_RX_FRAGEMENT_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_FRAGEMENT_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_RX_FRAGEMENT_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_RX_FRAGEMENT_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_FRAGEMENT_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_FRAGEMENT_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_FRAGEMENT_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_FRAGEMENT_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_FRAGEMENT_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_RX_FRAGEMENT_PKT_1_, 0, 7)
    #define  RST_GE_RX_FRAGEMENT_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_FRAGEMENT_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_FRAGEMENT_PKT_1_(RX_FRAGEMENT_PKT_CNT_1_) \
                (WR_GE_GE_RX_FRAGEMENT_PKT_1_( \
                  (FLD_MWD_GE_RX_FRAGEMENT_PKT_CNT_1_(RX_FRAGEMENT_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_RX_OVER_SIZE_PKT_0_                            (REG_BASE_GE + 0x0490)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_OVER_SIZE_PKT_0_()                       (REG32(REG_GE_GE_RX_OVER_SIZE_PKT_0_))
    #define  WR_GE_GE_RX_OVER_SIZE_PKT_0_(v)                      (REG32(REG_GE_GE_RX_OVER_SIZE_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_OVER_SIZE_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_OVER_SIZE_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_RX_OVER_SIZE_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_OVER_SIZE_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_RX_OVER_SIZE_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_RX_OVER_SIZE_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_OVER_SIZE_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_OVER_SIZE_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_OVER_SIZE_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_SIZE_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_OVER_SIZE_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_RX_OVER_SIZE_PKT_0_, 0, 31)
    #define  RST_GE_RX_OVER_SIZE_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_SIZE_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_OVER_SIZE_PKT_0_(RX_OVER_SIZE_PKT_CNT_0_) \
                (WR_GE_GE_RX_OVER_SIZE_PKT_0_( \
                  (FLD_MWD_GE_RX_OVER_SIZE_PKT_CNT_0_(RX_OVER_SIZE_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_RX_OVER_SIZE_PKT_1_                            (REG_BASE_GE + 0x0494)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_OVER_SIZE_PKT_1_()                       (REG32(REG_GE_GE_RX_OVER_SIZE_PKT_1_))
    #define  WR_GE_GE_RX_OVER_SIZE_PKT_1_(v)                      (REG32(REG_GE_GE_RX_OVER_SIZE_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_OVER_SIZE_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_RX_OVER_SIZE_PKT_1_()                (0xFF)

    //Field: GE_RX_OVER_SIZE_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_OVER_SIZE_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_RX_OVER_SIZE_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_RX_OVER_SIZE_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_OVER_SIZE_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_OVER_SIZE_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_OVER_SIZE_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_SIZE_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_OVER_SIZE_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_RX_OVER_SIZE_PKT_1_, 0, 7)
    #define  RST_GE_RX_OVER_SIZE_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_RX_OVER_SIZE_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_OVER_SIZE_PKT_1_(RX_OVER_SIZE_PKT_CNT_1_) \
                (WR_GE_GE_RX_OVER_SIZE_PKT_1_( \
                  (FLD_MWD_GE_RX_OVER_SIZE_PKT_CNT_1_(RX_OVER_SIZE_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_RX_JABBER_0_                                   (REG_BASE_GE + 0x0498)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_JABBER_0_()                              (REG32(REG_GE_GE_RX_JABBER_0_))
    #define  WR_GE_GE_RX_JABBER_0_(v)                             (REG32(REG_GE_GE_RX_JABBER_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_JABBER_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_JABBER_0_()                       (0xFFFFFFFF)

    //Field: GE_RX_JABBER_CNT_0_
    #define  FLD_LSB_GE_RX_JABBER_CNT_0_()                        (0)
    #define  FLD_MSB_GE_RX_JABBER_CNT_0_()                        (31)
    #define  FLD_MASK_GE_RX_JABBER_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_JABBER_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_JABBER_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_JABBER_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_JABBER_0_, 0, 31, v)
    #define  GET_GE_RX_JABBER_CNT_0_()                            OP_FLD_RD(REG_GE_GE_RX_JABBER_0_, 0, 31)
    #define  RST_GE_RX_JABBER_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_JABBER_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_JABBER_0_(RX_JABBER_CNT_0_) \
                (WR_GE_GE_RX_JABBER_0_( \
                  (FLD_MWD_GE_RX_JABBER_CNT_0_(RX_JABBER_CNT_0_))                        \
                ))


#define  REG_GE_GE_RX_JABBER_1_                                   (REG_BASE_GE + 0x049c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_JABBER_1_()                              (REG32(REG_GE_GE_RX_JABBER_1_))
    #define  WR_GE_GE_RX_JABBER_1_(v)                             (REG32(REG_GE_GE_RX_JABBER_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_JABBER_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_RX_JABBER_1_()                       (0xFF)

    //Field: GE_RX_JABBER_CNT_1_
    #define  FLD_LSB_GE_RX_JABBER_CNT_1_()                        (0)
    #define  FLD_MSB_GE_RX_JABBER_CNT_1_()                        (7)
    #define  FLD_MASK_GE_RX_JABBER_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_JABBER_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_JABBER_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_JABBER_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_RX_JABBER_1_, 0, 7, v)
    #define  GET_GE_RX_JABBER_CNT_1_()                            OP_FLD_RD(REG_GE_GE_RX_JABBER_1_, 0, 7)
    #define  RST_GE_RX_JABBER_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_RX_JABBER_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_JABBER_1_(RX_JABBER_CNT_1_) \
                (WR_GE_GE_RX_JABBER_1_( \
                  (FLD_MWD_GE_RX_JABBER_CNT_1_(RX_JABBER_CNT_1_))                        \
                ))


#define  REG_GE_GE_RX_FCS_ERR_PKT_0_                              (REG_BASE_GE + 0x04a0)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_FCS_ERR_PKT_0_()                         (REG32(REG_GE_GE_RX_FCS_ERR_PKT_0_))
    #define  WR_GE_GE_RX_FCS_ERR_PKT_0_(v)                        (REG32(REG_GE_GE_RX_FCS_ERR_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_FCS_ERR_PKT_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_FCS_ERR_PKT_0_()                  (0xFFFFFFFF)

    //Field: GE_RX_FCS_ERR_PKT_CNT_0_
    #define  FLD_LSB_GE_RX_FCS_ERR_PKT_CNT_0_()                   (0)
    #define  FLD_MSB_GE_RX_FCS_ERR_PKT_CNT_0_()                   (31)
    #define  FLD_MASK_GE_RX_FCS_ERR_PKT_CNT_0_()                  (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_FCS_ERR_PKT_CNT_0_(v)                  (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_FCS_ERR_PKT_CNT_0_(v)                  (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_FCS_ERR_PKT_CNT_0_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_FCS_ERR_PKT_0_, 0, 31, v)
    #define  GET_GE_RX_FCS_ERR_PKT_CNT_0_()                       OP_FLD_RD(REG_GE_GE_RX_FCS_ERR_PKT_0_, 0, 31)
    #define  RST_GE_RX_FCS_ERR_PKT_CNT_0_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_FCS_ERR_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_FCS_ERR_PKT_0_(RX_FCS_ERR_PKT_CNT_0_) \
                (WR_GE_GE_RX_FCS_ERR_PKT_0_( \
                  (FLD_MWD_GE_RX_FCS_ERR_PKT_CNT_0_(RX_FCS_ERR_PKT_CNT_0_))              \
                ))


#define  REG_GE_GE_RX_FCS_ERR_PKT_1_                              (REG_BASE_GE + 0x04a4)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_FCS_ERR_PKT_1_()                         (REG32(REG_GE_GE_RX_FCS_ERR_PKT_1_))
    #define  WR_GE_GE_RX_FCS_ERR_PKT_1_(v)                        (REG32(REG_GE_GE_RX_FCS_ERR_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_FCS_ERR_PKT_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_RX_FCS_ERR_PKT_1_()                  (0xFF)

    //Field: GE_RX_FCS_ERR_PKT_CNT_1_
    #define  FLD_LSB_GE_RX_FCS_ERR_PKT_CNT_1_()                   (0)
    #define  FLD_MSB_GE_RX_FCS_ERR_PKT_CNT_1_()                   (7)
    #define  FLD_MASK_GE_RX_FCS_ERR_PKT_CNT_1_()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_FCS_ERR_PKT_CNT_1_(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_FCS_ERR_PKT_CNT_1_(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_FCS_ERR_PKT_CNT_1_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_FCS_ERR_PKT_1_, 0, 7, v)
    #define  GET_GE_RX_FCS_ERR_PKT_CNT_1_()                       OP_FLD_RD(REG_GE_GE_RX_FCS_ERR_PKT_1_, 0, 7)
    #define  RST_GE_RX_FCS_ERR_PKT_CNT_1_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_FCS_ERR_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_FCS_ERR_PKT_1_(RX_FCS_ERR_PKT_CNT_1_) \
                (WR_GE_GE_RX_FCS_ERR_PKT_1_( \
                  (FLD_MWD_GE_RX_FCS_ERR_PKT_CNT_1_(RX_FCS_ERR_PKT_CNT_1_))              \
                ))


#define  REG_GE_GE_RX_ALIGN_ERROR_0_                              (REG_BASE_GE + 0x04a8)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_ALIGN_ERROR_0_()                         (REG32(REG_GE_GE_RX_ALIGN_ERROR_0_))
    #define  WR_GE_GE_RX_ALIGN_ERROR_0_(v)                        (REG32(REG_GE_GE_RX_ALIGN_ERROR_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_ALIGN_ERROR_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_ALIGN_ERROR_0_()                  (0xFFFFFFFF)

    //Field: GE_RX_ALIGN_ERROR_CNT_0_
    #define  FLD_LSB_GE_RX_ALIGN_ERROR_CNT_0_()                   (0)
    #define  FLD_MSB_GE_RX_ALIGN_ERROR_CNT_0_()                   (31)
    #define  FLD_MASK_GE_RX_ALIGN_ERROR_CNT_0_()                  (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_ALIGN_ERROR_CNT_0_(v)                  (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_ALIGN_ERROR_CNT_0_(v)                  (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_ALIGN_ERROR_CNT_0_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_ALIGN_ERROR_0_, 0, 31, v)
    #define  GET_GE_RX_ALIGN_ERROR_CNT_0_()                       OP_FLD_RD(REG_GE_GE_RX_ALIGN_ERROR_0_, 0, 31)
    #define  RST_GE_RX_ALIGN_ERROR_CNT_0_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_ALIGN_ERROR_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_ALIGN_ERROR_0_(RX_ALIGN_ERROR_CNT_0_) \
                (WR_GE_GE_RX_ALIGN_ERROR_0_( \
                  (FLD_MWD_GE_RX_ALIGN_ERROR_CNT_0_(RX_ALIGN_ERROR_CNT_0_))              \
                ))


#define  REG_GE_GE_RX_ALIGN_ERROR_1_                              (REG_BASE_GE + 0x04ac)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_ALIGN_ERROR_1_()                         (REG32(REG_GE_GE_RX_ALIGN_ERROR_1_))
    #define  WR_GE_GE_RX_ALIGN_ERROR_1_(v)                        (REG32(REG_GE_GE_RX_ALIGN_ERROR_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_ALIGN_ERROR_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_RX_ALIGN_ERROR_1_()                  (0xFF)

    //Field: GE_RX_ALIGN_ERROR_CNT_1_
    #define  FLD_LSB_GE_RX_ALIGN_ERROR_CNT_1_()                   (0)
    #define  FLD_MSB_GE_RX_ALIGN_ERROR_CNT_1_()                   (7)
    #define  FLD_MASK_GE_RX_ALIGN_ERROR_CNT_1_()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_ALIGN_ERROR_CNT_1_(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_ALIGN_ERROR_CNT_1_(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_ALIGN_ERROR_CNT_1_(v)                      OP_FLD_WR_EXC(REG_GE_GE_RX_ALIGN_ERROR_1_, 0, 7, v)
    #define  GET_GE_RX_ALIGN_ERROR_CNT_1_()                       OP_FLD_RD(REG_GE_GE_RX_ALIGN_ERROR_1_, 0, 7)
    #define  RST_GE_RX_ALIGN_ERROR_CNT_1_()                       OP_FLD_WR_EXC(REG_GE_GE_RX_ALIGN_ERROR_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_ALIGN_ERROR_1_(RX_ALIGN_ERROR_CNT_1_) \
                (WR_GE_GE_RX_ALIGN_ERROR_1_( \
                  (FLD_MWD_GE_RX_ALIGN_ERROR_CNT_1_(RX_ALIGN_ERROR_CNT_1_))              \
                ))


#define  REG_GE_GE_RX_FIFO_OVERRUN_0_                             (REG_BASE_GE + 0x04b0)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_FIFO_OVERRUN_0_()                        (REG32(REG_GE_GE_RX_FIFO_OVERRUN_0_))
    #define  WR_GE_GE_RX_FIFO_OVERRUN_0_(v)                       (REG32(REG_GE_GE_RX_FIFO_OVERRUN_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_FIFO_OVERRUN_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_FIFO_OVERRUN_0_()                 (0xFFFFFFFF)

    //Field: GE_RX_FIFO_OVERRUN_CNT_0_
    #define  FLD_LSB_GE_RX_FIFO_OVERRUN_CNT_0_()                  (0)
    #define  FLD_MSB_GE_RX_FIFO_OVERRUN_CNT_0_()                  (31)
    #define  FLD_MASK_GE_RX_FIFO_OVERRUN_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_FIFO_OVERRUN_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_FIFO_OVERRUN_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_FIFO_OVERRUN_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_FIFO_OVERRUN_0_, 0, 31, v)
    #define  GET_GE_RX_FIFO_OVERRUN_CNT_0_()                      OP_FLD_RD(REG_GE_GE_RX_FIFO_OVERRUN_0_, 0, 31)
    #define  RST_GE_RX_FIFO_OVERRUN_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_FIFO_OVERRUN_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_FIFO_OVERRUN_0_(RX_FIFO_OVERRUN_CNT_0_) \
                (WR_GE_GE_RX_FIFO_OVERRUN_0_( \
                  (FLD_MWD_GE_RX_FIFO_OVERRUN_CNT_0_(RX_FIFO_OVERRUN_CNT_0_))            \
                ))


#define  REG_GE_GE_RX_FIFO_OVERRUN_1_                             (REG_BASE_GE + 0x04b4)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_FIFO_OVERRUN_1_()                        (REG32(REG_GE_GE_RX_FIFO_OVERRUN_1_))
    #define  WR_GE_GE_RX_FIFO_OVERRUN_1_(v)                       (REG32(REG_GE_GE_RX_FIFO_OVERRUN_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_FIFO_OVERRUN_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_RX_FIFO_OVERRUN_1_()                 (0xFF)

    //Field: GE_RX_FIFO_OVERRUN_CNT_1_
    #define  FLD_LSB_GE_RX_FIFO_OVERRUN_CNT_1_()                  (0)
    #define  FLD_MSB_GE_RX_FIFO_OVERRUN_CNT_1_()                  (7)
    #define  FLD_MASK_GE_RX_FIFO_OVERRUN_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_FIFO_OVERRUN_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_FIFO_OVERRUN_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_FIFO_OVERRUN_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_RX_FIFO_OVERRUN_1_, 0, 7, v)
    #define  GET_GE_RX_FIFO_OVERRUN_CNT_1_()                      OP_FLD_RD(REG_GE_GE_RX_FIFO_OVERRUN_1_, 0, 7)
    #define  RST_GE_RX_FIFO_OVERRUN_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_RX_FIFO_OVERRUN_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_FIFO_OVERRUN_1_(RX_FIFO_OVERRUN_CNT_1_) \
                (WR_GE_GE_RX_FIFO_OVERRUN_1_( \
                  (FLD_MWD_GE_RX_FIFO_OVERRUN_CNT_1_(RX_FIFO_OVERRUN_CNT_1_))            \
                ))


#define  REG_GE_GE_CH_TAG_ERR_0_                                  (REG_BASE_GE + 0x04b8)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_CH_TAG_ERR_0_()                             (REG32(REG_GE_GE_CH_TAG_ERR_0_))
    #define  WR_GE_GE_CH_TAG_ERR_0_(v)                            (REG32(REG_GE_GE_CH_TAG_ERR_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_CH_TAG_ERR_0_()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_CH_TAG_ERR_0_()                      (0xFFFFFFFF)

    //Field: GE_RX_CH_TAG_ERR_CNT_0_
    #define  FLD_LSB_GE_RX_CH_TAG_ERR_CNT_0_()                    (0)
    #define  FLD_MSB_GE_RX_CH_TAG_ERR_CNT_0_()                    (31)
    #define  FLD_MASK_GE_RX_CH_TAG_ERR_CNT_0_()                   (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_CH_TAG_ERR_CNT_0_(v)                   (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_CH_TAG_ERR_CNT_0_(v)                   (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_CH_TAG_ERR_CNT_0_(v)                       OP_FLD_WR_EXC(REG_GE_GE_CH_TAG_ERR_0_, 0, 31, v)
    #define  GET_GE_RX_CH_TAG_ERR_CNT_0_()                        OP_FLD_RD(REG_GE_GE_CH_TAG_ERR_0_, 0, 31)
    #define  RST_GE_RX_CH_TAG_ERR_CNT_0_()                        OP_FLD_WR_EXC(REG_GE_GE_CH_TAG_ERR_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_CH_TAG_ERR_0_(RX_CH_TAG_ERR_CNT_0_) \
                (WR_GE_GE_CH_TAG_ERR_0_( \
                  (FLD_MWD_GE_RX_CH_TAG_ERR_CNT_0_(RX_CH_TAG_ERR_CNT_0_))                \
                ))


#define  REG_GE_GE_CH_TAG_ERR_1_                                  (REG_BASE_GE + 0x04bc)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_CH_TAG_ERR_1_()                             (REG32(REG_GE_GE_CH_TAG_ERR_1_))
    #define  WR_GE_GE_CH_TAG_ERR_1_(v)                            (REG32(REG_GE_GE_CH_TAG_ERR_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_CH_TAG_ERR_1_()                      (0xFF)  
    #define  REG_WMASK_GE_GE_CH_TAG_ERR_1_()                      (0xFF)

    //Field: GE_RX_CH_TAG_ERR_CNT_1_
    #define  FLD_LSB_GE_RX_CH_TAG_ERR_CNT_1_()                    (0)
    #define  FLD_MSB_GE_RX_CH_TAG_ERR_CNT_1_()                    (7)
    #define  FLD_MASK_GE_RX_CH_TAG_ERR_CNT_1_()                   (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_CH_TAG_ERR_CNT_1_(v)                   (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_CH_TAG_ERR_CNT_1_(v)                   (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_CH_TAG_ERR_CNT_1_(v)                       OP_FLD_WR_EXC(REG_GE_GE_CH_TAG_ERR_1_, 0, 7, v)
    #define  GET_GE_RX_CH_TAG_ERR_CNT_1_()                        OP_FLD_RD(REG_GE_GE_CH_TAG_ERR_1_, 0, 7)
    #define  RST_GE_RX_CH_TAG_ERR_CNT_1_()                        OP_FLD_WR_EXC(REG_GE_GE_CH_TAG_ERR_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_CH_TAG_ERR_1_(RX_CH_TAG_ERR_CNT_1_) \
                (WR_GE_GE_CH_TAG_ERR_1_( \
                  (FLD_MWD_GE_RX_CH_TAG_ERR_CNT_1_(RX_CH_TAG_ERR_CNT_1_))                \
                ))


#define  REG_GE_GE_RX_BYTE_OK_0_                                  (REG_BASE_GE + 0x04c0)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_BYTE_OK_0_()                             (REG32(REG_GE_GE_RX_BYTE_OK_0_))
    #define  WR_GE_GE_RX_BYTE_OK_0_(v)                            (REG32(REG_GE_GE_RX_BYTE_OK_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_BYTE_OK_0_()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_BYTE_OK_0_()                      (0xFFFFFFFF)

    //Field: GE_RX_BYTE_OK_CNT_0_
    #define  FLD_LSB_GE_RX_BYTE_OK_CNT_0_()                       (0)
    #define  FLD_MSB_GE_RX_BYTE_OK_CNT_0_()                       (31)
    #define  FLD_MASK_GE_RX_BYTE_OK_CNT_0_()                      (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_BYTE_OK_CNT_0_(v)                      (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_BYTE_OK_CNT_0_(v)                      (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_BYTE_OK_CNT_0_(v)                          OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_OK_0_, 0, 31, v)
    #define  GET_GE_RX_BYTE_OK_CNT_0_()                           OP_FLD_RD(REG_GE_GE_RX_BYTE_OK_0_, 0, 31)
    #define  RST_GE_RX_BYTE_OK_CNT_0_()                           OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_OK_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_BYTE_OK_0_(RX_BYTE_OK_CNT_0_) \
                (WR_GE_GE_RX_BYTE_OK_0_( \
                  (FLD_MWD_GE_RX_BYTE_OK_CNT_0_(RX_BYTE_OK_CNT_0_))                      \
                ))


#define  REG_GE_GE_RX_BYTE_OK_1_                                  (REG_BASE_GE + 0x04c4)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_BYTE_OK_1_()                             (REG32(REG_GE_GE_RX_BYTE_OK_1_))
    #define  WR_GE_GE_RX_BYTE_OK_1_(v)                            (REG32(REG_GE_GE_RX_BYTE_OK_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_BYTE_OK_1_()                      (0xFF)  
    #define  REG_WMASK_GE_GE_RX_BYTE_OK_1_()                      (0xFF)

    //Field: GE_RX_BYTE_OK_CNT_1_
    #define  FLD_LSB_GE_RX_BYTE_OK_CNT_1_()                       (0)
    #define  FLD_MSB_GE_RX_BYTE_OK_CNT_1_()                       (7)
    #define  FLD_MASK_GE_RX_BYTE_OK_CNT_1_()                      (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_BYTE_OK_CNT_1_(v)                      (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_BYTE_OK_CNT_1_(v)                      (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_BYTE_OK_CNT_1_(v)                          OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_OK_1_, 0, 7, v)
    #define  GET_GE_RX_BYTE_OK_CNT_1_()                           OP_FLD_RD(REG_GE_GE_RX_BYTE_OK_1_, 0, 7)
    #define  RST_GE_RX_BYTE_OK_CNT_1_()                           OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_OK_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_BYTE_OK_1_(RX_BYTE_OK_CNT_1_) \
                (WR_GE_GE_RX_BYTE_OK_1_( \
                  (FLD_MWD_GE_RX_BYTE_OK_CNT_1_(RX_BYTE_OK_CNT_1_))                      \
                ))


#define  REG_GE_GE_RX_BYTE_ERR_0_                                 (REG_BASE_GE + 0x04c8)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_BYTE_ERR_0_()                            (REG32(REG_GE_GE_RX_BYTE_ERR_0_))
    #define  WR_GE_GE_RX_BYTE_ERR_0_(v)                           (REG32(REG_GE_GE_RX_BYTE_ERR_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_BYTE_ERR_0_()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_RX_BYTE_ERR_0_()                     (0xFFFFFFFF)

    //Field: GE_RX_BYTE_ERR_CNT_0_
    #define  FLD_LSB_GE_RX_BYTE_ERR_CNT_0_()                      (0)
    #define  FLD_MSB_GE_RX_BYTE_ERR_CNT_0_()                      (31)
    #define  FLD_MASK_GE_RX_BYTE_ERR_CNT_0_()                     (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_RX_BYTE_ERR_CNT_0_(v)                     (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_RX_BYTE_ERR_CNT_0_(v)                     (FLD_MRD(0, 31, v))
    #define  SET_GE_RX_BYTE_ERR_CNT_0_(v)                         OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_ERR_0_, 0, 31, v)
    #define  GET_GE_RX_BYTE_ERR_CNT_0_()                          OP_FLD_RD(REG_GE_GE_RX_BYTE_ERR_0_, 0, 31)
    #define  RST_GE_RX_BYTE_ERR_CNT_0_()                          OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_ERR_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_BYTE_ERR_0_(RX_BYTE_ERR_CNT_0_) \
                (WR_GE_GE_RX_BYTE_ERR_0_( \
                  (FLD_MWD_GE_RX_BYTE_ERR_CNT_0_(RX_BYTE_ERR_CNT_0_))                    \
                ))


#define  REG_GE_GE_RX_BYTE_ERR_1_                                 (REG_BASE_GE + 0x04cc)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_RX_BYTE_ERR_1_()                            (REG32(REG_GE_GE_RX_BYTE_ERR_1_))
    #define  WR_GE_GE_RX_BYTE_ERR_1_(v)                           (REG32(REG_GE_GE_RX_BYTE_ERR_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_RX_BYTE_ERR_1_()                     (0xFF)  
    #define  REG_WMASK_GE_GE_RX_BYTE_ERR_1_()                     (0xFF)

    //Field: GE_RX_BYTE_ERR_CNT_1_
    #define  FLD_LSB_GE_RX_BYTE_ERR_CNT_1_()                      (0)
    #define  FLD_MSB_GE_RX_BYTE_ERR_CNT_1_()                      (7)
    #define  FLD_MASK_GE_RX_BYTE_ERR_CNT_1_()                     (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_RX_BYTE_ERR_CNT_1_(v)                     (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_RX_BYTE_ERR_CNT_1_(v)                     (FLD_MRD(0, 7, v))
    #define  SET_GE_RX_BYTE_ERR_CNT_1_(v)                         OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_ERR_1_, 0, 7, v)
    #define  GET_GE_RX_BYTE_ERR_CNT_1_()                          OP_FLD_RD(REG_GE_GE_RX_BYTE_ERR_1_, 0, 7)
    #define  RST_GE_RX_BYTE_ERR_CNT_1_()                          OP_FLD_WR_EXC(REG_GE_GE_RX_BYTE_ERR_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_RX_BYTE_ERR_1_(RX_BYTE_ERR_CNT_1_) \
                (WR_GE_GE_RX_BYTE_ERR_1_( \
                  (FLD_MWD_GE_RX_BYTE_ERR_CNT_1_(RX_BYTE_ERR_CNT_1_))                    \
                ))


#define  REG_GE_GE_TX_PKT_0_                                      (REG_BASE_GE + 0x04d0)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_PKT_0_()                                 (REG32(REG_GE_GE_TX_PKT_0_))
    #define  WR_GE_GE_TX_PKT_0_(v)                                (REG32(REG_GE_GE_TX_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_PKT_0_()                          (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_PKT_0_()                          (0xFFFFFFFF)

    //Field: GE_TX_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_PKT_CNT_0_()                           (0)
    #define  FLD_MSB_GE_TX_PKT_CNT_0_()                           (31)
    #define  FLD_MASK_GE_TX_PKT_CNT_0_()                          (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_PKT_CNT_0_(v)                          (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_PKT_CNT_0_(v)                          (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_PKT_CNT_0_(v)                              OP_FLD_WR_EXC(REG_GE_GE_TX_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_PKT_CNT_0_()                               OP_FLD_RD(REG_GE_GE_TX_PKT_0_, 0, 31)
    #define  RST_GE_TX_PKT_CNT_0_()                               OP_FLD_WR_EXC(REG_GE_GE_TX_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_PKT_0_(TX_PKT_CNT_0_) \
                (WR_GE_GE_TX_PKT_0_( \
                  (FLD_MWD_GE_TX_PKT_CNT_0_(TX_PKT_CNT_0_))                              \
                ))


#define  REG_GE_GE_TX_PKT_1_                                      (REG_BASE_GE + 0x04d4)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_PKT_1_()                                 (REG32(REG_GE_GE_TX_PKT_1_))
    #define  WR_GE_GE_TX_PKT_1_(v)                                (REG32(REG_GE_GE_TX_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_PKT_1_()                          (0xFF)  
    #define  REG_WMASK_GE_GE_TX_PKT_1_()                          (0xFF)

    //Field: GE_TX_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_PKT_CNT_1_()                           (0)
    #define  FLD_MSB_GE_TX_PKT_CNT_1_()                           (7)
    #define  FLD_MASK_GE_TX_PKT_CNT_1_()                          (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_PKT_CNT_1_(v)                          (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_PKT_CNT_1_(v)                          (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_PKT_CNT_1_(v)                              OP_FLD_WR_EXC(REG_GE_GE_TX_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_PKT_CNT_1_()                               OP_FLD_RD(REG_GE_GE_TX_PKT_1_, 0, 7)
    #define  RST_GE_TX_PKT_CNT_1_()                               OP_FLD_WR_EXC(REG_GE_GE_TX_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_PKT_1_(TX_PKT_CNT_1_) \
                (WR_GE_GE_TX_PKT_1_( \
                  (FLD_MWD_GE_TX_PKT_CNT_1_(TX_PKT_CNT_1_))                              \
                ))


#define  REG_GE_GE_TX_UC_PKT_0_                                   (REG_BASE_GE + 0x04d8)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_UC_PKT_0_()                              (REG32(REG_GE_GE_TX_UC_PKT_0_))
    #define  WR_GE_GE_TX_UC_PKT_0_(v)                             (REG32(REG_GE_GE_TX_UC_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_UC_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_UC_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_TX_UC_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_UC_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_TX_UC_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_TX_UC_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_UC_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_UC_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_UC_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_UC_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_UC_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_TX_UC_PKT_0_, 0, 31)
    #define  RST_GE_TX_UC_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_UC_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_UC_PKT_0_(TX_UC_PKT_CNT_0_) \
                (WR_GE_GE_TX_UC_PKT_0_( \
                  (FLD_MWD_GE_TX_UC_PKT_CNT_0_(TX_UC_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_TX_UC_PKT_1_                                   (REG_BASE_GE + 0x04dc)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_UC_PKT_1_()                              (REG32(REG_GE_GE_TX_UC_PKT_1_))
    #define  WR_GE_GE_TX_UC_PKT_1_(v)                             (REG32(REG_GE_GE_TX_UC_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_UC_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_TX_UC_PKT_1_()                       (0xFF)

    //Field: GE_TX_UC_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_UC_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_TX_UC_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_TX_UC_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_UC_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_UC_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_UC_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_UC_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_UC_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_TX_UC_PKT_1_, 0, 7)
    #define  RST_GE_TX_UC_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_UC_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_UC_PKT_1_(TX_UC_PKT_CNT_1_) \
                (WR_GE_GE_TX_UC_PKT_1_( \
                  (FLD_MWD_GE_TX_UC_PKT_CNT_1_(TX_UC_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_TX_MC_PKT_0_                                   (REG_BASE_GE + 0x04e0)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_MC_PKT_0_()                              (REG32(REG_GE_GE_TX_MC_PKT_0_))
    #define  WR_GE_GE_TX_MC_PKT_0_(v)                             (REG32(REG_GE_GE_TX_MC_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_MC_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_MC_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_TX_MC_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_MC_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_TX_MC_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_TX_MC_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_MC_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_MC_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_MC_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_MC_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_MC_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_TX_MC_PKT_0_, 0, 31)
    #define  RST_GE_TX_MC_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_MC_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_MC_PKT_0_(TX_MC_PKT_CNT_0_) \
                (WR_GE_GE_TX_MC_PKT_0_( \
                  (FLD_MWD_GE_TX_MC_PKT_CNT_0_(TX_MC_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_TX_MC_PKT_1_                                   (REG_BASE_GE + 0x04e4)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_MC_PKT_1_()                              (REG32(REG_GE_GE_TX_MC_PKT_1_))
    #define  WR_GE_GE_TX_MC_PKT_1_(v)                             (REG32(REG_GE_GE_TX_MC_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_MC_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_TX_MC_PKT_1_()                       (0xFF)

    //Field: GE_TX_MC_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_MC_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_TX_MC_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_TX_MC_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_MC_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_MC_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_MC_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_MC_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_MC_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_TX_MC_PKT_1_, 0, 7)
    #define  RST_GE_TX_MC_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_MC_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_MC_PKT_1_(TX_MC_PKT_CNT_1_) \
                (WR_GE_GE_TX_MC_PKT_1_( \
                  (FLD_MWD_GE_TX_MC_PKT_CNT_1_(TX_MC_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_TX_BC_PKT_0_                                   (REG_BASE_GE + 0x04e8)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_BC_PKT_0_()                              (REG32(REG_GE_GE_TX_BC_PKT_0_))
    #define  WR_GE_GE_TX_BC_PKT_0_(v)                             (REG32(REG_GE_GE_TX_BC_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_BC_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_BC_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_TX_BC_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_BC_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_TX_BC_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_TX_BC_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_BC_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_BC_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_BC_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_BC_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_BC_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_TX_BC_PKT_0_, 0, 31)
    #define  RST_GE_TX_BC_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_BC_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_BC_PKT_0_(TX_BC_PKT_CNT_0_) \
                (WR_GE_GE_TX_BC_PKT_0_( \
                  (FLD_MWD_GE_TX_BC_PKT_CNT_0_(TX_BC_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_TX_BC_PKT_1_                                   (REG_BASE_GE + 0x04ec)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_BC_PKT_1_()                              (REG32(REG_GE_GE_TX_BC_PKT_1_))
    #define  WR_GE_GE_TX_BC_PKT_1_(v)                             (REG32(REG_GE_GE_TX_BC_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_BC_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_TX_BC_PKT_1_()                       (0xFF)

    //Field: GE_TX_BC_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_BC_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_TX_BC_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_TX_BC_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_BC_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_BC_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_BC_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_BC_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_BC_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_TX_BC_PKT_1_, 0, 7)
    #define  RST_GE_TX_BC_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_BC_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_BC_PKT_1_(TX_BC_PKT_CNT_1_) \
                (WR_GE_GE_TX_BC_PKT_1_( \
                  (FLD_MWD_GE_TX_BC_PKT_CNT_1_(TX_BC_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_TX_PAUSE_PKT_0_                                (REG_BASE_GE + 0x04f0)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_PAUSE_PKT_0_()                           (REG32(REG_GE_GE_TX_PAUSE_PKT_0_))
    #define  WR_GE_GE_TX_PAUSE_PKT_0_(v)                          (REG32(REG_GE_GE_TX_PAUSE_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_PAUSE_PKT_0_()                    (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_PAUSE_PKT_0_()                    (0xFFFFFFFF)

    //Field: GE_TX_PAUSE_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_PAUSE_PKT_CNT_0_()                     (0)
    #define  FLD_MSB_GE_TX_PAUSE_PKT_CNT_0_()                     (31)
    #define  FLD_MASK_GE_TX_PAUSE_PKT_CNT_0_()                    (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_PAUSE_PKT_CNT_0_(v)                    (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_PAUSE_PKT_CNT_0_(v)                    (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_PAUSE_PKT_CNT_0_(v)                        OP_FLD_WR_EXC(REG_GE_GE_TX_PAUSE_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_PAUSE_PKT_CNT_0_()                         OP_FLD_RD(REG_GE_GE_TX_PAUSE_PKT_0_, 0, 31)
    #define  RST_GE_TX_PAUSE_PKT_CNT_0_()                         OP_FLD_WR_EXC(REG_GE_GE_TX_PAUSE_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_PAUSE_PKT_0_(TX_PAUSE_PKT_CNT_0_) \
                (WR_GE_GE_TX_PAUSE_PKT_0_( \
                  (FLD_MWD_GE_TX_PAUSE_PKT_CNT_0_(TX_PAUSE_PKT_CNT_0_))                  \
                ))


#define  REG_GE_GE_TX_PAUSE_PKT_1_                                (REG_BASE_GE + 0x04f4)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_PAUSE_PKT_1_()                           (REG32(REG_GE_GE_TX_PAUSE_PKT_1_))
    #define  WR_GE_GE_TX_PAUSE_PKT_1_(v)                          (REG32(REG_GE_GE_TX_PAUSE_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_PAUSE_PKT_1_()                    (0xFF)  
    #define  REG_WMASK_GE_GE_TX_PAUSE_PKT_1_()                    (0xFF)

    //Field: GE_TX_PAUSE_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_PAUSE_PKT_CNT_1_()                     (0)
    #define  FLD_MSB_GE_TX_PAUSE_PKT_CNT_1_()                     (7)
    #define  FLD_MASK_GE_TX_PAUSE_PKT_CNT_1_()                    (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_PAUSE_PKT_CNT_1_(v)                    (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_PAUSE_PKT_CNT_1_(v)                    (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_PAUSE_PKT_CNT_1_(v)                        OP_FLD_WR_EXC(REG_GE_GE_TX_PAUSE_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_PAUSE_PKT_CNT_1_()                         OP_FLD_RD(REG_GE_GE_TX_PAUSE_PKT_1_, 0, 7)
    #define  RST_GE_TX_PAUSE_PKT_CNT_1_()                         OP_FLD_WR_EXC(REG_GE_GE_TX_PAUSE_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_PAUSE_PKT_1_(TX_PAUSE_PKT_CNT_1_) \
                (WR_GE_GE_TX_PAUSE_PKT_1_( \
                  (FLD_MWD_GE_TX_PAUSE_PKT_CNT_1_(TX_PAUSE_PKT_CNT_1_))                  \
                ))


#define  REG_GE_GE_TX_MINTO63_PKT_0_                              (REG_BASE_GE + 0x04f8)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_MINTO63_PKT_0_()                         (REG32(REG_GE_GE_TX_MINTO63_PKT_0_))
    #define  WR_GE_GE_TX_MINTO63_PKT_0_(v)                        (REG32(REG_GE_GE_TX_MINTO63_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_MINTO63_PKT_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_MINTO63_PKT_0_()                  (0xFFFFFFFF)

    //Field: GE_TX_MINTO63_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_MINTO63_PKT_CNT_0_()                   (0)
    #define  FLD_MSB_GE_TX_MINTO63_PKT_CNT_0_()                   (31)
    #define  FLD_MASK_GE_TX_MINTO63_PKT_CNT_0_()                  (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_MINTO63_PKT_CNT_0_(v)                  (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_MINTO63_PKT_CNT_0_(v)                  (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_MINTO63_PKT_CNT_0_(v)                      OP_FLD_WR_EXC(REG_GE_GE_TX_MINTO63_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_MINTO63_PKT_CNT_0_()                       OP_FLD_RD(REG_GE_GE_TX_MINTO63_PKT_0_, 0, 31)
    #define  RST_GE_TX_MINTO63_PKT_CNT_0_()                       OP_FLD_WR_EXC(REG_GE_GE_TX_MINTO63_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_MINTO63_PKT_0_(TX_MINTO63_PKT_CNT_0_) \
                (WR_GE_GE_TX_MINTO63_PKT_0_( \
                  (FLD_MWD_GE_TX_MINTO63_PKT_CNT_0_(TX_MINTO63_PKT_CNT_0_))              \
                ))


#define  REG_GE_GE_TX_MINTO63_PKT_1_                              (REG_BASE_GE + 0x04fc)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_MINTO63_PKT_1_()                         (REG32(REG_GE_GE_TX_MINTO63_PKT_1_))
    #define  WR_GE_GE_TX_MINTO63_PKT_1_(v)                        (REG32(REG_GE_GE_TX_MINTO63_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_MINTO63_PKT_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_TX_MINTO63_PKT_1_()                  (0xFF)

    //Field: GE_TX_MINTO63_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_MINTO63_PKT_CNT_1_()                   (0)
    #define  FLD_MSB_GE_TX_MINTO63_PKT_CNT_1_()                   (7)
    #define  FLD_MASK_GE_TX_MINTO63_PKT_CNT_1_()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_MINTO63_PKT_CNT_1_(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_MINTO63_PKT_CNT_1_(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_MINTO63_PKT_CNT_1_(v)                      OP_FLD_WR_EXC(REG_GE_GE_TX_MINTO63_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_MINTO63_PKT_CNT_1_()                       OP_FLD_RD(REG_GE_GE_TX_MINTO63_PKT_1_, 0, 7)
    #define  RST_GE_TX_MINTO63_PKT_CNT_1_()                       OP_FLD_WR_EXC(REG_GE_GE_TX_MINTO63_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_MINTO63_PKT_1_(TX_MINTO63_PKT_CNT_1_) \
                (WR_GE_GE_TX_MINTO63_PKT_1_( \
                  (FLD_MWD_GE_TX_MINTO63_PKT_CNT_1_(TX_MINTO63_PKT_CNT_1_))              \
                ))


#define  REG_GE_GE_TX_64_PKT_0_                                   (REG_BASE_GE + 0x0500)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_64_PKT_0_()                              (REG32(REG_GE_GE_TX_64_PKT_0_))
    #define  WR_GE_GE_TX_64_PKT_0_(v)                             (REG32(REG_GE_GE_TX_64_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_64_PKT_0_()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_64_PKT_0_()                       (0xFFFFFFFF)

    //Field: GE_TX_64_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_64_PKT_CNT_0_()                        (0)
    #define  FLD_MSB_GE_TX_64_PKT_CNT_0_()                        (31)
    #define  FLD_MASK_GE_TX_64_PKT_CNT_0_()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_64_PKT_CNT_0_(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_64_PKT_CNT_0_(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_64_PKT_CNT_0_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_64_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_64_PKT_CNT_0_()                            OP_FLD_RD(REG_GE_GE_TX_64_PKT_0_, 0, 31)
    #define  RST_GE_TX_64_PKT_CNT_0_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_64_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_64_PKT_0_(TX_64_PKT_CNT_0_) \
                (WR_GE_GE_TX_64_PKT_0_( \
                  (FLD_MWD_GE_TX_64_PKT_CNT_0_(TX_64_PKT_CNT_0_))                        \
                ))


#define  REG_GE_GE_TX_64_PKT_1_                                   (REG_BASE_GE + 0x0504)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_64_PKT_1_()                              (REG32(REG_GE_GE_TX_64_PKT_1_))
    #define  WR_GE_GE_TX_64_PKT_1_(v)                             (REG32(REG_GE_GE_TX_64_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_64_PKT_1_()                       (0xFF)  
    #define  REG_WMASK_GE_GE_TX_64_PKT_1_()                       (0xFF)

    //Field: GE_TX_64_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_64_PKT_CNT_1_()                        (0)
    #define  FLD_MSB_GE_TX_64_PKT_CNT_1_()                        (7)
    #define  FLD_MASK_GE_TX_64_PKT_CNT_1_()                       (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_64_PKT_CNT_1_(v)                       (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_64_PKT_CNT_1_(v)                       (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_64_PKT_CNT_1_(v)                           OP_FLD_WR_EXC(REG_GE_GE_TX_64_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_64_PKT_CNT_1_()                            OP_FLD_RD(REG_GE_GE_TX_64_PKT_1_, 0, 7)
    #define  RST_GE_TX_64_PKT_CNT_1_()                            OP_FLD_WR_EXC(REG_GE_GE_TX_64_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_64_PKT_1_(TX_64_PKT_CNT_1_) \
                (WR_GE_GE_TX_64_PKT_1_( \
                  (FLD_MWD_GE_TX_64_PKT_CNT_1_(TX_64_PKT_CNT_1_))                        \
                ))


#define  REG_GE_GE_TX_65TO127_PKT_0_                              (REG_BASE_GE + 0x0508)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_65TO127_PKT_0_()                         (REG32(REG_GE_GE_TX_65TO127_PKT_0_))
    #define  WR_GE_GE_TX_65TO127_PKT_0_(v)                        (REG32(REG_GE_GE_TX_65TO127_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_65TO127_PKT_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_65TO127_PKT_0_()                  (0xFFFFFFFF)

    //Field: GE_TX_65TO127_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_65TO127_PKT_CNT_0_()                   (0)
    #define  FLD_MSB_GE_TX_65TO127_PKT_CNT_0_()                   (31)
    #define  FLD_MASK_GE_TX_65TO127_PKT_CNT_0_()                  (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_65TO127_PKT_CNT_0_(v)                  (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_65TO127_PKT_CNT_0_(v)                  (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_65TO127_PKT_CNT_0_(v)                      OP_FLD_WR_EXC(REG_GE_GE_TX_65TO127_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_65TO127_PKT_CNT_0_()                       OP_FLD_RD(REG_GE_GE_TX_65TO127_PKT_0_, 0, 31)
    #define  RST_GE_TX_65TO127_PKT_CNT_0_()                       OP_FLD_WR_EXC(REG_GE_GE_TX_65TO127_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_65TO127_PKT_0_(TX_65TO127_PKT_CNT_0_) \
                (WR_GE_GE_TX_65TO127_PKT_0_( \
                  (FLD_MWD_GE_TX_65TO127_PKT_CNT_0_(TX_65TO127_PKT_CNT_0_))              \
                ))


#define  REG_GE_GE_TX_65TO127_PKT_1_                              (REG_BASE_GE + 0x050c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_65TO127_PKT_1_()                         (REG32(REG_GE_GE_TX_65TO127_PKT_1_))
    #define  WR_GE_GE_TX_65TO127_PKT_1_(v)                        (REG32(REG_GE_GE_TX_65TO127_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_65TO127_PKT_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_TX_65TO127_PKT_1_()                  (0xFF)

    //Field: GE_TX_65TO127_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_65TO127_PKT_CNT_1_()                   (0)
    #define  FLD_MSB_GE_TX_65TO127_PKT_CNT_1_()                   (7)
    #define  FLD_MASK_GE_TX_65TO127_PKT_CNT_1_()                  (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_65TO127_PKT_CNT_1_(v)                  (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_65TO127_PKT_CNT_1_(v)                  (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_65TO127_PKT_CNT_1_(v)                      OP_FLD_WR_EXC(REG_GE_GE_TX_65TO127_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_65TO127_PKT_CNT_1_()                       OP_FLD_RD(REG_GE_GE_TX_65TO127_PKT_1_, 0, 7)
    #define  RST_GE_TX_65TO127_PKT_CNT_1_()                       OP_FLD_WR_EXC(REG_GE_GE_TX_65TO127_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_65TO127_PKT_1_(TX_65TO127_PKT_CNT_1_) \
                (WR_GE_GE_TX_65TO127_PKT_1_( \
                  (FLD_MWD_GE_TX_65TO127_PKT_CNT_1_(TX_65TO127_PKT_CNT_1_))              \
                ))


#define  REG_GE_GE_TX_128TO255_PKT_0_                             (REG_BASE_GE + 0x0510)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_128TO255_PKT_0_()                        (REG32(REG_GE_GE_TX_128TO255_PKT_0_))
    #define  WR_GE_GE_TX_128TO255_PKT_0_(v)                       (REG32(REG_GE_GE_TX_128TO255_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_128TO255_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_128TO255_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_TX_128TO255_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_128TO255_PKT_CNT_0_()                  (0)
    #define  FLD_MSB_GE_TX_128TO255_PKT_CNT_0_()                  (31)
    #define  FLD_MASK_GE_TX_128TO255_PKT_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_128TO255_PKT_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_128TO255_PKT_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_128TO255_PKT_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_TX_128TO255_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_128TO255_PKT_CNT_0_()                      OP_FLD_RD(REG_GE_GE_TX_128TO255_PKT_0_, 0, 31)
    #define  RST_GE_TX_128TO255_PKT_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_TX_128TO255_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_128TO255_PKT_0_(TX_128TO255_PKT_CNT_0_) \
                (WR_GE_GE_TX_128TO255_PKT_0_( \
                  (FLD_MWD_GE_TX_128TO255_PKT_CNT_0_(TX_128TO255_PKT_CNT_0_))            \
                ))


#define  REG_GE_GE_TX_128TO255_PKT_1_                             (REG_BASE_GE + 0x0514)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_128TO255_PKT_1_()                        (REG32(REG_GE_GE_TX_128TO255_PKT_1_))
    #define  WR_GE_GE_TX_128TO255_PKT_1_(v)                       (REG32(REG_GE_GE_TX_128TO255_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_128TO255_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_TX_128TO255_PKT_1_()                 (0xFF)

    //Field: GE_TX_128TO255_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_128TO255_PKT_CNT_1_()                  (0)
    #define  FLD_MSB_GE_TX_128TO255_PKT_CNT_1_()                  (7)
    #define  FLD_MASK_GE_TX_128TO255_PKT_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_128TO255_PKT_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_128TO255_PKT_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_128TO255_PKT_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_TX_128TO255_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_128TO255_PKT_CNT_1_()                      OP_FLD_RD(REG_GE_GE_TX_128TO255_PKT_1_, 0, 7)
    #define  RST_GE_TX_128TO255_PKT_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_TX_128TO255_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_128TO255_PKT_1_(TX_128TO255_PKT_CNT_1_) \
                (WR_GE_GE_TX_128TO255_PKT_1_( \
                  (FLD_MWD_GE_TX_128TO255_PKT_CNT_1_(TX_128TO255_PKT_CNT_1_))            \
                ))


#define  REG_GE_GE_TX_256TO511_PKT_0_                             (REG_BASE_GE + 0x0518)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_256TO511_PKT_0_()                        (REG32(REG_GE_GE_TX_256TO511_PKT_0_))
    #define  WR_GE_GE_TX_256TO511_PKT_0_(v)                       (REG32(REG_GE_GE_TX_256TO511_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_256TO511_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_256TO511_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_TX_256TO511_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_256TO511_PKT_CNT_0_()                  (0)
    #define  FLD_MSB_GE_TX_256TO511_PKT_CNT_0_()                  (31)
    #define  FLD_MASK_GE_TX_256TO511_PKT_CNT_0_()                 (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_256TO511_PKT_CNT_0_(v)                 (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_256TO511_PKT_CNT_0_(v)                 (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_256TO511_PKT_CNT_0_(v)                     OP_FLD_WR_EXC(REG_GE_GE_TX_256TO511_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_256TO511_PKT_CNT_0_()                      OP_FLD_RD(REG_GE_GE_TX_256TO511_PKT_0_, 0, 31)
    #define  RST_GE_TX_256TO511_PKT_CNT_0_()                      OP_FLD_WR_EXC(REG_GE_GE_TX_256TO511_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_256TO511_PKT_0_(TX_256TO511_PKT_CNT_0_) \
                (WR_GE_GE_TX_256TO511_PKT_0_( \
                  (FLD_MWD_GE_TX_256TO511_PKT_CNT_0_(TX_256TO511_PKT_CNT_0_))            \
                ))


#define  REG_GE_GE_TX_256TO511_PKT_1_                             (REG_BASE_GE + 0x051c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_256TO511_PKT_1_()                        (REG32(REG_GE_GE_TX_256TO511_PKT_1_))
    #define  WR_GE_GE_TX_256TO511_PKT_1_(v)                       (REG32(REG_GE_GE_TX_256TO511_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_256TO511_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_TX_256TO511_PKT_1_()                 (0xFF)

    //Field: GE_TX_256TO511_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_256TO511_PKT_CNT_1_()                  (0)
    #define  FLD_MSB_GE_TX_256TO511_PKT_CNT_1_()                  (7)
    #define  FLD_MASK_GE_TX_256TO511_PKT_CNT_1_()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_256TO511_PKT_CNT_1_(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_256TO511_PKT_CNT_1_(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_256TO511_PKT_CNT_1_(v)                     OP_FLD_WR_EXC(REG_GE_GE_TX_256TO511_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_256TO511_PKT_CNT_1_()                      OP_FLD_RD(REG_GE_GE_TX_256TO511_PKT_1_, 0, 7)
    #define  RST_GE_TX_256TO511_PKT_CNT_1_()                      OP_FLD_WR_EXC(REG_GE_GE_TX_256TO511_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_256TO511_PKT_1_(TX_256TO511_PKT_CNT_1_) \
                (WR_GE_GE_TX_256TO511_PKT_1_( \
                  (FLD_MWD_GE_TX_256TO511_PKT_CNT_1_(TX_256TO511_PKT_CNT_1_))            \
                ))


#define  REG_GE_GE_TX_512TO1023_PKT_0_                            (REG_BASE_GE + 0x0520)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_512TO1023_PKT_0_()                       (REG32(REG_GE_GE_TX_512TO1023_PKT_0_))
    #define  WR_GE_GE_TX_512TO1023_PKT_0_(v)                      (REG32(REG_GE_GE_TX_512TO1023_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_512TO1023_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_512TO1023_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_TX_512TO1023_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_512TO1023_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_TX_512TO1023_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_TX_512TO1023_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_512TO1023_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_512TO1023_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_512TO1023_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_TX_512TO1023_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_512TO1023_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_TX_512TO1023_PKT_0_, 0, 31)
    #define  RST_GE_TX_512TO1023_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_TX_512TO1023_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_512TO1023_PKT_0_(TX_512TO1023_PKT_CNT_0_) \
                (WR_GE_GE_TX_512TO1023_PKT_0_( \
                  (FLD_MWD_GE_TX_512TO1023_PKT_CNT_0_(TX_512TO1023_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_TX_512TO1023_PKT_1_                            (REG_BASE_GE + 0x0524)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_512TO1023_PKT_1_()                       (REG32(REG_GE_GE_TX_512TO1023_PKT_1_))
    #define  WR_GE_GE_TX_512TO1023_PKT_1_(v)                      (REG32(REG_GE_GE_TX_512TO1023_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_512TO1023_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_TX_512TO1023_PKT_1_()                (0xFF)

    //Field: GE_TX_512TO1023_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_512TO1023_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_TX_512TO1023_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_TX_512TO1023_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_512TO1023_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_512TO1023_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_512TO1023_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_TX_512TO1023_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_512TO1023_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_TX_512TO1023_PKT_1_, 0, 7)
    #define  RST_GE_TX_512TO1023_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_TX_512TO1023_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_512TO1023_PKT_1_(TX_512TO1023_PKT_CNT_1_) \
                (WR_GE_GE_TX_512TO1023_PKT_1_( \
                  (FLD_MWD_GE_TX_512TO1023_PKT_CNT_1_(TX_512TO1023_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_TX_1024TO1518_PKT_0_                           (REG_BASE_GE + 0x0528)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_1024TO1518_PKT_0_()                      (REG32(REG_GE_GE_TX_1024TO1518_PKT_0_))
    #define  WR_GE_GE_TX_1024TO1518_PKT_0_(v)                     (REG32(REG_GE_GE_TX_1024TO1518_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_1024TO1518_PKT_0_()               (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_1024TO1518_PKT_0_()               (0xFFFFFFFF)

    //Field: GE_TX_1024TO1518_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_1024TO1518_PKT_CNT_0_()                (0)
    #define  FLD_MSB_GE_TX_1024TO1518_PKT_CNT_0_()                (31)
    #define  FLD_MASK_GE_TX_1024TO1518_PKT_CNT_0_()               (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_1024TO1518_PKT_CNT_0_(v)               (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_1024TO1518_PKT_CNT_0_(v)               (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_1024TO1518_PKT_CNT_0_(v)                   OP_FLD_WR_EXC(REG_GE_GE_TX_1024TO1518_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_1024TO1518_PKT_CNT_0_()                    OP_FLD_RD(REG_GE_GE_TX_1024TO1518_PKT_0_, 0, 31)
    #define  RST_GE_TX_1024TO1518_PKT_CNT_0_()                    OP_FLD_WR_EXC(REG_GE_GE_TX_1024TO1518_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_1024TO1518_PKT_0_(TX_1024TO1518_PKT_CNT_0_) \
                (WR_GE_GE_TX_1024TO1518_PKT_0_( \
                  (FLD_MWD_GE_TX_1024TO1518_PKT_CNT_0_(TX_1024TO1518_PKT_CNT_0_))        \
                ))


#define  REG_GE_GE_TX_1024TO1518_PKT_1_                           (REG_BASE_GE + 0x052c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_1024TO1518_PKT_1_()                      (REG32(REG_GE_GE_TX_1024TO1518_PKT_1_))
    #define  WR_GE_GE_TX_1024TO1518_PKT_1_(v)                     (REG32(REG_GE_GE_TX_1024TO1518_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_1024TO1518_PKT_1_()               (0xFF)  
    #define  REG_WMASK_GE_GE_TX_1024TO1518_PKT_1_()               (0xFF)

    //Field: GE_TX_1024TO1518_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_1024TO1518_PKT_CNT_1_()                (0)
    #define  FLD_MSB_GE_TX_1024TO1518_PKT_CNT_1_()                (7)
    #define  FLD_MASK_GE_TX_1024TO1518_PKT_CNT_1_()               (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_1024TO1518_PKT_CNT_1_(v)               (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_1024TO1518_PKT_CNT_1_(v)               (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_1024TO1518_PKT_CNT_1_(v)                   OP_FLD_WR_EXC(REG_GE_GE_TX_1024TO1518_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_1024TO1518_PKT_CNT_1_()                    OP_FLD_RD(REG_GE_GE_TX_1024TO1518_PKT_1_, 0, 7)
    #define  RST_GE_TX_1024TO1518_PKT_CNT_1_()                    OP_FLD_WR_EXC(REG_GE_GE_TX_1024TO1518_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_1024TO1518_PKT_1_(TX_1024TO1518_PKT_CNT_1_) \
                (WR_GE_GE_TX_1024TO1518_PKT_1_( \
                  (FLD_MWD_GE_TX_1024TO1518_PKT_CNT_1_(TX_1024TO1518_PKT_CNT_1_))        \
                ))


#define  REG_GE_GE_TX_1519TOMAX_PKT_0_                            (REG_BASE_GE + 0x0530)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_1519TOMAX_PKT_0_()                       (REG32(REG_GE_GE_TX_1519TOMAX_PKT_0_))
    #define  WR_GE_GE_TX_1519TOMAX_PKT_0_(v)                      (REG32(REG_GE_GE_TX_1519TOMAX_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_1519TOMAX_PKT_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_1519TOMAX_PKT_0_()                (0xFFFFFFFF)

    //Field: GE_TX_1519TOMAX_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_1519TOMAX_PKT_CNT_0_()                 (0)
    #define  FLD_MSB_GE_TX_1519TOMAX_PKT_CNT_0_()                 (31)
    #define  FLD_MASK_GE_TX_1519TOMAX_PKT_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_1519TOMAX_PKT_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_1519TOMAX_PKT_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_1519TOMAX_PKT_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_TX_1519TOMAX_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_1519TOMAX_PKT_CNT_0_()                     OP_FLD_RD(REG_GE_GE_TX_1519TOMAX_PKT_0_, 0, 31)
    #define  RST_GE_TX_1519TOMAX_PKT_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_TX_1519TOMAX_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_1519TOMAX_PKT_0_(TX_1519TOMAX_PKT_CNT_0_) \
                (WR_GE_GE_TX_1519TOMAX_PKT_0_( \
                  (FLD_MWD_GE_TX_1519TOMAX_PKT_CNT_0_(TX_1519TOMAX_PKT_CNT_0_))          \
                ))


#define  REG_GE_GE_TX_1519TOMAX_PKT_1_                            (REG_BASE_GE + 0x0534)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_1519TOMAX_PKT_1_()                       (REG32(REG_GE_GE_TX_1519TOMAX_PKT_1_))
    #define  WR_GE_GE_TX_1519TOMAX_PKT_1_(v)                      (REG32(REG_GE_GE_TX_1519TOMAX_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_1519TOMAX_PKT_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_TX_1519TOMAX_PKT_1_()                (0xFF)

    //Field: GE_TX_1519TOMAX_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_1519TOMAX_PKT_CNT_1_()                 (0)
    #define  FLD_MSB_GE_TX_1519TOMAX_PKT_CNT_1_()                 (7)
    #define  FLD_MASK_GE_TX_1519TOMAX_PKT_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_1519TOMAX_PKT_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_1519TOMAX_PKT_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_1519TOMAX_PKT_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_TX_1519TOMAX_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_1519TOMAX_PKT_CNT_1_()                     OP_FLD_RD(REG_GE_GE_TX_1519TOMAX_PKT_1_, 0, 7)
    #define  RST_GE_TX_1519TOMAX_PKT_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_TX_1519TOMAX_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_1519TOMAX_PKT_1_(TX_1519TOMAX_PKT_CNT_1_) \
                (WR_GE_GE_TX_1519TOMAX_PKT_1_( \
                  (FLD_MWD_GE_TX_1519TOMAX_PKT_CNT_1_(TX_1519TOMAX_PKT_CNT_1_))          \
                ))


#define  REG_GE_GE_TX_OVER_MAX_PKT_0_                             (REG_BASE_GE + 0x0538)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_OVER_MAX_PKT_0_()                        (REG32(REG_GE_GE_TX_OVER_MAX_PKT_0_))
    #define  WR_GE_GE_TX_OVER_MAX_PKT_0_(v)                       (REG32(REG_GE_GE_TX_OVER_MAX_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_OVER_MAX_PKT_0_()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_OVER_MAX_PKT_0_()                 (0xFFFFFFFF)

    //Field: GE_TX_OVER_MAX_CNT_0_
    #define  FLD_LSB_GE_TX_OVER_MAX_CNT_0_()                      (0)
    #define  FLD_MSB_GE_TX_OVER_MAX_CNT_0_()                      (31)
    #define  FLD_MASK_GE_TX_OVER_MAX_CNT_0_()                     (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_OVER_MAX_CNT_0_(v)                     (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_OVER_MAX_CNT_0_(v)                     (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_OVER_MAX_CNT_0_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_OVER_MAX_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_OVER_MAX_CNT_0_()                          OP_FLD_RD(REG_GE_GE_TX_OVER_MAX_PKT_0_, 0, 31)
    #define  RST_GE_TX_OVER_MAX_CNT_0_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_OVER_MAX_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_OVER_MAX_PKT_0_(TX_OVER_MAX_CNT_0_) \
                (WR_GE_GE_TX_OVER_MAX_PKT_0_( \
                  (FLD_MWD_GE_TX_OVER_MAX_CNT_0_(TX_OVER_MAX_CNT_0_))                    \
                ))


#define  REG_GE_GE_TX_OVER_MAX_PKT_1_                             (REG_BASE_GE + 0x053c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_OVER_MAX_PKT_1_()                        (REG32(REG_GE_GE_TX_OVER_MAX_PKT_1_))
    #define  WR_GE_GE_TX_OVER_MAX_PKT_1_(v)                       (REG32(REG_GE_GE_TX_OVER_MAX_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_OVER_MAX_PKT_1_()                 (0xFF)  
    #define  REG_WMASK_GE_GE_TX_OVER_MAX_PKT_1_()                 (0xFF)

    //Field: GE_TX_OVER_MAX_CNT_1_
    #define  FLD_LSB_GE_TX_OVER_MAX_CNT_1_()                      (0)
    #define  FLD_MSB_GE_TX_OVER_MAX_CNT_1_()                      (7)
    #define  FLD_MASK_GE_TX_OVER_MAX_CNT_1_()                     (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_OVER_MAX_CNT_1_(v)                     (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_OVER_MAX_CNT_1_(v)                     (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_OVER_MAX_CNT_1_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_OVER_MAX_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_OVER_MAX_CNT_1_()                          OP_FLD_RD(REG_GE_GE_TX_OVER_MAX_PKT_1_, 0, 7)
    #define  RST_GE_TX_OVER_MAX_CNT_1_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_OVER_MAX_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_OVER_MAX_PKT_1_(TX_OVER_MAX_CNT_1_) \
                (WR_GE_GE_TX_OVER_MAX_PKT_1_( \
                  (FLD_MWD_GE_TX_OVER_MAX_CNT_1_(TX_OVER_MAX_CNT_1_))                    \
                ))


#define  REG_GE_GE_TX_CRC_ERR_PKT_0_                              (REG_BASE_GE + 0x0540)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_CRC_ERR_PKT_0_()                         (REG32(REG_GE_GE_TX_CRC_ERR_PKT_0_))
    #define  WR_GE_GE_TX_CRC_ERR_PKT_0_(v)                        (REG32(REG_GE_GE_TX_CRC_ERR_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_CRC_ERR_PKT_0_()                  (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_CRC_ERR_PKT_0_()                  (0xFFFFFFFF)

    //Field: GE_TX_CRC_ERR_CNT_0_
    #define  FLD_LSB_GE_TX_CRC_ERR_CNT_0_()                       (0)
    #define  FLD_MSB_GE_TX_CRC_ERR_CNT_0_()                       (31)
    #define  FLD_MASK_GE_TX_CRC_ERR_CNT_0_()                      (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_CRC_ERR_CNT_0_(v)                      (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_CRC_ERR_CNT_0_(v)                      (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_CRC_ERR_CNT_0_(v)                          OP_FLD_WR_EXC(REG_GE_GE_TX_CRC_ERR_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_CRC_ERR_CNT_0_()                           OP_FLD_RD(REG_GE_GE_TX_CRC_ERR_PKT_0_, 0, 31)
    #define  RST_GE_TX_CRC_ERR_CNT_0_()                           OP_FLD_WR_EXC(REG_GE_GE_TX_CRC_ERR_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_CRC_ERR_PKT_0_(TX_CRC_ERR_CNT_0_) \
                (WR_GE_GE_TX_CRC_ERR_PKT_0_( \
                  (FLD_MWD_GE_TX_CRC_ERR_CNT_0_(TX_CRC_ERR_CNT_0_))                      \
                ))


#define  REG_GE_GE_TX_CRC_ERR_PKT_1_                              (REG_BASE_GE + 0x0544)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_CRC_ERR_PKT_1_()                         (REG32(REG_GE_GE_TX_CRC_ERR_PKT_1_))
    #define  WR_GE_GE_TX_CRC_ERR_PKT_1_(v)                        (REG32(REG_GE_GE_TX_CRC_ERR_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_CRC_ERR_PKT_1_()                  (0xFF)  
    #define  REG_WMASK_GE_GE_TX_CRC_ERR_PKT_1_()                  (0xFF)

    //Field: GE_TX_CRC_ERR_CNT_1_
    #define  FLD_LSB_GE_TX_CRC_ERR_CNT_1_()                       (0)
    #define  FLD_MSB_GE_TX_CRC_ERR_CNT_1_()                       (7)
    #define  FLD_MASK_GE_TX_CRC_ERR_CNT_1_()                      (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_CRC_ERR_CNT_1_(v)                      (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_CRC_ERR_CNT_1_(v)                      (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_CRC_ERR_CNT_1_(v)                          OP_FLD_WR_EXC(REG_GE_GE_TX_CRC_ERR_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_CRC_ERR_CNT_1_()                           OP_FLD_RD(REG_GE_GE_TX_CRC_ERR_PKT_1_, 0, 7)
    #define  RST_GE_TX_CRC_ERR_CNT_1_()                           OP_FLD_WR_EXC(REG_GE_GE_TX_CRC_ERR_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_CRC_ERR_PKT_1_(TX_CRC_ERR_CNT_1_) \
                (WR_GE_GE_TX_CRC_ERR_PKT_1_( \
                  (FLD_MWD_GE_TX_CRC_ERR_CNT_1_(TX_CRC_ERR_CNT_1_))                      \
                ))


#define  REG_GE_GE_TX_SINGLE_COL_0_                               (REG_BASE_GE + 0x0548)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_SINGLE_COL_0_()                          (REG32(REG_GE_GE_TX_SINGLE_COL_0_))
    #define  WR_GE_GE_TX_SINGLE_COL_0_(v)                         (REG32(REG_GE_GE_TX_SINGLE_COL_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_SINGLE_COL_0_()                   (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_SINGLE_COL_0_()                   (0xFFFFFFFF)

    //Field: GE_TX_SINGLE_COL_CNT_0_
    #define  FLD_LSB_GE_TX_SINGLE_COL_CNT_0_()                    (0)
    #define  FLD_MSB_GE_TX_SINGLE_COL_CNT_0_()                    (31)
    #define  FLD_MASK_GE_TX_SINGLE_COL_CNT_0_()                   (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_SINGLE_COL_CNT_0_(v)                   (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_SINGLE_COL_CNT_0_(v)                   (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_SINGLE_COL_CNT_0_(v)                       OP_FLD_WR_EXC(REG_GE_GE_TX_SINGLE_COL_0_, 0, 31, v)
    #define  GET_GE_TX_SINGLE_COL_CNT_0_()                        OP_FLD_RD(REG_GE_GE_TX_SINGLE_COL_0_, 0, 31)
    #define  RST_GE_TX_SINGLE_COL_CNT_0_()                        OP_FLD_WR_EXC(REG_GE_GE_TX_SINGLE_COL_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_SINGLE_COL_0_(TX_SINGLE_COL_CNT_0_) \
                (WR_GE_GE_TX_SINGLE_COL_0_( \
                  (FLD_MWD_GE_TX_SINGLE_COL_CNT_0_(TX_SINGLE_COL_CNT_0_))                \
                ))


#define  REG_GE_GE_TX_SINGLE_COL_1_                               (REG_BASE_GE + 0x054c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_SINGLE_COL_1_()                          (REG32(REG_GE_GE_TX_SINGLE_COL_1_))
    #define  WR_GE_GE_TX_SINGLE_COL_1_(v)                         (REG32(REG_GE_GE_TX_SINGLE_COL_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_SINGLE_COL_1_()                   (0xFF)  
    #define  REG_WMASK_GE_GE_TX_SINGLE_COL_1_()                   (0xFF)

    //Field: GE_TX_SINGLE_COL_CNT_1_
    #define  FLD_LSB_GE_TX_SINGLE_COL_CNT_1_()                    (0)
    #define  FLD_MSB_GE_TX_SINGLE_COL_CNT_1_()                    (7)
    #define  FLD_MASK_GE_TX_SINGLE_COL_CNT_1_()                   (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_SINGLE_COL_CNT_1_(v)                   (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_SINGLE_COL_CNT_1_(v)                   (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_SINGLE_COL_CNT_1_(v)                       OP_FLD_WR_EXC(REG_GE_GE_TX_SINGLE_COL_1_, 0, 7, v)
    #define  GET_GE_TX_SINGLE_COL_CNT_1_()                        OP_FLD_RD(REG_GE_GE_TX_SINGLE_COL_1_, 0, 7)
    #define  RST_GE_TX_SINGLE_COL_CNT_1_()                        OP_FLD_WR_EXC(REG_GE_GE_TX_SINGLE_COL_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_SINGLE_COL_1_(TX_SINGLE_COL_CNT_1_) \
                (WR_GE_GE_TX_SINGLE_COL_1_( \
                  (FLD_MWD_GE_TX_SINGLE_COL_CNT_1_(TX_SINGLE_COL_CNT_1_))                \
                ))


#define  REG_GE_GE_TX_MULTI_COL_0_                                (REG_BASE_GE + 0x0550)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_MULTI_COL_0_()                           (REG32(REG_GE_GE_TX_MULTI_COL_0_))
    #define  WR_GE_GE_TX_MULTI_COL_0_(v)                          (REG32(REG_GE_GE_TX_MULTI_COL_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_MULTI_COL_0_()                    (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_MULTI_COL_0_()                    (0xFFFFFFFF)

    //Field: GE_TX_MULTI_COL_CNT_0_
    #define  FLD_LSB_GE_TX_MULTI_COL_CNT_0_()                     (0)
    #define  FLD_MSB_GE_TX_MULTI_COL_CNT_0_()                     (31)
    #define  FLD_MASK_GE_TX_MULTI_COL_CNT_0_()                    (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_MULTI_COL_CNT_0_(v)                    (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_MULTI_COL_CNT_0_(v)                    (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_MULTI_COL_CNT_0_(v)                        OP_FLD_WR_EXC(REG_GE_GE_TX_MULTI_COL_0_, 0, 31, v)
    #define  GET_GE_TX_MULTI_COL_CNT_0_()                         OP_FLD_RD(REG_GE_GE_TX_MULTI_COL_0_, 0, 31)
    #define  RST_GE_TX_MULTI_COL_CNT_0_()                         OP_FLD_WR_EXC(REG_GE_GE_TX_MULTI_COL_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_MULTI_COL_0_(TX_MULTI_COL_CNT_0_) \
                (WR_GE_GE_TX_MULTI_COL_0_( \
                  (FLD_MWD_GE_TX_MULTI_COL_CNT_0_(TX_MULTI_COL_CNT_0_))                  \
                ))


#define  REG_GE_GE_TX_MULTI_COL_1_                                (REG_BASE_GE + 0x0554)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_MULTI_COL_1_()                           (REG32(REG_GE_GE_TX_MULTI_COL_1_))
    #define  WR_GE_GE_TX_MULTI_COL_1_(v)                          (REG32(REG_GE_GE_TX_MULTI_COL_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_MULTI_COL_1_()                    (0xFF)  
    #define  REG_WMASK_GE_GE_TX_MULTI_COL_1_()                    (0xFF)

    //Field: GE_TX_MULTI_COL_CNT_1_
    #define  FLD_LSB_GE_TX_MULTI_COL_CNT_1_()                     (0)
    #define  FLD_MSB_GE_TX_MULTI_COL_CNT_1_()                     (7)
    #define  FLD_MASK_GE_TX_MULTI_COL_CNT_1_()                    (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_MULTI_COL_CNT_1_(v)                    (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_MULTI_COL_CNT_1_(v)                    (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_MULTI_COL_CNT_1_(v)                        OP_FLD_WR_EXC(REG_GE_GE_TX_MULTI_COL_1_, 0, 7, v)
    #define  GET_GE_TX_MULTI_COL_CNT_1_()                         OP_FLD_RD(REG_GE_GE_TX_MULTI_COL_1_, 0, 7)
    #define  RST_GE_TX_MULTI_COL_CNT_1_()                         OP_FLD_WR_EXC(REG_GE_GE_TX_MULTI_COL_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_MULTI_COL_1_(TX_MULTI_COL_CNT_1_) \
                (WR_GE_GE_TX_MULTI_COL_1_( \
                  (FLD_MWD_GE_TX_MULTI_COL_CNT_1_(TX_MULTI_COL_CNT_1_))                  \
                ))


#define  REG_GE_GE_TX_EXCESS_COL_0_                               (REG_BASE_GE + 0x0558)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_EXCESS_COL_0_()                          (REG32(REG_GE_GE_TX_EXCESS_COL_0_))
    #define  WR_GE_GE_TX_EXCESS_COL_0_(v)                         (REG32(REG_GE_GE_TX_EXCESS_COL_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_EXCESS_COL_0_()                   (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_EXCESS_COL_0_()                   (0xFFFFFFFF)

    //Field: GE_TX_EXCESS_COL_CNT_0_
    #define  FLD_LSB_GE_TX_EXCESS_COL_CNT_0_()                    (0)
    #define  FLD_MSB_GE_TX_EXCESS_COL_CNT_0_()                    (31)
    #define  FLD_MASK_GE_TX_EXCESS_COL_CNT_0_()                   (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_EXCESS_COL_CNT_0_(v)                   (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_EXCESS_COL_CNT_0_(v)                   (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_EXCESS_COL_CNT_0_(v)                       OP_FLD_WR_EXC(REG_GE_GE_TX_EXCESS_COL_0_, 0, 31, v)
    #define  GET_GE_TX_EXCESS_COL_CNT_0_()                        OP_FLD_RD(REG_GE_GE_TX_EXCESS_COL_0_, 0, 31)
    #define  RST_GE_TX_EXCESS_COL_CNT_0_()                        OP_FLD_WR_EXC(REG_GE_GE_TX_EXCESS_COL_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_EXCESS_COL_0_(TX_EXCESS_COL_CNT_0_) \
                (WR_GE_GE_TX_EXCESS_COL_0_( \
                  (FLD_MWD_GE_TX_EXCESS_COL_CNT_0_(TX_EXCESS_COL_CNT_0_))                \
                ))


#define  REG_GE_GE_TX_EXCESS_COL_1_                               (REG_BASE_GE + 0x055c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_EXCESS_COL_1_()                          (REG32(REG_GE_GE_TX_EXCESS_COL_1_))
    #define  WR_GE_GE_TX_EXCESS_COL_1_(v)                         (REG32(REG_GE_GE_TX_EXCESS_COL_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_EXCESS_COL_1_()                   (0xFF)  
    #define  REG_WMASK_GE_GE_TX_EXCESS_COL_1_()                   (0xFF)

    //Field: GE_TX_EXCESS_COL_CNT_1_
    #define  FLD_LSB_GE_TX_EXCESS_COL_CNT_1_()                    (0)
    #define  FLD_MSB_GE_TX_EXCESS_COL_CNT_1_()                    (7)
    #define  FLD_MASK_GE_TX_EXCESS_COL_CNT_1_()                   (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_EXCESS_COL_CNT_1_(v)                   (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_EXCESS_COL_CNT_1_(v)                   (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_EXCESS_COL_CNT_1_(v)                       OP_FLD_WR_EXC(REG_GE_GE_TX_EXCESS_COL_1_, 0, 7, v)
    #define  GET_GE_TX_EXCESS_COL_CNT_1_()                        OP_FLD_RD(REG_GE_GE_TX_EXCESS_COL_1_, 0, 7)
    #define  RST_GE_TX_EXCESS_COL_CNT_1_()                        OP_FLD_WR_EXC(REG_GE_GE_TX_EXCESS_COL_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_EXCESS_COL_1_(TX_EXCESS_COL_CNT_1_) \
                (WR_GE_GE_TX_EXCESS_COL_1_( \
                  (FLD_MWD_GE_TX_EXCESS_COL_CNT_1_(TX_EXCESS_COL_CNT_1_))                \
                ))


#define  REG_GE_GE_TX_LATE_COL_0_                                 (REG_BASE_GE + 0x0560)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_LATE_COL_0_()                            (REG32(REG_GE_GE_TX_LATE_COL_0_))
    #define  WR_GE_GE_TX_LATE_COL_0_(v)                           (REG32(REG_GE_GE_TX_LATE_COL_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_LATE_COL_0_()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_LATE_COL_0_()                     (0xFFFFFFFF)

    //Field: GE_TX_LATE_COL_CNT_0_
    #define  FLD_LSB_GE_TX_LATE_COL_CNT_0_()                      (0)
    #define  FLD_MSB_GE_TX_LATE_COL_CNT_0_()                      (31)
    #define  FLD_MASK_GE_TX_LATE_COL_CNT_0_()                     (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_LATE_COL_CNT_0_(v)                     (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_LATE_COL_CNT_0_(v)                     (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_LATE_COL_CNT_0_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_LATE_COL_0_, 0, 31, v)
    #define  GET_GE_TX_LATE_COL_CNT_0_()                          OP_FLD_RD(REG_GE_GE_TX_LATE_COL_0_, 0, 31)
    #define  RST_GE_TX_LATE_COL_CNT_0_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_LATE_COL_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_LATE_COL_0_(TX_LATE_COL_CNT_0_) \
                (WR_GE_GE_TX_LATE_COL_0_( \
                  (FLD_MWD_GE_TX_LATE_COL_CNT_0_(TX_LATE_COL_CNT_0_))                    \
                ))


#define  REG_GE_GE_TX_LATE_COL_1_                                 (REG_BASE_GE + 0x0564)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_LATE_COL_1_()                            (REG32(REG_GE_GE_TX_LATE_COL_1_))
    #define  WR_GE_GE_TX_LATE_COL_1_(v)                           (REG32(REG_GE_GE_TX_LATE_COL_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_LATE_COL_1_()                     (0xFF)  
    #define  REG_WMASK_GE_GE_TX_LATE_COL_1_()                     (0xFF)

    //Field: GE_TX_LATE_COL_CNT_1_
    #define  FLD_LSB_GE_TX_LATE_COL_CNT_1_()                      (0)
    #define  FLD_MSB_GE_TX_LATE_COL_CNT_1_()                      (7)
    #define  FLD_MASK_GE_TX_LATE_COL_CNT_1_()                     (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_LATE_COL_CNT_1_(v)                     (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_LATE_COL_CNT_1_(v)                     (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_LATE_COL_CNT_1_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_LATE_COL_1_, 0, 7, v)
    #define  GET_GE_TX_LATE_COL_CNT_1_()                          OP_FLD_RD(REG_GE_GE_TX_LATE_COL_1_, 0, 7)
    #define  RST_GE_TX_LATE_COL_CNT_1_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_LATE_COL_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_LATE_COL_1_(TX_LATE_COL_CNT_1_) \
                (WR_GE_GE_TX_LATE_COL_1_( \
                  (FLD_MWD_GE_TX_LATE_COL_CNT_1_(TX_LATE_COL_CNT_1_))                    \
                ))


#define  REG_GE_GE_TX_DEFERRAL_TRANS_0_                           (REG_BASE_GE + 0x0568)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_DEFERRAL_TRANS_0_()                      (REG32(REG_GE_GE_TX_DEFERRAL_TRANS_0_))
    #define  WR_GE_GE_TX_DEFERRAL_TRANS_0_(v)                     (REG32(REG_GE_GE_TX_DEFERRAL_TRANS_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_DEFERRAL_TRANS_0_()               (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_DEFERRAL_TRANS_0_()               (0xFFFFFFFF)

    //Field: GE_TX_DEFERRAL_TRANS_CNT_0_
    #define  FLD_LSB_GE_TX_DEFERRAL_TRANS_CNT_0_()                (0)
    #define  FLD_MSB_GE_TX_DEFERRAL_TRANS_CNT_0_()                (31)
    #define  FLD_MASK_GE_TX_DEFERRAL_TRANS_CNT_0_()               (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_DEFERRAL_TRANS_CNT_0_(v)               (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_DEFERRAL_TRANS_CNT_0_(v)               (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_DEFERRAL_TRANS_CNT_0_(v)                   OP_FLD_WR_EXC(REG_GE_GE_TX_DEFERRAL_TRANS_0_, 0, 31, v)
    #define  GET_GE_TX_DEFERRAL_TRANS_CNT_0_()                    OP_FLD_RD(REG_GE_GE_TX_DEFERRAL_TRANS_0_, 0, 31)
    #define  RST_GE_TX_DEFERRAL_TRANS_CNT_0_()                    OP_FLD_WR_EXC(REG_GE_GE_TX_DEFERRAL_TRANS_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_DEFERRAL_TRANS_0_(TX_DEFERRAL_TRANS_CNT_0_) \
                (WR_GE_GE_TX_DEFERRAL_TRANS_0_( \
                  (FLD_MWD_GE_TX_DEFERRAL_TRANS_CNT_0_(TX_DEFERRAL_TRANS_CNT_0_))        \
                ))


#define  REG_GE_GE_TX_DEFERRAL_TRANS_1_                           (REG_BASE_GE + 0x056c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_DEFERRAL_TRANS_1_()                      (REG32(REG_GE_GE_TX_DEFERRAL_TRANS_1_))
    #define  WR_GE_GE_TX_DEFERRAL_TRANS_1_(v)                     (REG32(REG_GE_GE_TX_DEFERRAL_TRANS_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_DEFERRAL_TRANS_1_()               (0xFF)  
    #define  REG_WMASK_GE_GE_TX_DEFERRAL_TRANS_1_()               (0xFF)

    //Field: GE_TX_DEFERRAL_TRANS_CNT_1_
    #define  FLD_LSB_GE_TX_DEFERRAL_TRANS_CNT_1_()                (0)
    #define  FLD_MSB_GE_TX_DEFERRAL_TRANS_CNT_1_()                (7)
    #define  FLD_MASK_GE_TX_DEFERRAL_TRANS_CNT_1_()               (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_DEFERRAL_TRANS_CNT_1_(v)               (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_DEFERRAL_TRANS_CNT_1_(v)               (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_DEFERRAL_TRANS_CNT_1_(v)                   OP_FLD_WR_EXC(REG_GE_GE_TX_DEFERRAL_TRANS_1_, 0, 7, v)
    #define  GET_GE_TX_DEFERRAL_TRANS_CNT_1_()                    OP_FLD_RD(REG_GE_GE_TX_DEFERRAL_TRANS_1_, 0, 7)
    #define  RST_GE_TX_DEFERRAL_TRANS_CNT_1_()                    OP_FLD_WR_EXC(REG_GE_GE_TX_DEFERRAL_TRANS_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_DEFERRAL_TRANS_1_(TX_DEFERRAL_TRANS_CNT_1_) \
                (WR_GE_GE_TX_DEFERRAL_TRANS_1_( \
                  (FLD_MWD_GE_TX_DEFERRAL_TRANS_CNT_1_(TX_DEFERRAL_TRANS_CNT_1_))        \
                ))


#define  REG_GE_GE_TX_CRS_LOST_0_                                 (REG_BASE_GE + 0x0570)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_CRS_LOST_0_()                            (REG32(REG_GE_GE_TX_CRS_LOST_0_))
    #define  WR_GE_GE_TX_CRS_LOST_0_(v)                           (REG32(REG_GE_GE_TX_CRS_LOST_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_CRS_LOST_0_()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_CRS_LOST_0_()                     (0xFFFFFFFF)

    //Field: GE_TX_CRS_LOST_CNT_0_
    #define  FLD_LSB_GE_TX_CRS_LOST_CNT_0_()                      (0)
    #define  FLD_MSB_GE_TX_CRS_LOST_CNT_0_()                      (31)
    #define  FLD_MASK_GE_TX_CRS_LOST_CNT_0_()                     (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_CRS_LOST_CNT_0_(v)                     (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_CRS_LOST_CNT_0_(v)                     (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_CRS_LOST_CNT_0_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_CRS_LOST_0_, 0, 31, v)
    #define  GET_GE_TX_CRS_LOST_CNT_0_()                          OP_FLD_RD(REG_GE_GE_TX_CRS_LOST_0_, 0, 31)
    #define  RST_GE_TX_CRS_LOST_CNT_0_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_CRS_LOST_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_CRS_LOST_0_(TX_CRS_LOST_CNT_0_) \
                (WR_GE_GE_TX_CRS_LOST_0_( \
                  (FLD_MWD_GE_TX_CRS_LOST_CNT_0_(TX_CRS_LOST_CNT_0_))                    \
                ))


#define  REG_GE_GE_TX_CRS_LOST_1_                                 (REG_BASE_GE + 0x0574)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_CRS_LOST_1_()                            (REG32(REG_GE_GE_TX_CRS_LOST_1_))
    #define  WR_GE_GE_TX_CRS_LOST_1_(v)                           (REG32(REG_GE_GE_TX_CRS_LOST_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_CRS_LOST_1_()                     (0xFF)  
    #define  REG_WMASK_GE_GE_TX_CRS_LOST_1_()                     (0xFF)

    //Field: GE_TX_CRS_LOST_CNT_1_
    #define  FLD_LSB_GE_TX_CRS_LOST_CNT_1_()                      (0)
    #define  FLD_MSB_GE_TX_CRS_LOST_CNT_1_()                      (7)
    #define  FLD_MASK_GE_TX_CRS_LOST_CNT_1_()                     (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_CRS_LOST_CNT_1_(v)                     (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_CRS_LOST_CNT_1_(v)                     (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_CRS_LOST_CNT_1_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_CRS_LOST_1_, 0, 7, v)
    #define  GET_GE_TX_CRS_LOST_CNT_1_()                          OP_FLD_RD(REG_GE_GE_TX_CRS_LOST_1_, 0, 7)
    #define  RST_GE_TX_CRS_LOST_CNT_1_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_CRS_LOST_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_CRS_LOST_1_(TX_CRS_LOST_CNT_1_) \
                (WR_GE_GE_TX_CRS_LOST_1_( \
                  (FLD_MWD_GE_TX_CRS_LOST_CNT_1_(TX_CRS_LOST_CNT_1_))                    \
                ))


#define  REG_GE_GE_TX_ABORT_PKT_0_                                (REG_BASE_GE + 0x0578)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_ABORT_PKT_0_()                           (REG32(REG_GE_GE_TX_ABORT_PKT_0_))
    #define  WR_GE_GE_TX_ABORT_PKT_0_(v)                          (REG32(REG_GE_GE_TX_ABORT_PKT_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_ABORT_PKT_0_()                    (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_ABORT_PKT_0_()                    (0xFFFFFFFF)

    //Field: GE_TX_ABORT_PKT_CNT_0_
    #define  FLD_LSB_GE_TX_ABORT_PKT_CNT_0_()                     (0)
    #define  FLD_MSB_GE_TX_ABORT_PKT_CNT_0_()                     (31)
    #define  FLD_MASK_GE_TX_ABORT_PKT_CNT_0_()                    (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_ABORT_PKT_CNT_0_(v)                    (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_ABORT_PKT_CNT_0_(v)                    (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_ABORT_PKT_CNT_0_(v)                        OP_FLD_WR_EXC(REG_GE_GE_TX_ABORT_PKT_0_, 0, 31, v)
    #define  GET_GE_TX_ABORT_PKT_CNT_0_()                         OP_FLD_RD(REG_GE_GE_TX_ABORT_PKT_0_, 0, 31)
    #define  RST_GE_TX_ABORT_PKT_CNT_0_()                         OP_FLD_WR_EXC(REG_GE_GE_TX_ABORT_PKT_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_ABORT_PKT_0_(TX_ABORT_PKT_CNT_0_) \
                (WR_GE_GE_TX_ABORT_PKT_0_( \
                  (FLD_MWD_GE_TX_ABORT_PKT_CNT_0_(TX_ABORT_PKT_CNT_0_))                  \
                ))


#define  REG_GE_GE_TX_ABORT_PKT_1_                                (REG_BASE_GE + 0x057c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_ABORT_PKT_1_()                           (REG32(REG_GE_GE_TX_ABORT_PKT_1_))
    #define  WR_GE_GE_TX_ABORT_PKT_1_(v)                          (REG32(REG_GE_GE_TX_ABORT_PKT_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_ABORT_PKT_1_()                    (0xFF)  
    #define  REG_WMASK_GE_GE_TX_ABORT_PKT_1_()                    (0xFF)

    //Field: GE_TX_ABORT_PKT_CNT_1_
    #define  FLD_LSB_GE_TX_ABORT_PKT_CNT_1_()                     (0)
    #define  FLD_MSB_GE_TX_ABORT_PKT_CNT_1_()                     (7)
    #define  FLD_MASK_GE_TX_ABORT_PKT_CNT_1_()                    (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_ABORT_PKT_CNT_1_(v)                    (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_ABORT_PKT_CNT_1_(v)                    (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_ABORT_PKT_CNT_1_(v)                        OP_FLD_WR_EXC(REG_GE_GE_TX_ABORT_PKT_1_, 0, 7, v)
    #define  GET_GE_TX_ABORT_PKT_CNT_1_()                         OP_FLD_RD(REG_GE_GE_TX_ABORT_PKT_1_, 0, 7)
    #define  RST_GE_TX_ABORT_PKT_CNT_1_()                         OP_FLD_WR_EXC(REG_GE_GE_TX_ABORT_PKT_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_ABORT_PKT_1_(TX_ABORT_PKT_CNT_1_) \
                (WR_GE_GE_TX_ABORT_PKT_1_( \
                  (FLD_MWD_GE_TX_ABORT_PKT_CNT_1_(TX_ABORT_PKT_CNT_1_))                  \
                ))


#define  REG_GE_GE_TX_FIFO_UNDERRUN_0_                            (REG_BASE_GE + 0x0580)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_FIFO_UNDERRUN_0_()                       (REG32(REG_GE_GE_TX_FIFO_UNDERRUN_0_))
    #define  WR_GE_GE_TX_FIFO_UNDERRUN_0_(v)                      (REG32(REG_GE_GE_TX_FIFO_UNDERRUN_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_FIFO_UNDERRUN_0_()                (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_FIFO_UNDERRUN_0_()                (0xFFFFFFFF)

    //Field: GE_TX_FIFO_UNDERRUN_CNT_0_
    #define  FLD_LSB_GE_TX_FIFO_UNDERRUN_CNT_0_()                 (0)
    #define  FLD_MSB_GE_TX_FIFO_UNDERRUN_CNT_0_()                 (31)
    #define  FLD_MASK_GE_TX_FIFO_UNDERRUN_CNT_0_()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_FIFO_UNDERRUN_CNT_0_(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_FIFO_UNDERRUN_CNT_0_(v)                (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_FIFO_UNDERRUN_CNT_0_(v)                    OP_FLD_WR_EXC(REG_GE_GE_TX_FIFO_UNDERRUN_0_, 0, 31, v)
    #define  GET_GE_TX_FIFO_UNDERRUN_CNT_0_()                     OP_FLD_RD(REG_GE_GE_TX_FIFO_UNDERRUN_0_, 0, 31)
    #define  RST_GE_TX_FIFO_UNDERRUN_CNT_0_()                     OP_FLD_WR_EXC(REG_GE_GE_TX_FIFO_UNDERRUN_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_FIFO_UNDERRUN_0_(TX_FIFO_UNDERRUN_CNT_0_) \
                (WR_GE_GE_TX_FIFO_UNDERRUN_0_( \
                  (FLD_MWD_GE_TX_FIFO_UNDERRUN_CNT_0_(TX_FIFO_UNDERRUN_CNT_0_))          \
                ))


#define  REG_GE_GE_TX_FIFO_UNDERRUN_1_                            (REG_BASE_GE + 0x0584)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_FIFO_UNDERRUN_1_()                       (REG32(REG_GE_GE_TX_FIFO_UNDERRUN_1_))
    #define  WR_GE_GE_TX_FIFO_UNDERRUN_1_(v)                      (REG32(REG_GE_GE_TX_FIFO_UNDERRUN_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_FIFO_UNDERRUN_1_()                (0xFF)  
    #define  REG_WMASK_GE_GE_TX_FIFO_UNDERRUN_1_()                (0xFF)

    //Field: GE_TX_FIFO_UNDERRUN_CNT_1_
    #define  FLD_LSB_GE_TX_FIFO_UNDERRUN_CNT_1_()                 (0)
    #define  FLD_MSB_GE_TX_FIFO_UNDERRUN_CNT_1_()                 (7)
    #define  FLD_MASK_GE_TX_FIFO_UNDERRUN_CNT_1_()                (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_FIFO_UNDERRUN_CNT_1_(v)                (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_FIFO_UNDERRUN_CNT_1_(v)                (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_FIFO_UNDERRUN_CNT_1_(v)                    OP_FLD_WR_EXC(REG_GE_GE_TX_FIFO_UNDERRUN_1_, 0, 7, v)
    #define  GET_GE_TX_FIFO_UNDERRUN_CNT_1_()                     OP_FLD_RD(REG_GE_GE_TX_FIFO_UNDERRUN_1_, 0, 7)
    #define  RST_GE_TX_FIFO_UNDERRUN_CNT_1_()                     OP_FLD_WR_EXC(REG_GE_GE_TX_FIFO_UNDERRUN_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_FIFO_UNDERRUN_1_(TX_FIFO_UNDERRUN_CNT_1_) \
                (WR_GE_GE_TX_FIFO_UNDERRUN_1_( \
                  (FLD_MWD_GE_TX_FIFO_UNDERRUN_CNT_1_(TX_FIFO_UNDERRUN_CNT_1_))          \
                ))


#define  REG_GE_GE_TX_BYTE_OK_0_                                  (REG_BASE_GE + 0x0588)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_BYTE_OK_0_()                             (REG32(REG_GE_GE_TX_BYTE_OK_0_))
    #define  WR_GE_GE_TX_BYTE_OK_0_(v)                            (REG32(REG_GE_GE_TX_BYTE_OK_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_BYTE_OK_0_()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_BYTE_OK_0_()                      (0xFFFFFFFF)

    //Field: GE_TX_BYTE_OK_CNT_0_
    #define  FLD_LSB_GE_TX_BYTE_OK_CNT_0_()                       (0)
    #define  FLD_MSB_GE_TX_BYTE_OK_CNT_0_()                       (31)
    #define  FLD_MASK_GE_TX_BYTE_OK_CNT_0_()                      (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_BYTE_OK_CNT_0_(v)                      (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_BYTE_OK_CNT_0_(v)                      (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_BYTE_OK_CNT_0_(v)                          OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_OK_0_, 0, 31, v)
    #define  GET_GE_TX_BYTE_OK_CNT_0_()                           OP_FLD_RD(REG_GE_GE_TX_BYTE_OK_0_, 0, 31)
    #define  RST_GE_TX_BYTE_OK_CNT_0_()                           OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_OK_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_BYTE_OK_0_(TX_BYTE_OK_CNT_0_) \
                (WR_GE_GE_TX_BYTE_OK_0_( \
                  (FLD_MWD_GE_TX_BYTE_OK_CNT_0_(TX_BYTE_OK_CNT_0_))                      \
                ))


#define  REG_GE_GE_TX_BYTE_OK_1_                                  (REG_BASE_GE + 0x058c)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_BYTE_OK_1_()                             (REG32(REG_GE_GE_TX_BYTE_OK_1_))
    #define  WR_GE_GE_TX_BYTE_OK_1_(v)                            (REG32(REG_GE_GE_TX_BYTE_OK_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_BYTE_OK_1_()                      (0xFF)  
    #define  REG_WMASK_GE_GE_TX_BYTE_OK_1_()                      (0xFF)

    //Field: GE_TX_BYTE_OK_CNT_1_
    #define  FLD_LSB_GE_TX_BYTE_OK_CNT_1_()                       (0)
    #define  FLD_MSB_GE_TX_BYTE_OK_CNT_1_()                       (7)
    #define  FLD_MASK_GE_TX_BYTE_OK_CNT_1_()                      (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_BYTE_OK_CNT_1_(v)                      (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_BYTE_OK_CNT_1_(v)                      (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_BYTE_OK_CNT_1_(v)                          OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_OK_1_, 0, 7, v)
    #define  GET_GE_TX_BYTE_OK_CNT_1_()                           OP_FLD_RD(REG_GE_GE_TX_BYTE_OK_1_, 0, 7)
    #define  RST_GE_TX_BYTE_OK_CNT_1_()                           OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_OK_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_BYTE_OK_1_(TX_BYTE_OK_CNT_1_) \
                (WR_GE_GE_TX_BYTE_OK_1_( \
                  (FLD_MWD_GE_TX_BYTE_OK_CNT_1_(TX_BYTE_OK_CNT_1_))                      \
                ))


#define  REG_GE_GE_TX_BYTE_ERR_0_                                 (REG_BASE_GE + 0x0590)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_BYTE_ERR_0_()                            (REG32(REG_GE_GE_TX_BYTE_ERR_0_))
    #define  WR_GE_GE_TX_BYTE_ERR_0_(v)                           (REG32(REG_GE_GE_TX_BYTE_ERR_0_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_BYTE_ERR_0_()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GE_GE_TX_BYTE_ERR_0_()                     (0xFFFFFFFF)

    //Field: GE_TX_BYTE_ERR_CNT_0_
    #define  FLD_LSB_GE_TX_BYTE_ERR_CNT_0_()                      (0)
    #define  FLD_MSB_GE_TX_BYTE_ERR_CNT_0_()                      (31)
    #define  FLD_MASK_GE_TX_BYTE_ERR_CNT_0_()                     (FLD_MASK(0, 31))
    #define  FLD_MWD_GE_TX_BYTE_ERR_CNT_0_(v)                     (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GE_TX_BYTE_ERR_CNT_0_(v)                     (FLD_MRD(0, 31, v))
    #define  SET_GE_TX_BYTE_ERR_CNT_0_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_ERR_0_, 0, 31, v)
    #define  GET_GE_TX_BYTE_ERR_CNT_0_()                          OP_FLD_RD(REG_GE_GE_TX_BYTE_ERR_0_, 0, 31)
    #define  RST_GE_TX_BYTE_ERR_CNT_0_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_ERR_0_, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_BYTE_ERR_0_(TX_BYTE_ERR_CNT_0_) \
                (WR_GE_GE_TX_BYTE_ERR_0_( \
                  (FLD_MWD_GE_TX_BYTE_ERR_CNT_0_(TX_BYTE_ERR_CNT_0_))                    \
                ))


#define  REG_GE_GE_TX_BYTE_ERR_1_                                 (REG_BASE_GE + 0x0594)
    //Read/Write-Register Using Address
    #define  RD_GE_GE_TX_BYTE_ERR_1_()                            (REG32(REG_GE_GE_TX_BYTE_ERR_1_))
    #define  WR_GE_GE_TX_BYTE_ERR_1_(v)                           (REG32(REG_GE_GE_TX_BYTE_ERR_1_) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GE_GE_TX_BYTE_ERR_1_()                     (0xFF)  
    #define  REG_WMASK_GE_GE_TX_BYTE_ERR_1_()                     (0xFF)

    //Field: GE_TX_BYTE_ERR_CNT_1_
    #define  FLD_LSB_GE_TX_BYTE_ERR_CNT_1_()                      (0)
    #define  FLD_MSB_GE_TX_BYTE_ERR_CNT_1_()                      (7)
    #define  FLD_MASK_GE_TX_BYTE_ERR_CNT_1_()                     (FLD_MASK(0, 7))
    #define  FLD_MWD_GE_TX_BYTE_ERR_CNT_1_(v)                     (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GE_TX_BYTE_ERR_CNT_1_(v)                     (FLD_MRD(0, 7, v))
    #define  SET_GE_TX_BYTE_ERR_CNT_1_(v)                         OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_ERR_1_, 0, 7, v)
    #define  GET_GE_TX_BYTE_ERR_CNT_1_()                          OP_FLD_RD(REG_GE_GE_TX_BYTE_ERR_1_, 0, 7)
    #define  RST_GE_TX_BYTE_ERR_CNT_1_()                          OP_FLD_WR_EXC(REG_GE_GE_TX_BYTE_ERR_1_, 0, 7, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GE_GE_TX_BYTE_ERR_1_(TX_BYTE_ERR_CNT_1_) \
                (WR_GE_GE_TX_BYTE_ERR_1_( \
                  (FLD_MWD_GE_TX_BYTE_ERR_CNT_1_(TX_BYTE_ERR_CNT_1_))                    \
                ))



#endif /*__LIGHTELF_GE_REG_H__*/
// vim:ft=c:nowrap:noma
