Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Tue Apr 23 16:23:36 2024
| Host         : DESKTOP-V44UH9Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  124         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.352    -1329.177                    151                 9479        0.032        0.000                      0                 9479        4.500        0.000                       0                  4668  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0   {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out_clk_wiz_0       -26.352    -1329.177                    151                 9479        0.032        0.000                      0                 9479        4.500        0.000                       0                  4664  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :          151  Failing Endpoints,  Worst Slack      -26.352ns,  Total Violation    -1329.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.352ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        36.103ns  (logic 16.443ns (45.545%)  route 19.660ns (54.455%))
  Logic Levels:           64  (CARRY4=40 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  dataConsume1/temp_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.994    dataConsume1/temp_reg[20]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  dataConsume1/temp_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.108    dataConsume1/temp_reg[24]_i_3_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 f  dataConsume1/temp_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           1.009    35.231    dataConsume1/temp_reg[31]_i_5_n_0
    SLICE_X28Y149        LUT5 (Prop_lut5_I0_O)        0.117    35.348 r  dataConsume1/temp[31]_i_2/O
                         net (fo=2, routed)           0.000    35.348    dataConsume1/temp[31]_i_2_n_0
    SLICE_X28Y149        FDSE                                         r  dataConsume1/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.612     8.636    dataConsume1/clk_out
    SLICE_X28Y149        FDSE                                         r  dataConsume1/temp_reg[31]/C
                         clock pessimism              0.570     9.206    
                         clock uncertainty           -0.243     8.964    
    SLICE_X28Y149        FDSE (Setup_fdse_C_D)        0.032     8.996    dataConsume1/temp_reg[31]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                         -35.348    
  -------------------------------------------------------------------
                         slack                                -26.352    

Slack (VIOLATED) :        -26.351ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        36.103ns  (logic 16.443ns (45.545%)  route 19.660ns (54.455%))
  Logic Levels:           64  (CARRY4=40 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  dataConsume1/temp_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.994    dataConsume1/temp_reg[20]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  dataConsume1/temp_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.108    dataConsume1/temp_reg[24]_i_3_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 f  dataConsume1/temp_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           1.009    35.231    dataConsume1/temp_reg[31]_i_5_n_0
    SLICE_X28Y149        LUT5 (Prop_lut5_I0_O)        0.117    35.348 r  dataConsume1/temp[31]_i_2/O
                         net (fo=2, routed)           0.000    35.348    dataConsume1/temp[31]_i_2_n_0
    SLICE_X28Y149        FDSE                                         r  dataConsume1/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.612     8.636    dataConsume1/clk_out
    SLICE_X28Y149        FDSE                                         r  dataConsume1/temp_reg[30]/C
                         clock pessimism              0.570     9.206    
                         clock uncertainty           -0.243     8.964    
    SLICE_X28Y149        FDSE (Setup_fdse_C_D)        0.033     8.997    dataConsume1/temp_reg[30]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                         -35.348    
  -------------------------------------------------------------------
                         slack                                -26.351    

Slack (VIOLATED) :        -26.293ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        36.037ns  (logic 16.146ns (44.805%)  route 19.891ns (55.195%))
  Logic Levels:           59  (CARRY4=34 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    33.612 r  dataConsume1/temp_reg[4]_i_19/O[3]
                         net (fo=1, routed)           0.637    34.250    dataConsume1/temp1[4]
    SLICE_X26Y143        LUT5 (Prop_lut5_I0_O)        0.306    34.556 r  dataConsume1/temp[4]_i_6/O
                         net (fo=1, routed)           0.602    35.158    dataConsume1/temp[4]_i_6_n_0
    SLICE_X31Y141        LUT6 (Prop_lut6_I5_O)        0.124    35.282 r  dataConsume1/temp[4]_i_1/O
                         net (fo=1, routed)           0.000    35.282    dataConsume1/temp[4]_i_1_n_0
    SLICE_X31Y141        FDRE                                         r  dataConsume1/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.608     8.632    dataConsume1/clk_out
    SLICE_X31Y141        FDRE                                         r  dataConsume1/temp_reg[4]/C
                         clock pessimism              0.570     9.202    
                         clock uncertainty           -0.243     8.960    
    SLICE_X31Y141        FDRE (Setup_fdre_C_D)        0.029     8.989    dataConsume1/temp_reg[4]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                         -35.282    
  -------------------------------------------------------------------
                         slack                                -26.293    

Slack (VIOLATED) :        -26.280ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        36.072ns  (logic 16.621ns (46.077%)  route 19.451ns (53.923%))
  Logic Levels:           62  (CARRY4=38 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.214 r  dataConsume1/temp_reg[20]_i_3/O[1]
                         net (fo=1, routed)           0.800    35.014    dataConsume1/temp1[18]
    SLICE_X34Y147        LUT6 (Prop_lut6_I4_O)        0.303    35.317 r  dataConsume1/temp[18]_i_1/O
                         net (fo=1, routed)           0.000    35.317    dataConsume1/temp[18]_i_1_n_0
    SLICE_X34Y147        FDSE                                         r  dataConsume1/temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.609     8.633    dataConsume1/clk_out
    SLICE_X34Y147        FDSE                                         r  dataConsume1/temp_reg[18]/C
                         clock pessimism              0.570     9.203    
                         clock uncertainty           -0.243     8.961    
    SLICE_X34Y147        FDSE (Setup_fdse_C_D)        0.077     9.038    dataConsume1/temp_reg[18]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                         -35.317    
  -------------------------------------------------------------------
                         slack                                -26.280    

Slack (VIOLATED) :        -26.148ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.891ns  (logic 16.603ns (46.259%)  route 19.289ns (53.741%))
  Logic Levels:           62  (CARRY4=38 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.193 r  dataConsume1/temp_reg[20]_i_3/O[3]
                         net (fo=1, routed)           0.637    34.831    dataConsume1/temp1[20]
    SLICE_X35Y146        LUT6 (Prop_lut6_I4_O)        0.306    35.137 r  dataConsume1/temp[20]_i_1/O
                         net (fo=1, routed)           0.000    35.137    dataConsume1/temp[20]_i_1_n_0
    SLICE_X35Y146        FDSE                                         r  dataConsume1/temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.608     8.632    dataConsume1/clk_out
    SLICE_X35Y146        FDSE                                         r  dataConsume1/temp_reg[20]/C
                         clock pessimism              0.570     9.202    
                         clock uncertainty           -0.243     8.960    
    SLICE_X35Y146        FDSE (Setup_fdse_C_D)        0.029     8.989    dataConsume1/temp_reg[20]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                         -35.137    
  -------------------------------------------------------------------
                         slack                                -26.148    

Slack (VIOLATED) :        -26.126ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.869ns  (logic 16.083ns (44.838%)  route 19.786ns (55.162%))
  Logic Levels:           59  (CARRY4=34 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    33.553 r  dataConsume1/temp_reg[4]_i_19/O[2]
                         net (fo=1, routed)           0.818    34.372    dataConsume1/temp1[3]
    SLICE_X29Y141        LUT5 (Prop_lut5_I0_O)        0.302    34.674 r  dataConsume1/temp[3]_i_2/O
                         net (fo=1, routed)           0.316    34.990    dataConsume1/temp[3]_i_2_n_0
    SLICE_X31Y140        LUT5 (Prop_lut5_I4_O)        0.124    35.114 r  dataConsume1/temp[3]_i_1/O
                         net (fo=1, routed)           0.000    35.114    dataConsume1/temp[3]_i_1_n_0
    SLICE_X31Y140        FDRE                                         r  dataConsume1/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.607     8.631    dataConsume1/clk_out
    SLICE_X31Y140        FDRE                                         r  dataConsume1/temp_reg[3]/C
                         clock pessimism              0.570     9.201    
                         clock uncertainty           -0.243     8.959    
    SLICE_X31Y140        FDRE (Setup_fdre_C_D)        0.029     8.988    dataConsume1/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                         -35.114    
  -------------------------------------------------------------------
                         slack                                -26.126    

Slack (VIOLATED) :        -26.094ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.859ns  (logic 16.639ns (46.402%)  route 19.220ns (53.598%))
  Logic Levels:           63  (CARRY4=39 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  dataConsume1/temp_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.994    dataConsume1/temp_reg[20]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.233 r  dataConsume1/temp_reg[24]_i_3/O[2]
                         net (fo=1, routed)           0.569    34.802    dataConsume1/temp1[23]
    SLICE_X27Y148        LUT6 (Prop_lut6_I4_O)        0.302    35.104 r  dataConsume1/temp[23]_i_1/O
                         net (fo=1, routed)           0.000    35.104    dataConsume1/temp[23]_i_1_n_0
    SLICE_X27Y148        FDSE                                         r  dataConsume1/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.613     8.637    dataConsume1/clk_out
    SLICE_X27Y148        FDSE                                         r  dataConsume1/temp_reg[23]/C
                         clock pessimism              0.584     9.221    
                         clock uncertainty           -0.243     8.979    
    SLICE_X27Y148        FDSE (Setup_fdse_C_D)        0.031     9.010    dataConsume1/temp_reg[23]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                         -35.104    
  -------------------------------------------------------------------
                         slack                                -26.094    

Slack (VIOLATED) :        -26.091ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.843ns  (logic 16.733ns (46.685%)  route 19.110ns (53.316%))
  Logic Levels:           64  (CARRY4=40 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 8.638 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  dataConsume1/temp_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.994    dataConsume1/temp_reg[20]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  dataConsume1/temp_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.108    dataConsume1/temp_reg[24]_i_3_n_0
    SLICE_X25Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.330 r  dataConsume1/temp_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.459    34.789    dataConsume1/temp1[25]
    SLICE_X23Y147        LUT6 (Prop_lut6_I4_O)        0.299    35.088 r  dataConsume1/temp[25]_i_1/O
                         net (fo=1, routed)           0.000    35.088    dataConsume1/temp[25]_i_1_n_0
    SLICE_X23Y147        FDSE                                         r  dataConsume1/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.614     8.638    dataConsume1/clk_out
    SLICE_X23Y147        FDSE                                         r  dataConsume1/temp_reg[25]/C
                         clock pessimism              0.570     9.208    
                         clock uncertainty           -0.243     8.966    
    SLICE_X23Y147        FDSE (Setup_fdse_C_D)        0.031     8.997    dataConsume1/temp_reg[25]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                         -35.088    
  -------------------------------------------------------------------
                         slack                                -26.091    

Slack (VIOLATED) :        -26.056ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.819ns  (logic 16.619ns (46.397%)  route 19.200ns (53.603%))
  Logic Levels:           63  (CARRY4=39 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  dataConsume1/temp_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.994    dataConsume1/temp_reg[20]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.216 r  dataConsume1/temp_reg[24]_i_3/O[0]
                         net (fo=1, routed)           0.549    34.765    dataConsume1/temp1[21]
    SLICE_X27Y148        LUT6 (Prop_lut6_I4_O)        0.299    35.064 r  dataConsume1/temp[21]_i_1/O
                         net (fo=1, routed)           0.000    35.064    dataConsume1/temp[21]_i_1_n_0
    SLICE_X27Y148        FDSE                                         r  dataConsume1/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.613     8.637    dataConsume1/clk_out
    SLICE_X27Y148        FDSE                                         r  dataConsume1/temp_reg[21]/C
                         clock pessimism              0.584     9.221    
                         clock uncertainty           -0.243     8.979    
    SLICE_X27Y148        FDSE (Setup_fdse_C_D)        0.029     9.008    dataConsume1/temp_reg[21]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                         -35.064    
  -------------------------------------------------------------------
                         slack                                -26.056    

Slack (VIOLATED) :        -26.049ns  (required time - arrival time)
  Source:                 dataConsume1/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/temp_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.814ns  (logic 16.735ns (46.728%)  route 19.079ns (53.272%))
  Logic Levels:           63  (CARRY4=39 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 8.637 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.738    -0.755    dataConsume1/clk_out
    SLICE_X26Y144        FDRE                                         r  dataConsume1/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.299 f  dataConsume1/temp_reg[0]/Q
                         net (fo=5, routed)           0.488     0.189    dataConsume1/temp[0]
    SLICE_X26Y143        LUT1 (Prop_lut1_I0_O)        0.124     0.313 r  dataConsume1/max_ind_bcd[1][0]_i_12/O
                         net (fo=1, routed)           0.501     0.814    dataConsume1/max_ind_bcd[1][0]_i_12_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.394 r  dataConsume1/max_ind_bcd_reg[1][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.394    dataConsume1/max_ind_bcd_reg[1][0]_i_9_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.633 r  dataConsume1/max_ind_bcd_reg[1][0]_i_205/O[2]
                         net (fo=6, routed)           0.775     2.408    dataConsume1/max_ind_bcd_reg[1]5[7]
    SLICE_X31Y141        LUT3 (Prop_lut3_I0_O)        0.302     2.710 r  dataConsume1/max_ind_bcd[1][0]_i_209/O
                         net (fo=15, routed)          0.634     3.343    dataConsume1/max_ind_bcd[1][0]_i_209_n_0
    SLICE_X32Y141        LUT6 (Prop_lut6_I3_O)        0.124     3.467 r  dataConsume1/max_ind_bcd[1][0]_i_171/O
                         net (fo=4, routed)           0.757     4.225    dataConsume1/max_ind_bcd[1][0]_i_171_n_0
    SLICE_X30Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  dataConsume1/max_ind_bcd[1][0]_i_330/O
                         net (fo=1, routed)           0.000     4.349    dataConsume1/max_ind_bcd[1][0]_i_330_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.729 r  dataConsume1/max_ind_bcd_reg[1][0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     4.729    dataConsume1/max_ind_bcd_reg[1][0]_i_308_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.846 r  dataConsume1/max_ind_bcd_reg[1][0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.846    dataConsume1/max_ind_bcd_reg[1][0]_i_237_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.963 r  dataConsume1/max_ind_bcd_reg[1][0]_i_156/CO[3]
                         net (fo=1, routed)           0.000     4.963    dataConsume1/max_ind_bcd_reg[1][0]_i_156_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.080 r  dataConsume1/max_ind_bcd_reg[1][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     5.080    dataConsume1/max_ind_bcd_reg[1][0]_i_72_n_0
    SLICE_X30Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.319 r  dataConsume1/max_ind_bcd_reg[1][0]_i_217/O[2]
                         net (fo=4, routed)           0.850     6.169    dataConsume1/max_ind_bcd_reg[1][0]_i_217_n_5
    SLICE_X35Y147        LUT5 (Prop_lut5_I0_O)        0.301     6.470 r  dataConsume1/max_ind_bcd[1][0]_i_103/O
                         net (fo=1, routed)           0.339     6.808    dataConsume1/max_ind_bcd[1][0]_i_103_n_0
    SLICE_X32Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.206 r  dataConsume1/max_ind_bcd_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.206    dataConsume1/max_ind_bcd_reg[1][0]_i_47_n_0
    SLICE_X32Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  dataConsume1/max_ind_bcd_reg[1][0]_i_55/O[2]
                         net (fo=3, routed)           0.357     7.803    dataConsume1/max_ind_bcd_reg[1][0]_i_55_n_5
    SLICE_X34Y148        LUT3 (Prop_lut3_I1_O)        0.302     8.105 r  dataConsume1/max_ind_bcd[1][0]_i_56/O
                         net (fo=2, routed)           0.648     8.752    dataConsume1/max_ind_bcd[1][0]_i_56_n_0
    SLICE_X35Y147        LUT5 (Prop_lut5_I1_O)        0.124     8.876 r  dataConsume1/max_ind_bcd[1][0]_i_29/O
                         net (fo=2, routed)           0.810     9.686    dataConsume1/max_ind_bcd[1][0]_i_29_n_0
    SLICE_X27Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  dataConsume1/max_ind_bcd[1][0]_i_32/O
                         net (fo=1, routed)           0.000     9.810    dataConsume1/max_ind_bcd[1][0]_i_32_n_0
    SLICE_X27Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.037 r  dataConsume1/max_ind_bcd_reg[1][0]_i_17/O[1]
                         net (fo=2, routed)           0.858    10.896    dataConsume1/max_ind_bcd_reg[1][0]_i_17_n_6
    SLICE_X14Y144        LUT2 (Prop_lut2_I0_O)        0.303    11.199 r  dataConsume1/max_ind_bcd[1][0]_i_19/O
                         net (fo=1, routed)           0.000    11.199    dataConsume1/max_ind_bcd[1][0]_i_19_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.429 r  dataConsume1/max_ind_bcd_reg[1][0]_i_10/O[1]
                         net (fo=1, routed)           0.589    12.018    dataConsume1/max_ind_bcd_reg[1][0]_i_10_n_6
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.306    12.324 r  dataConsume1/max_ind_bcd[1][0]_i_5/O
                         net (fo=1, routed)           0.000    12.324    dataConsume1/max_ind_bcd[1][0]_i_5_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.725 r  dataConsume1/max_ind_bcd_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.725    dataConsume1/max_ind_bcd_reg[1][0]_i_1_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.947 r  dataConsume1/max_ind_bcd_reg[1][3]_i_3/O[0]
                         net (fo=7, routed)           0.828    13.774    dataConsume1/max_ind_bcd_reg[1][3]_i_3_n_7
    SLICE_X22Y135        LUT5 (Prop_lut5_I3_O)        0.299    14.073 r  dataConsume1/temp[8]_i_72/O
                         net (fo=1, routed)           0.575    14.648    dataConsume1/temp[8]_i_72_n_0
    SLICE_X23Y135        LUT4 (Prop_lut4_I3_O)        0.124    14.772 r  dataConsume1/temp[8]_i_66/O
                         net (fo=1, routed)           0.000    14.772    dataConsume1/temp[8]_i_66_n_0
    SLICE_X23Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.304 r  dataConsume1/temp_reg[8]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.304    dataConsume1/temp_reg[8]_i_53_n_0
    SLICE_X23Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.543 f  dataConsume1/temp_reg[12]_i_53/O[2]
                         net (fo=12, routed)          0.691    16.234    dataConsume1/temp_reg[12]_i_53_n_5
    SLICE_X26Y137        LUT1 (Prop_lut1_I0_O)        0.302    16.536 r  dataConsume1/temp[12]_i_61/O
                         net (fo=1, routed)           0.000    16.536    dataConsume1/temp[12]_i_61_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.086 r  dataConsume1/temp_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.086    dataConsume1/temp_reg[12]_i_52_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.200 r  dataConsume1/temp_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000    17.200    dataConsume1/temp_reg[16]_i_51_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.314 r  dataConsume1/temp_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.314    dataConsume1/temp_reg[27]_i_75_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.648 f  dataConsume1/temp_reg[27]_i_53/O[1]
                         net (fo=11, routed)          0.579    18.227    dataConsume1/temp_reg[27]_i_53_n_6
    SLICE_X22Y141        LUT3 (Prop_lut3_I0_O)        0.303    18.530 f  dataConsume1/temp[24]_i_40/O
                         net (fo=23, routed)          1.128    19.658    dataConsume1/temp[24]_i_40_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  dataConsume1/temp[8]_i_32/O
                         net (fo=2, routed)           0.776    20.558    dataConsume1/temp[8]_i_32_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.943 r  dataConsume1/temp_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.943    dataConsume1/temp_reg[0]_i_45_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.057 r  dataConsume1/temp_reg[4]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.057    dataConsume1/temp_reg[4]_i_86_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.171 r  dataConsume1/temp_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.171    dataConsume1/temp_reg[8]_i_54_n_0
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.285 r  dataConsume1/temp_reg[12]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.285    dataConsume1/temp_reg[12]_i_54_n_0
    SLICE_X17Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.556 f  dataConsume1/temp_reg[27]_i_62/CO[0]
                         net (fo=40, routed)          0.699    22.255    dataConsume1/temp_reg[27]_i_62_n_3
    SLICE_X14Y147        LUT6 (Prop_lut6_I0_O)        0.373    22.628 r  dataConsume1/temp[12]_i_41/O
                         net (fo=1, routed)           0.769    23.397    dataConsume1/temp[12]_i_41_n_0
    SLICE_X18Y143        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    23.835 r  dataConsume1/temp_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.636    24.471    dataConsume1/temp_reg[12]_i_18_n_4
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.306    24.777 r  dataConsume1/temp[12]_i_20/O
                         net (fo=2, routed)           0.604    25.381    dataConsume1/temp[12]_i_20_n_0
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.124    25.505 r  dataConsume1/temp[12]_i_5/O
                         net (fo=2, routed)           0.760    26.265    dataConsume1/temp[12]_i_5_n_0
    SLICE_X21Y145        LUT6 (Prop_lut6_I0_O)        0.124    26.389 r  dataConsume1/temp[12]_i_9/O
                         net (fo=1, routed)           0.000    26.389    dataConsume1/temp[12]_i_9_n_0
    SLICE_X21Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.787 r  dataConsume1/temp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.787    dataConsume1/temp_reg[12]_i_2_n_0
    SLICE_X21Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.121 r  dataConsume1/temp_reg[16]_i_2/O[1]
                         net (fo=6, routed)           0.462    27.583    dataConsume1/temp_reg[16]_i_2_n_6
    SLICE_X22Y145        LUT2 (Prop_lut2_I0_O)        0.303    27.886 r  dataConsume1/temp[27]_i_115/O
                         net (fo=1, routed)           0.000    27.886    dataConsume1/temp[27]_i_115_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.436 r  dataConsume1/temp_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    28.436    dataConsume1/temp_reg[27]_i_98_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.770 r  dataConsume1/temp_reg[27]_i_80/O[1]
                         net (fo=3, routed)           0.524    29.294    dataConsume1/temp_reg[27]_i_80_n_6
    SLICE_X23Y146        LUT4 (Prop_lut4_I0_O)        0.303    29.597 r  dataConsume1/temp[27]_i_87/O
                         net (fo=1, routed)           0.650    30.247    dataConsume1/temp[27]_i_87_n_0
    SLICE_X24Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.645 r  dataConsume1/temp_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.645    dataConsume1/temp_reg[27]_i_65_n_0
    SLICE_X24Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.759 r  dataConsume1/temp_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.759    dataConsume1/temp_reg[27]_i_43_n_0
    SLICE_X24Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.873 r  dataConsume1/temp_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.873    dataConsume1/temp_reg[27]_i_19_n_0
    SLICE_X24Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.144 f  dataConsume1/temp_reg[27]_i_10/CO[0]
                         net (fo=1, routed)           0.303    31.447    dataConsume1/temp_reg[27]_i_10_n_3
    SLICE_X24Y149        LUT5 (Prop_lut5_I0_O)        0.373    31.820 r  dataConsume1/temp[27]_i_3/O
                         net (fo=56, routed)          1.062    32.882    dataConsume1/temp[27]_i_3_n_0
    SLICE_X25Y143        LUT3 (Prop_lut3_I1_O)        0.124    33.006 r  dataConsume1/temp[4]_i_32/O
                         net (fo=1, routed)           0.000    33.006    dataConsume1/temp[4]_i_32_n_0
    SLICE_X25Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.538 r  dataConsume1/temp_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.538    dataConsume1/temp_reg[4]_i_19_n_0
    SLICE_X25Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.652 r  dataConsume1/temp_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.652    dataConsume1/temp_reg[8]_i_3_n_0
    SLICE_X25Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.766 r  dataConsume1/temp_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.766    dataConsume1/temp_reg[12]_i_3_n_0
    SLICE_X25Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.880 r  dataConsume1/temp_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.880    dataConsume1/temp_reg[16]_i_3_n_0
    SLICE_X25Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  dataConsume1/temp_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.994    dataConsume1/temp_reg[20]_i_3_n_0
    SLICE_X25Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.328 r  dataConsume1/temp_reg[24]_i_3/O[1]
                         net (fo=1, routed)           0.428    34.756    dataConsume1/temp1[22]
    SLICE_X27Y149        LUT6 (Prop_lut6_I4_O)        0.303    35.059 r  dataConsume1/temp[22]_i_1/O
                         net (fo=1, routed)           0.000    35.059    dataConsume1/temp[22]_i_1_n_0
    SLICE_X27Y149        FDSE                                         r  dataConsume1/temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.613     8.637    dataConsume1/clk_out
    SLICE_X27Y149        FDSE                                         r  dataConsume1/temp_reg[22]/C
                         clock pessimism              0.584     9.221    
                         clock uncertainty           -0.243     8.979    
    SLICE_X27Y149        FDSE (Setup_fdse_C_D)        0.031     9.010    dataConsume1/temp_reg[22]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                         -35.059    
  -------------------------------------------------------------------
                         slack                                -26.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[373][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.547%)  route 0.225ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.553    -0.611    dataConsume1/clk_out
    SLICE_X33Y80         FDRE                                         r  dataConsume1/data_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  dataConsume1/data_reg_reg[4]_rep__0/Q
                         net (fo=126, routed)         0.225    -0.245    dataConsume1/data_reg_reg[4]_rep__0_n_0
    SLICE_X36Y80         FDRE                                         r  dataConsume1/data_store_reg[373][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.819    -0.851    dataConsume1/clk_out
    SLICE_X36Y80         FDRE                                         r  dataConsume1/data_store_reg[373][4]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.072    -0.277    dataConsume1/data_store_reg[373][4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dataConsume1/data_results_reg_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.224%)  route 0.302ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.561    -0.603    dataConsume1/clk_out
    SLICE_X34Y97         FDRE                                         r  dataConsume1/data_results_reg_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  dataConsume1/data_results_reg_reg[6][2]/Q
                         net (fo=1, routed)           0.302    -0.137    dataConsume1/data_results_reg_reg[6]_9[2]
    SLICE_X31Y104        FDRE                                         r  dataConsume1/dataResults_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.916    -0.755    dataConsume1/clk_out
    SLICE_X31Y104        FDRE                                         r  dataConsume1/dataResults_reg[6][2]/C
                         clock pessimism              0.502    -0.252    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.070    -0.182    dataConsume1/dataResults_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dataConsume1/data_results_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.814%)  route 0.307ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.561    -0.603    dataConsume1/clk_out
    SLICE_X34Y98         FDRE                                         r  dataConsume1/data_results_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  dataConsume1/data_results_reg_reg[1][0]/Q
                         net (fo=1, routed)           0.307    -0.132    dataConsume1/data_results_reg_reg[1]_4[0]
    SLICE_X31Y107        FDRE                                         r  dataConsume1/dataResults_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.915    -0.756    dataConsume1/clk_out
    SLICE_X31Y107        FDRE                                         r  dataConsume1/dataResults_reg[1][0]/C
                         clock pessimism              0.502    -0.253    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.070    -0.183    dataConsume1/dataResults_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[367][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.132%)  route 0.272ns (65.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.556    -0.608    dataConsume1/clk_out
    SLICE_X31Y83         FDRE                                         r  dataConsume1/data_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  dataConsume1/data_reg_reg[1]_rep__0/Q
                         net (fo=126, routed)         0.272    -0.195    dataConsume1/data_reg_reg[1]_rep__0_n_0
    SLICE_X39Y79         FDRE                                         r  dataConsume1/data_store_reg[367][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.818    -0.852    dataConsume1/clk_out
    SLICE_X39Y79         FDRE                                         r  dataConsume1/data_store_reg[367][1]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X39Y79         FDRE (Hold_fdre_C_D)         0.070    -0.280    dataConsume1/data_store_reg[367][1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[368][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.792%)  route 0.259ns (61.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.557    -0.607    dataConsume1/clk_out
    SLICE_X30Y85         FDRE                                         r  dataConsume1/data_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  dataConsume1/data_reg_reg[7]_rep__0/Q
                         net (fo=126, routed)         0.259    -0.184    dataConsume1/data_reg_reg[7]_rep__0_n_0
    SLICE_X37Y87         FDRE                                         r  dataConsume1/data_store_reg[368][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.825    -0.845    dataConsume1/clk_out
    SLICE_X37Y87         FDRE                                         r  dataConsume1/data_store_reg[368][7]/C
                         clock pessimism              0.502    -0.343    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.066    -0.277    dataConsume1/data_store_reg[368][7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[371][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.264%)  route 0.296ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.549    -0.615    dataConsume1/clk_out
    SLICE_X32Y76         FDRE                                         r  dataConsume1/data_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  dataConsume1/data_reg_reg[0]_rep__0/Q
                         net (fo=126, routed)         0.296    -0.178    dataConsume1/data_reg_reg[0]_rep__0_n_0
    SLICE_X36Y82         FDRE                                         r  dataConsume1/data_store_reg[371][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.821    -0.849    dataConsume1/clk_out
    SLICE_X36Y82         FDRE                                         r  dataConsume1/data_store_reg[371][0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.070    -0.277    dataConsume1/data_store_reg[371][0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[373][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.616%)  route 0.291ns (67.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.553    -0.611    dataConsume1/clk_out
    SLICE_X31Y80         FDRE                                         r  dataConsume1/data_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  dataConsume1/data_reg_reg[2]_rep__0/Q
                         net (fo=126, routed)         0.291    -0.178    dataConsume1/data_reg_reg[2]_rep__0_n_0
    SLICE_X36Y80         FDRE                                         r  dataConsume1/data_store_reg[373][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.819    -0.851    dataConsume1/clk_out
    SLICE_X36Y80         FDRE                                         r  dataConsume1/data_store_reg[373][2]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.070    -0.279    dataConsume1/data_store_reg[373][2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[377][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.358%)  route 0.282ns (66.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.556    -0.608    dataConsume1/clk_out
    SLICE_X31Y83         FDRE                                         r  dataConsume1/data_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  dataConsume1/data_reg_reg[1]_rep__0/Q
                         net (fo=126, routed)         0.282    -0.185    dataConsume1/data_reg_reg[1]_rep__0_n_0
    SLICE_X38Y82         FDRE                                         r  dataConsume1/data_store_reg[377][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.821    -0.849    dataConsume1/clk_out
    SLICE_X38Y82         FDRE                                         r  dataConsume1/data_store_reg[377][1]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.059    -0.288    dataConsume1/data_store_reg[377][1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[374][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.932%)  route 0.301ns (68.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.556    -0.608    dataConsume1/clk_out
    SLICE_X31Y83         FDRE                                         r  dataConsume1/data_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  dataConsume1/data_reg_reg[1]_rep__0/Q
                         net (fo=126, routed)         0.301    -0.166    dataConsume1/data_reg_reg[1]_rep__0_n_0
    SLICE_X37Y81         FDRE                                         r  dataConsume1/data_store_reg[374][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.820    -0.850    dataConsume1/clk_out
    SLICE_X37Y81         FDRE                                         r  dataConsume1/data_store_reg[374][1]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.070    -0.278    dataConsume1/data_store_reg[374][1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dataConsume1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_store_reg[505][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.341%)  route 0.415ns (74.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.559    -0.605    dataConsume1/clk_out
    SLICE_X31Y89         FDRE                                         r  dataConsume1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/data_reg_reg[0]/Q
                         net (fo=129, routed)         0.415    -0.048    dataConsume1/data_reg[0]
    SLICE_X14Y104        FDRE                                         r  dataConsume1/data_store_reg[505][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.920    -0.751    dataConsume1/clk_out
    SLICE_X14Y104        FDRE                                         r  dataConsume1/data_store_reg[505][0]/C
                         clock pessimism              0.502    -0.248    
    SLICE_X14Y104        FDRE (Hold_fdre_C_D)         0.085    -0.163    dataConsume1/data_store_reg[505][0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y108     cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y107     cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y107     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y107     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y107     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108     cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y107     cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y107     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108     cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y107     cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y107     cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 3.981ns (52.767%)  route 3.563ns (47.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.807    -0.686    tx/clk_out
    SLICE_X3Y109         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDSE (Prop_fdse_C_Q)         0.456    -0.230 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.563     3.333    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.858 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.858    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.367ns (55.944%)  route 1.076ns (44.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.674    -0.489    tx/clk_out
    SLICE_X3Y109         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  tx/txBit_reg/Q
                         net (fo=1, routed)           1.076     0.728    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.954 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.954    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.940ns  (logic 1.463ns (18.425%)  route 6.477ns (81.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.477     7.940    dataGen1/AR[0]
    SLICE_X32Y79         FDRE                                         r  dataGen1/index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.424    -1.552    dataGen1/CLK
    SLICE_X32Y79         FDRE                                         r  dataGen1/index_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.940ns  (logic 1.463ns (18.425%)  route 6.477ns (81.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.477     7.940    dataGen1/AR[0]
    SLICE_X32Y79         FDRE                                         r  dataGen1/index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.424    -1.552    dataGen1/CLK
    SLICE_X32Y79         FDRE                                         r  dataGen1/index_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.940ns  (logic 1.463ns (18.425%)  route 6.477ns (81.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.477     7.940    dataGen1/AR[0]
    SLICE_X32Y79         FDRE                                         r  dataGen1/index_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.424    -1.552    dataGen1/CLK
    SLICE_X32Y79         FDRE                                         r  dataGen1/index_reg_rep[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.463ns (18.571%)  route 6.415ns (81.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.415     7.878    dataGen1/AR[0]
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.463ns (18.571%)  route 6.415ns (81.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.415     7.878    dataGen1/AR[0]
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.463ns (18.571%)  route 6.415ns (81.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.415     7.878    dataGen1/AR[0]
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg_rep[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.463ns (18.571%)  route 6.415ns (81.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.415     7.878    dataGen1/AR[0]
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X31Y78         FDRE                                         r  dataGen1/index_reg_rep[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.463ns (18.752%)  route 6.339ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.339     7.802    dataGen1/AR[0]
    SLICE_X32Y78         FDRE                                         r  dataGen1/index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X32Y78         FDRE                                         r  dataGen1/index_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.463ns (18.752%)  route 6.339ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.339     7.802    dataGen1/AR[0]
    SLICE_X32Y78         FDRE                                         r  dataGen1/index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X32Y78         FDRE                                         r  dataGen1/index_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataGen1/index_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 1.463ns (18.752%)  route 6.339ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         6.339     7.802    dataGen1/AR[0]
    SLICE_X32Y78         FDRE                                         r  dataGen1/index_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        1.423    -1.553    dataGen1/CLK
    SLICE_X32Y78         FDRE                                         r  dataGen1/index_reg_rep[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/peakByteCount_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.820%)  route 0.414ns (64.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.414     0.645    cmdProc1/reset
    SLICE_X0Y110         FDSE                                         r  cmdProc1/peakByteCount_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.948    -0.723    cmdProc1/clk
    SLICE_X0Y110         FDSE                                         r  cmdProc1/peakByteCount_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/peakByteCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.820%)  route 0.414ns (64.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.414     0.645    cmdProc1/reset
    SLICE_X0Y110         FDRE                                         r  cmdProc1/peakByteCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.948    -0.723    cmdProc1/clk
    SLICE_X0Y110         FDRE                                         r  cmdProc1/peakByteCount_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/peakByteCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.820%)  route 0.414ns (64.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.414     0.645    cmdProc1/reset
    SLICE_X0Y110         FDRE                                         r  cmdProc1/peakByteCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.948    -0.723    cmdProc1/clk
    SLICE_X0Y110         FDRE                                         r  cmdProc1/peakByteCount_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/FSM_sequential_curState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.231ns (31.868%)  route 0.494ns (68.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.494     0.725    cmdProc1/reset
    SLICE_X1Y108         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.949    -0.722    cmdProc1/clk
    SLICE_X1Y108         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/FSM_sequential_curState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.501%)  route 0.552ns (70.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.552     0.783    cmdProc1/reset
    SLICE_X0Y107         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.949    -0.722    cmdProc1/clk
    SLICE_X0Y107         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_numWords_bcd_reg[0][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.179%)  route 0.651ns (73.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.651     0.882    cmdProc1/reset
    SLICE_X4Y102         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[0][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.949    -0.722    cmdProc1/clk
    SLICE_X4Y102         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[0][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/ctrlByteCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.231ns (25.021%)  route 0.692ns (74.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.692     0.923    cmdProc1/reset
    SLICE_X6Y108         FDRE                                         r  cmdProc1/ctrlByteCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.947    -0.724    cmdProc1/clk
    SLICE_X6Y108         FDRE                                         r  cmdProc1/ctrlByteCount_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/ctrlByteCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.231ns (25.021%)  route 0.692ns (74.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.692     0.923    cmdProc1/reset
    SLICE_X6Y108         FDRE                                         r  cmdProc1/ctrlByteCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.947    -0.724    cmdProc1/clk
    SLICE_X6Y108         FDRE                                         r  cmdProc1/ctrlByteCount_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/FSM_sequential_curState_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.231ns (24.959%)  route 0.694ns (75.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.694     0.925    cmdProc1/reset
    SLICE_X4Y107         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.947    -0.724    cmdProc1/clk
    SLICE_X4Y107         FDRE                                         r  cmdProc1/FSM_sequential_curState_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataComplete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.276ns (28.865%)  route 0.680ns (71.135%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.680     0.911    cmdProc1/reset
    SLICE_X5Y107         LUT4 (Prop_lut4_I3_O)        0.045     0.956 r  cmdProc1/dataComplete_i_1/O
                         net (fo=1, routed)           0.000     0.956    cmdProc1/dataComplete_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  cmdProc1/dataComplete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4662, routed)        0.947    -0.724    cmdProc1/clk
    SLICE_X5Y107         FDRE                                         r  cmdProc1/dataComplete_reg/C





