
STM32F446_BOOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007618  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018f8  080077e8  080077e8  000087e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090e0  080090e0  0000b080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080090e0  080090e0  0000a0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090e8  080090e8  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090e8  080090e8  0000a0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090ec  080090ec  0000a0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080090f0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001708  20000080  08009170  0000b080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001788  08009170  0000b788  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e593  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b7c  00000000  00000000  00019643  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  0001c1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a5  00000000  00000000  0001ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022974  00000000  00000000  0001d57d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000feb9  00000000  00000000  0003fef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cadf0  00000000  00000000  0004fdaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011ab9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035a8  00000000  00000000  0011abe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0011e188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080077d0 	.word	0x080077d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	080077d0 	.word	0x080077d0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <GetSectorFromAddress>:
unsigned int __StackLimit, __StackTop;
#define FLASH_PROGRAM_TYPE  FLASH_TYPEPROGRAM_WORD


static uint32_t GetSectorFromAddress(uint32_t addr)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    if      (addr < 0x08004000) return FLASH_SECTOR_0;  /* 0x08000000 - 0x08003FFF */
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a1b      	ldr	r2, [pc, #108]	@ (8000664 <GetSectorFromAddress+0x78>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d201      	bcs.n	8000600 <GetSectorFromAddress+0x14>
 80005fc:	2300      	movs	r3, #0
 80005fe:	e02a      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x08008000) return FLASH_SECTOR_1;  /* 0x08004000 - 0x08007FFF */
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a19      	ldr	r2, [pc, #100]	@ (8000668 <GetSectorFromAddress+0x7c>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d201      	bcs.n	800060c <GetSectorFromAddress+0x20>
 8000608:	2301      	movs	r3, #1
 800060a:	e024      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x0800C000) return FLASH_SECTOR_2;  /* 0x08008000 - 0x0800BFFF */
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a17      	ldr	r2, [pc, #92]	@ (800066c <GetSectorFromAddress+0x80>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d201      	bcs.n	8000618 <GetSectorFromAddress+0x2c>
 8000614:	2302      	movs	r3, #2
 8000616:	e01e      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x08010000) return FLASH_SECTOR_3;  /* 0x0800C000 - 0x0800FFFF */
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a15      	ldr	r2, [pc, #84]	@ (8000670 <GetSectorFromAddress+0x84>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d801      	bhi.n	8000624 <GetSectorFromAddress+0x38>
 8000620:	2303      	movs	r3, #3
 8000622:	e018      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x08020000) return FLASH_SECTOR_4;  /* 0x08010000 - 0x0801FFFF */
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a13      	ldr	r2, [pc, #76]	@ (8000674 <GetSectorFromAddress+0x88>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d801      	bhi.n	8000630 <GetSectorFromAddress+0x44>
 800062c:	2304      	movs	r3, #4
 800062e:	e012      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x08040000) return FLASH_SECTOR_5;  /* 0x08020000 - 0x0803FFFF */
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4a11      	ldr	r2, [pc, #68]	@ (8000678 <GetSectorFromAddress+0x8c>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d801      	bhi.n	800063c <GetSectorFromAddress+0x50>
 8000638:	2305      	movs	r3, #5
 800063a:	e00c      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x08060000) return FLASH_SECTOR_6;  /* 0x08040000 - 0x0805FFFF */
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a0f      	ldr	r2, [pc, #60]	@ (800067c <GetSectorFromAddress+0x90>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d801      	bhi.n	8000648 <GetSectorFromAddress+0x5c>
 8000644:	2306      	movs	r3, #6
 8000646:	e006      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else if (addr < 0x08080000) return FLASH_SECTOR_7;  /* 0x08060000 - 0x0807FFFF */
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4a0d      	ldr	r2, [pc, #52]	@ (8000680 <GetSectorFromAddress+0x94>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d801      	bhi.n	8000654 <GetSectorFromAddress+0x68>
 8000650:	2307      	movs	r3, #7
 8000652:	e000      	b.n	8000656 <GetSectorFromAddress+0x6a>
    else                        return FLASH_SECTOR_7;  /* Out-of-range: fallback */
 8000654:	2307      	movs	r3, #7
}
 8000656:	4618      	mov	r0, r3
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	08004000 	.word	0x08004000
 8000668:	08008000 	.word	0x08008000
 800066c:	0800c000 	.word	0x0800c000
 8000670:	0800ffff 	.word	0x0800ffff
 8000674:	0801ffff 	.word	0x0801ffff
 8000678:	0803ffff 	.word	0x0803ffff
 800067c:	0805ffff 	.word	0x0805ffff
 8000680:	0807ffff 	.word	0x0807ffff

08000684 <ESP8266_GetFirmwareMetadata>:

ESP_Boot ESP8266_GetFirmwareMetadata(uint16_t *blocks)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	f6ad 4db8 	subw	sp, sp, #3256	@ 0xcb8
 800068a:	af00      	add	r7, sp, #0
 800068c:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8000690:	f6a3 43b4 	subw	r3, r3, #3252	@ 0xcb4
 8000694:	6018      	str	r0, [r3, #0]
    ESP_Handle_t metaData;
    metaData.timeout = 3000;
 8000696:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 800069a:	f6a3 43a4 	subw	r3, r3, #3236	@ 0xca4
 800069e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80006a2:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804

    metaData.httpPayloadLength = sprintf(metaData.txBuffer,
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	f603 0348 	addw	r3, r3, #2120	@ 0x848
 80006ae:	4983      	ldr	r1, [pc, #524]	@ (80008bc <ESP8266_GetFirmwareMetadata+0x238>)
 80006b0:	4618      	mov	r0, r3
 80006b2:	f005 ff3b 	bl	800652c <siprintf>
 80006b6:	4603      	mov	r3, r0
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 80006be:	f6a3 43a4 	subw	r3, r3, #3236	@ 0xca4
 80006c2:	801a      	strh	r2, [r3, #0]
        "GET /metadata HTTP/1.1\r\n"
        "Host: burakozdemir1.pythonanywhere.com\r\n"
        "Connection: close\r\n\r\n");

    sprintf(metaData.cipSendCmd, "AT+CIPSEND=0,%d\r\n", metaData.httpPayloadLength);
 80006c4:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 80006c8:	f6a3 43a4 	subw	r3, r3, #3236	@ 0xca4
 80006cc:	881b      	ldrh	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	f603 4348 	addw	r3, r3, #3144	@ 0xc48
 80006d8:	4979      	ldr	r1, [pc, #484]	@ (80008c0 <ESP8266_GetFirmwareMetadata+0x23c>)
 80006da:	4618      	mov	r0, r3
 80006dc:	f005 ff26 	bl	800652c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)metaData.cipSendCmd,
                      strlen(metaData.cipSendCmd), 1000);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	f603 4348 	addw	r3, r3, #3144	@ 0xc48
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff fd91 	bl	8000210 <strlen>
 80006ee:	4603      	mov	r3, r0
    HAL_UART_Transmit(&huart1, (uint8_t *)metaData.cipSendCmd,
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	f603 4148 	addw	r1, r3, #3144	@ 0xc48
 80006fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006fe:	4871      	ldr	r0, [pc, #452]	@ (80008c4 <ESP8266_GetFirmwareMetadata+0x240>)
 8000700:	f004 fbd2 	bl	8004ea8 <HAL_UART_Transmit>
    HAL_Delay(200);
 8000704:	20c8      	movs	r0, #200	@ 0xc8
 8000706:	f002 fbb1 	bl	8002e6c <HAL_Delay>

    HAL_UART_Transmit(&huart1, (uint8_t *)metaData.txBuffer,
 800070a:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 800070e:	f6a3 43a4 	subw	r3, r3, #3236	@ 0xca4
 8000712:	881a      	ldrh	r2, [r3, #0]
 8000714:	f107 0314 	add.w	r3, r7, #20
 8000718:	f603 0148 	addw	r1, r3, #2120	@ 0x848
 800071c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000720:	4868      	ldr	r0, [pc, #416]	@ (80008c4 <ESP8266_GetFirmwareMetadata+0x240>)
 8000722:	f004 fbc1 	bl	8004ea8 <HAL_UART_Transmit>
                      metaData.httpPayloadLength, 1000);

    uint32_t startTime = HAL_GetTick();
 8000726:	f002 fb95 	bl	8002e54 <HAL_GetTick>
 800072a:	f8c7 0cb0 	str.w	r0, [r7, #3248]	@ 0xcb0
    uint16_t index = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	f8a7 3cb6 	strh.w	r3, [r7, #3254]	@ 0xcb6
    uint8_t ch;

    memset(metaData.rxBuffer, 0, sizeof(metaData.rxBuffer));
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	3302      	adds	r3, #2
 800073a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800073e:	2100      	movs	r1, #0
 8000740:	4618      	mov	r0, r3
 8000742:	f005 ff8f 	bl	8006664 <memset>

    while (HAL_GetTick() - startTime < metaData.timeout &&
 8000746:	e01a      	b.n	800077e <ESP8266_GetFirmwareMetadata+0xfa>
           index < sizeof(metaData.rxBuffer) - 1)
    {
        if (HAL_UART_Receive(&huart1, &ch, 1, 100) == HAL_OK)
 8000748:	f107 0113 	add.w	r1, r7, #19
 800074c:	2364      	movs	r3, #100	@ 0x64
 800074e:	2201      	movs	r2, #1
 8000750:	485c      	ldr	r0, [pc, #368]	@ (80008c4 <ESP8266_GetFirmwareMetadata+0x240>)
 8000752:	f004 fc34 	bl	8004fbe <HAL_UART_Receive>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d110      	bne.n	800077e <ESP8266_GetFirmwareMetadata+0xfa>
        {
            metaData.rxBuffer[index++] = ch;
 800075c:	f8b7 3cb6 	ldrh.w	r3, [r7, #3254]	@ 0xcb6
 8000760:	1c5a      	adds	r2, r3, #1
 8000762:	f8a7 2cb6 	strh.w	r2, [r7, #3254]	@ 0xcb6
 8000766:	4619      	mov	r1, r3
 8000768:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 800076c:	f6a3 43a5 	subw	r3, r3, #3237	@ 0xca5
 8000770:	781a      	ldrb	r2, [r3, #0]
 8000772:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8000776:	f6a3 43a4 	subw	r3, r3, #3236	@ 0xca4
 800077a:	440b      	add	r3, r1
 800077c:	709a      	strb	r2, [r3, #2]
    while (HAL_GetTick() - startTime < metaData.timeout &&
 800077e:	f002 fb69 	bl	8002e54 <HAL_GetTick>
 8000782:	4602      	mov	r2, r0
 8000784:	f8d7 3cb0 	ldr.w	r3, [r7, #3248]	@ 0xcb0
 8000788:	1ad2      	subs	r2, r2, r3
 800078a:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 800078e:	f6a3 43a4 	subw	r3, r3, #3236	@ 0xca4
 8000792:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8000796:	429a      	cmp	r2, r3
 8000798:	d205      	bcs.n	80007a6 <ESP8266_GetFirmwareMetadata+0x122>
 800079a:	f8b7 3cb6 	ldrh.w	r3, [r7, #3254]	@ 0xcb6
 800079e:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d9d0      	bls.n	8000748 <ESP8266_GetFirmwareMetadata+0xc4>
        }
    }
    metaData.rxBuffer[index] = '\0';
 80007a6:	f8b7 3cb6 	ldrh.w	r3, [r7, #3254]	@ 0xcb6
 80007aa:	f607 42b8 	addw	r2, r7, #3256	@ 0xcb8
 80007ae:	f6a2 42a4 	subw	r2, r2, #3236	@ 0xca4
 80007b2:	4413      	add	r3, r2
 80007b4:	2200      	movs	r2, #0
 80007b6:	709a      	strb	r2, [r3, #2]

    char *ipdStart = strstr((char *)metaData.rxBuffer, "+IPD,0,");
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	3302      	adds	r3, #2
 80007be:	4942      	ldr	r1, [pc, #264]	@ (80008c8 <ESP8266_GetFirmwareMetadata+0x244>)
 80007c0:	4618      	mov	r0, r3
 80007c2:	f005 ff77 	bl	80066b4 <strstr>
 80007c6:	f8c7 0cac 	str.w	r0, [r7, #3244]	@ 0xcac
    if (!ipdStart)
 80007ca:	f8d7 3cac 	ldr.w	r3, [r7, #3244]	@ 0xcac
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d104      	bne.n	80007dc <ESP8266_GetFirmwareMetadata+0x158>
    {
        logInfo("BL ERROR: +IPD header not found in metadata response.\n");
 80007d2:	483e      	ldr	r0, [pc, #248]	@ (80008cc <ESP8266_GetFirmwareMetadata+0x248>)
 80007d4:	f002 f8d8 	bl	8002988 <logInfo>
        return ESP_STATUS_METADATA_FAIL;
 80007d8:	230b      	movs	r3, #11
 80007da:	e069      	b.n	80008b0 <ESP8266_GetFirmwareMetadata+0x22c>
    }

    int ipdLen = 0;
 80007dc:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 80007e0:	f6a3 43ac 	subw	r3, r3, #3244	@ 0xcac
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
    if (sscanf(ipdStart, "+IPD,0,%d:", &ipdLen) != 1 || ipdLen <= 0)
 80007e8:	f107 030c 	add.w	r3, r7, #12
 80007ec:	461a      	mov	r2, r3
 80007ee:	4938      	ldr	r1, [pc, #224]	@ (80008d0 <ESP8266_GetFirmwareMetadata+0x24c>)
 80007f0:	f8d7 0cac 	ldr.w	r0, [r7, #3244]	@ 0xcac
 80007f4:	f005 febc 	bl	8006570 <siscanf>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d106      	bne.n	800080c <ESP8266_GetFirmwareMetadata+0x188>
 80007fe:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8000802:	f6a3 43ac 	subw	r3, r3, #3244	@ 0xcac
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	dc04      	bgt.n	8000816 <ESP8266_GetFirmwareMetadata+0x192>
    {
        logInfo("BL ERROR: IPD length parse failed!\n");
 800080c:	4831      	ldr	r0, [pc, #196]	@ (80008d4 <ESP8266_GetFirmwareMetadata+0x250>)
 800080e:	f002 f8bb 	bl	8002988 <logInfo>
        return ESP_STATUS_METADATA_FAIL;
 8000812:	230b      	movs	r3, #11
 8000814:	e04c      	b.n	80008b0 <ESP8266_GetFirmwareMetadata+0x22c>
    }

    char *payloadStart = strchr(ipdStart, ':');
 8000816:	213a      	movs	r1, #58	@ 0x3a
 8000818:	f8d7 0cac 	ldr.w	r0, [r7, #3244]	@ 0xcac
 800081c:	f005 ff2a 	bl	8006674 <strchr>
 8000820:	f8c7 0ca8 	str.w	r0, [r7, #3240]	@ 0xca8
    if (!payloadStart)
 8000824:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 8000828:	2b00      	cmp	r3, #0
 800082a:	d104      	bne.n	8000836 <ESP8266_GetFirmwareMetadata+0x1b2>
    {
        logInfo("BL ERROR: ':' not found after +IPD\n");
 800082c:	482a      	ldr	r0, [pc, #168]	@ (80008d8 <ESP8266_GetFirmwareMetadata+0x254>)
 800082e:	f002 f8ab 	bl	8002988 <logInfo>
        return ESP_STATUS_METADATA_FAIL;
 8000832:	230b      	movs	r3, #11
 8000834:	e03c      	b.n	80008b0 <ESP8266_GetFirmwareMetadata+0x22c>
    }

    payloadStart++;
 8000836:	f8d7 3ca8 	ldr.w	r3, [r7, #3240]	@ 0xca8
 800083a:	3301      	adds	r3, #1
 800083c:	f8c7 3ca8 	str.w	r3, [r7, #3240]	@ 0xca8
    char *jsonStart = strstr(payloadStart, "{");
 8000840:	217b      	movs	r1, #123	@ 0x7b
 8000842:	f8d7 0ca8 	ldr.w	r0, [r7, #3240]	@ 0xca8
 8000846:	f005 ff15 	bl	8006674 <strchr>
 800084a:	f8c7 0ca4 	str.w	r0, [r7, #3236]	@ 0xca4
    if (!jsonStart)
 800084e:	f8d7 3ca4 	ldr.w	r3, [r7, #3236]	@ 0xca4
 8000852:	2b00      	cmp	r3, #0
 8000854:	d104      	bne.n	8000860 <ESP8266_GetFirmwareMetadata+0x1dc>
    {
        logInfo("BL ERROR: JSON start '{' not found!\n");
 8000856:	4821      	ldr	r0, [pc, #132]	@ (80008dc <ESP8266_GetFirmwareMetadata+0x258>)
 8000858:	f002 f896 	bl	8002988 <logInfo>
        return ESP_STATUS_METADATA_FAIL;
 800085c:	230b      	movs	r3, #11
 800085e:	e027      	b.n	80008b0 <ESP8266_GetFirmwareMetadata+0x22c>
    }

    char *countField = strstr(jsonStart, "\"block_count\":");
 8000860:	491f      	ldr	r1, [pc, #124]	@ (80008e0 <ESP8266_GetFirmwareMetadata+0x25c>)
 8000862:	f8d7 0ca4 	ldr.w	r0, [r7, #3236]	@ 0xca4
 8000866:	f005 ff25 	bl	80066b4 <strstr>
 800086a:	f8c7 0ca0 	str.w	r0, [r7, #3232]	@ 0xca0
    if (!countField)
 800086e:	f8d7 3ca0 	ldr.w	r3, [r7, #3232]	@ 0xca0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d104      	bne.n	8000880 <ESP8266_GetFirmwareMetadata+0x1fc>
    {
        logInfo("BL ERROR: 'block_count' field not found in JSON!\n");
 8000876:	481b      	ldr	r0, [pc, #108]	@ (80008e4 <ESP8266_GetFirmwareMetadata+0x260>)
 8000878:	f002 f886 	bl	8002988 <logInfo>
        return ESP_STATUS_METADATA_FAIL;
 800087c:	230b      	movs	r3, #11
 800087e:	e017      	b.n	80008b0 <ESP8266_GetFirmwareMetadata+0x22c>
    }

    uint16_t blockCount = (uint16_t)atoi(countField + strlen("\"block_count\":"));
 8000880:	f8d7 3ca0 	ldr.w	r3, [r7, #3232]	@ 0xca0
 8000884:	330e      	adds	r3, #14
 8000886:	4618      	mov	r0, r3
 8000888:	f005 fd90 	bl	80063ac <atoi>
 800088c:	4603      	mov	r3, r0
 800088e:	f8a7 3c9e 	strh.w	r3, [r7, #3230]	@ 0xc9e
    *blocks = blockCount;
 8000892:	f607 43b8 	addw	r3, r7, #3256	@ 0xcb8
 8000896:	f6a3 43b4 	subw	r3, r3, #3252	@ 0xcb4
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f8b7 2c9e 	ldrh.w	r2, [r7, #3230]	@ 0xc9e
 80008a0:	801a      	strh	r2, [r3, #0]
    logInfo("BL DEBUG MSG: Parsed block_count = %d\n", blockCount);
 80008a2:	f8b7 3c9e 	ldrh.w	r3, [r7, #3230]	@ 0xc9e
 80008a6:	4619      	mov	r1, r3
 80008a8:	480f      	ldr	r0, [pc, #60]	@ (80008e8 <ESP8266_GetFirmwareMetadata+0x264>)
 80008aa:	f002 f86d 	bl	8002988 <logInfo>

    return ESP_STATUS_METADATA_SUCCESS;
 80008ae:	230c      	movs	r3, #12
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	f607 47b8 	addw	r7, r7, #3256	@ 0xcb8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	080077e8 	.word	0x080077e8
 80008c0:	08007840 	.word	0x08007840
 80008c4:	20001324 	.word	0x20001324
 80008c8:	08007854 	.word	0x08007854
 80008cc:	0800785c 	.word	0x0800785c
 80008d0:	08007894 	.word	0x08007894
 80008d4:	080078a0 	.word	0x080078a0
 80008d8:	080078c4 	.word	0x080078c4
 80008dc:	080078e8 	.word	0x080078e8
 80008e0:	08007910 	.word	0x08007910
 80008e4:	08007920 	.word	0x08007920
 80008e8:	08007954 	.word	0x08007954

080008ec <Flash_Write>:



FlashStatus_t Flash_Write(uint32_t Address, uint8_t *u8Data, uint16_t Size)
{
 80008ec:	b5b0      	push	{r4, r5, r7, lr}
 80008ee:	b092      	sub	sp, #72	@ 0x48
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	4613      	mov	r3, r2
 80008f8:	80fb      	strh	r3, [r7, #6]
    FLASH_EraseInitTypeDef EraseInit;
    uint32_t SectorError = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
    static uint32_t lastErasedSector = 0xFFFFFFFF;


    if (Address < APP_START_ADDRESS || (Address + Size) > APP_END_ADDRESS)
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	4a46      	ldr	r2, [pc, #280]	@ (8000a1c <Flash_Write+0x130>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d905      	bls.n	8000912 <Flash_Write+0x26>
 8000906:	88fa      	ldrh	r2, [r7, #6]
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	4413      	add	r3, r2
 800090c:	4a44      	ldr	r2, [pc, #272]	@ (8000a20 <Flash_Write+0x134>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d907      	bls.n	8000922 <Flash_Write+0x36>
    {
        logInfo("BL ERROR: Flash_Write out of APP range! addr=0x%08lX size=%u\n",
 8000912:	88fb      	ldrh	r3, [r7, #6]
 8000914:	461a      	mov	r2, r3
 8000916:	68f9      	ldr	r1, [r7, #12]
 8000918:	4842      	ldr	r0, [pc, #264]	@ (8000a24 <Flash_Write+0x138>)
 800091a:	f002 f835 	bl	8002988 <logInfo>
                Address, Size);
        return FLASH_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e078      	b.n	8000a14 <Flash_Write+0x128>
    }

    HAL_FLASH_Unlock();
 8000922:	f003 f849 	bl	80039b8 <HAL_FLASH_Unlock>


    for (uint32_t offset = 0; offset < Size; offset += 4)
 8000926:	2300      	movs	r3, #0
 8000928:	647b      	str	r3, [r7, #68]	@ 0x44
 800092a:	e06c      	b.n	8000a06 <Flash_Write+0x11a>
    {
        uint32_t currentAddress = Address + offset;
 800092c:	68fa      	ldr	r2, [r7, #12]
 800092e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000930:	4413      	add	r3, r2
 8000932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint32_t sector = GetSectorFromAddress(currentAddress);
 8000934:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000936:	f7ff fe59 	bl	80005ec <GetSectorFromAddress>
 800093a:	63b8      	str	r0, [r7, #56]	@ 0x38

        if (sector != lastErasedSector)
 800093c:	4b3a      	ldr	r3, [pc, #232]	@ (8000a28 <Flash_Write+0x13c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000942:	429a      	cmp	r2, r3
 8000944:	d024      	beq.n	8000990 <Flash_Write+0xa4>
        {
            EraseInit.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8000946:	2300      	movs	r3, #0
 8000948:	61bb      	str	r3, [r7, #24]
            EraseInit.Sector        = sector;
 800094a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800094c:	623b      	str	r3, [r7, #32]
            EraseInit.NbSectors     = 1;
 800094e:	2301      	movs	r3, #1
 8000950:	627b      	str	r3, [r7, #36]	@ 0x24
            EraseInit.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8000952:	2302      	movs	r3, #2
 8000954:	62bb      	str	r3, [r7, #40]	@ 0x28

            logInfo("BL DEBUG MSG: Flash erase sector=%lu (addr=0x%08lX)\n",
 8000956:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000958:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800095a:	4834      	ldr	r0, [pc, #208]	@ (8000a2c <Flash_Write+0x140>)
 800095c:	f002 f814 	bl	8002988 <logInfo>
                    (unsigned long)sector, (unsigned long)currentAddress);

            if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK)
 8000960:	f107 0214 	add.w	r2, r7, #20
 8000964:	f107 0318 	add.w	r3, r7, #24
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f003 f996 	bl	8003c9c <HAL_FLASHEx_Erase>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d009      	beq.n	800098a <Flash_Write+0x9e>
            {
                logInfo("BL ERROR: Flash erase failed! sector=%lu err=0x%08lX\n",
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	461a      	mov	r2, r3
 800097a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800097c:	482c      	ldr	r0, [pc, #176]	@ (8000a30 <Flash_Write+0x144>)
 800097e:	f002 f803 	bl	8002988 <logInfo>
                        (unsigned long)sector, (unsigned long)SectorError);
                HAL_FLASH_Lock();
 8000982:	f003 f83b 	bl	80039fc <HAL_FLASH_Lock>
                return FLASH_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e044      	b.n	8000a14 <Flash_Write+0x128>
            }

            lastErasedSector = sector;
 800098a:	4a27      	ldr	r2, [pc, #156]	@ (8000a28 <Flash_Write+0x13c>)
 800098c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800098e:	6013      	str	r3, [r2, #0]
        }
        uint32_t word = 0xFFFFFFFFU;
 8000990:	f04f 33ff 	mov.w	r3, #4294967295
 8000994:	613b      	str	r3, [r7, #16]
        uint8_t *dst = (uint8_t*)&word;
 8000996:	f107 0310 	add.w	r3, r7, #16
 800099a:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t remaining = Size - offset;
 800099c:	88fa      	ldrh	r2, [r7, #6]
 800099e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t chunk = (remaining >= 4) ? 4 : remaining;
 80009a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a6:	2b04      	cmp	r3, #4
 80009a8:	bf28      	it	cs
 80009aa:	2304      	movcs	r3, #4
 80009ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

        for (uint32_t i = 0; i < chunk; i++)
 80009ae:	2300      	movs	r3, #0
 80009b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80009b2:	e00c      	b.n	80009ce <Flash_Write+0xe2>
        {
            dst[i] = u8Data[offset + i];
 80009b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80009b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009b8:	4413      	add	r3, r2
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	441a      	add	r2, r3
 80009be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80009c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009c2:	440b      	add	r3, r1
 80009c4:	7812      	ldrb	r2, [r2, #0]
 80009c6:	701a      	strb	r2, [r3, #0]
        for (uint32_t i = 0; i < chunk; i++)
 80009c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009ca:	3301      	adds	r3, #1
 80009cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80009ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80009d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d3ee      	bcc.n	80009b4 <Flash_Write+0xc8>
        }

        if (HAL_FLASH_Program(FLASH_PROGRAM_TYPE, currentAddress, word) != HAL_OK)
 80009d6:	693b      	ldr	r3, [r7, #16]
 80009d8:	2200      	movs	r2, #0
 80009da:	461c      	mov	r4, r3
 80009dc:	4615      	mov	r5, r2
 80009de:	4622      	mov	r2, r4
 80009e0:	462b      	mov	r3, r5
 80009e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80009e4:	2002      	movs	r0, #2
 80009e6:	f002 ff95 	bl	8003914 <HAL_FLASH_Program>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d007      	beq.n	8000a00 <Flash_Write+0x114>
        {
            logInfo("BL ERROR: Flash program failed at addr=0x%08lX\n",
 80009f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80009f2:	4810      	ldr	r0, [pc, #64]	@ (8000a34 <Flash_Write+0x148>)
 80009f4:	f001 ffc8 	bl	8002988 <logInfo>
                    (unsigned long)currentAddress);
            HAL_FLASH_Lock();
 80009f8:	f003 f800 	bl	80039fc <HAL_FLASH_Lock>
            return FLASH_ERROR;
 80009fc:	2301      	movs	r3, #1
 80009fe:	e009      	b.n	8000a14 <Flash_Write+0x128>
    for (uint32_t offset = 0; offset < Size; offset += 4)
 8000a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a02:	3304      	adds	r3, #4
 8000a04:	647b      	str	r3, [r7, #68]	@ 0x44
 8000a06:	88fb      	ldrh	r3, [r7, #6]
 8000a08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d38e      	bcc.n	800092c <Flash_Write+0x40>
        }
    }

    HAL_FLASH_Lock();
 8000a0e:	f002 fff5 	bl	80039fc <HAL_FLASH_Lock>
    return FLASH_OK;
 8000a12:	2300      	movs	r3, #0
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3748      	adds	r7, #72	@ 0x48
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a1c:	0801ffff 	.word	0x0801ffff
 8000a20:	08060000 	.word	0x08060000
 8000a24:	0800797c 	.word	0x0800797c
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	080079bc 	.word	0x080079bc
 8000a30:	080079f4 	.word	0x080079f4
 8000a34:	08007a2c 	.word	0x08007a2c

08000a38 <ESP8266_RequestFirmware>:


ESP_Boot ESP8266_RequestFirmware(uint16_t *totalBlocks)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	f5ad 6d5c 	sub.w	sp, sp, #3520	@ 0xdc0
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000a44:	f6a3 53bc 	subw	r3, r3, #3516	@ 0xdbc
 8000a48:	6018      	str	r0, [r3, #0]
    ESP_Handle_t request;
    char getPayload[256];
    request.timeout = 6000;
 8000a4a:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000a4e:	f5a3 634b 	sub.w	r3, r3, #3248	@ 0xcb0
 8000a52:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000a56:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804

    for (uint16_t block = 0; block < *totalBlocks; block++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f8a7 3dbe 	strh.w	r3, [r7, #3518]	@ 0xdbe
 8000a60:	e1e5      	b.n	8000e2e <ESP8266_RequestFirmware+0x3f6>
    {
        uint32_t targetAddress = APP_START_ADDRESS + (block * 512);
 8000a62:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000a66:	025b      	lsls	r3, r3, #9
 8000a68:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8000a6c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8000a70:	f8c7 3db8 	str.w	r3, [r7, #3512]	@ 0xdb8
        logInfo("BL DEBUG MSG: Handling block %d... target=0x%08lX\n",
 8000a74:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000a78:	f8d7 2db8 	ldr.w	r2, [r7, #3512]	@ 0xdb8
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	48d3      	ldr	r0, [pc, #844]	@ (8000dcc <ESP8266_RequestFirmware+0x394>)
 8000a80:	f001 ff82 	bl	8002988 <logInfo>
                block, (unsigned long)targetAddress);

        sprintf(request.cipSendCmd,
 8000a84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a88:	f603 4348 	addw	r3, r3, #3144	@ 0xc48
 8000a8c:	49d0      	ldr	r1, [pc, #832]	@ (8000dd0 <ESP8266_RequestFirmware+0x398>)
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f005 fd4c 	bl	800652c <siprintf>
                "AT+CIPSTART=0,\"TCP\",\"burakozdemir1.pythonanywhere.com\",80\r\n");
        HAL_UART_Transmit(&huart1, (uint8_t*)request.cipSendCmd,
                          strlen(request.cipSendCmd), 1000);
 8000a94:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a98:	f603 4348 	addw	r3, r3, #3144	@ 0xc48
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fbb7 	bl	8000210 <strlen>
 8000aa2:	4603      	mov	r3, r0
        HAL_UART_Transmit(&huart1, (uint8_t*)request.cipSendCmd,
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000aaa:	f603 4148 	addw	r1, r3, #3144	@ 0xc48
 8000aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ab2:	48c8      	ldr	r0, [pc, #800]	@ (8000dd4 <ESP8266_RequestFirmware+0x39c>)
 8000ab4:	f004 f9f8 	bl	8004ea8 <HAL_UART_Transmit>
        HAL_Delay(500);
 8000ab8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000abc:	f002 f9d6 	bl	8002e6c <HAL_Delay>

        request.httpPayloadLength = sprintf(getPayload,
 8000ac0:	f8b7 2dbe 	ldrh.w	r2, [r7, #3518]	@ 0xdbe
 8000ac4:	f107 0310 	add.w	r3, r7, #16
 8000ac8:	49c3      	ldr	r1, [pc, #780]	@ (8000dd8 <ESP8266_RequestFirmware+0x3a0>)
 8000aca:	4618      	mov	r0, r3
 8000acc:	f005 fd2e 	bl	800652c <siprintf>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000ad8:	f5a3 634b 	sub.w	r3, r3, #3248	@ 0xcb0
 8000adc:	801a      	strh	r2, [r3, #0]
            "GET /get_block?block=%d HTTP/1.1\r\n"
            "Host: burakozdemir1.pythonanywhere.com\r\n"
            "Connection: close\r\n"
            "\r\n", block);

        sprintf(request.cipSendCmd, "AT+CIPSEND=0,%d\r\n", request.httpPayloadLength);
 8000ade:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000ae2:	f5a3 634b 	sub.w	r3, r3, #3248	@ 0xcb0
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000aee:	f603 4348 	addw	r3, r3, #3144	@ 0xc48
 8000af2:	49ba      	ldr	r1, [pc, #744]	@ (8000ddc <ESP8266_RequestFirmware+0x3a4>)
 8000af4:	4618      	mov	r0, r3
 8000af6:	f005 fd19 	bl	800652c <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)request.cipSendCmd,
                          strlen(request.cipSendCmd), 1000);
 8000afa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000afe:	f603 4348 	addw	r3, r3, #3144	@ 0xc48
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff fb84 	bl	8000210 <strlen>
 8000b08:	4603      	mov	r3, r0
        HAL_UART_Transmit(&huart1, (uint8_t*)request.cipSendCmd,
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b10:	f603 4148 	addw	r1, r3, #3144	@ 0xc48
 8000b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b18:	48ae      	ldr	r0, [pc, #696]	@ (8000dd4 <ESP8266_RequestFirmware+0x39c>)
 8000b1a:	f004 f9c5 	bl	8004ea8 <HAL_UART_Transmit>
        HAL_Delay(200);
 8000b1e:	20c8      	movs	r0, #200	@ 0xc8
 8000b20:	f002 f9a4 	bl	8002e6c <HAL_Delay>

        HAL_UART_Transmit(&huart1, (uint8_t*)getPayload,
 8000b24:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000b28:	f5a3 634b 	sub.w	r3, r3, #3248	@ 0xcb0
 8000b2c:	881a      	ldrh	r2, [r3, #0]
 8000b2e:	f107 0110 	add.w	r1, r7, #16
 8000b32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b36:	48a7      	ldr	r0, [pc, #668]	@ (8000dd4 <ESP8266_RequestFirmware+0x39c>)
 8000b38:	f004 f9b6 	bl	8004ea8 <HAL_UART_Transmit>
                          request.httpPayloadLength, 1000);
        logInfo("BL DEBUG MSG: GET sent for block %d\n", block);
 8000b3c:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000b40:	4619      	mov	r1, r3
 8000b42:	48a7      	ldr	r0, [pc, #668]	@ (8000de0 <ESP8266_RequestFirmware+0x3a8>)
 8000b44:	f001 ff20 	bl	8002988 <logInfo>

        memset(request.rxBuffer, 0, sizeof(request.rxBuffer));
 8000b48:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b4c:	3302      	adds	r3, #2
 8000b4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f005 fd85 	bl	8006664 <memset>
        uint32_t start_time = HAL_GetTick();
 8000b5a:	f002 f97b 	bl	8002e54 <HAL_GetTick>
 8000b5e:	f8c7 0db4 	str.w	r0, [r7, #3508]	@ 0xdb4
        uint16_t index = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	f8a7 3dbc 	strh.w	r3, [r7, #3516]	@ 0xdbc
        uint8_t ch;

        while (HAL_GetTick() - start_time < request.timeout &&
 8000b68:	e01a      	b.n	8000ba0 <ESP8266_RequestFirmware+0x168>
               index < sizeof(request.rxBuffer) - 1)
        {
            if (HAL_UART_Receive(&huart1, &ch, 1, 50) == HAL_OK)
 8000b6a:	f107 010f 	add.w	r1, r7, #15
 8000b6e:	2332      	movs	r3, #50	@ 0x32
 8000b70:	2201      	movs	r2, #1
 8000b72:	4898      	ldr	r0, [pc, #608]	@ (8000dd4 <ESP8266_RequestFirmware+0x39c>)
 8000b74:	f004 fa23 	bl	8004fbe <HAL_UART_Receive>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d110      	bne.n	8000ba0 <ESP8266_RequestFirmware+0x168>
            {
                request.rxBuffer[index++] = ch;
 8000b7e:	f8b7 3dbc 	ldrh.w	r3, [r7, #3516]	@ 0xdbc
 8000b82:	1c5a      	adds	r2, r3, #1
 8000b84:	f8a7 2dbc 	strh.w	r2, [r7, #3516]	@ 0xdbc
 8000b88:	4619      	mov	r1, r3
 8000b8a:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000b8e:	f6a3 53b1 	subw	r3, r3, #3505	@ 0xdb1
 8000b92:	781a      	ldrb	r2, [r3, #0]
 8000b94:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000b98:	f5a3 634b 	sub.w	r3, r3, #3248	@ 0xcb0
 8000b9c:	440b      	add	r3, r1
 8000b9e:	709a      	strb	r2, [r3, #2]
        while (HAL_GetTick() - start_time < request.timeout &&
 8000ba0:	f002 f958 	bl	8002e54 <HAL_GetTick>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	f8d7 3db4 	ldr.w	r3, [r7, #3508]	@ 0xdb4
 8000baa:	1ad2      	subs	r2, r2, r3
 8000bac:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000bb0:	f5a3 634b 	sub.w	r3, r3, #3248	@ 0xcb0
 8000bb4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d205      	bcs.n	8000bc8 <ESP8266_RequestFirmware+0x190>
 8000bbc:	f8b7 3dbc 	ldrh.w	r3, [r7, #3516]	@ 0xdbc
 8000bc0:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d9d0      	bls.n	8000b6a <ESP8266_RequestFirmware+0x132>
            }
        }
        request.rxBuffer[index] = '\0';
 8000bc8:	f8b7 3dbc 	ldrh.w	r3, [r7, #3516]	@ 0xdbc
 8000bcc:	f507 625c 	add.w	r2, r7, #3520	@ 0xdc0
 8000bd0:	f5a2 624b 	sub.w	r2, r2, #3248	@ 0xcb0
 8000bd4:	4413      	add	r3, r2
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	709a      	strb	r2, [r3, #2]

        char* ipdStart = strstr((char*)request.rxBuffer, "+IPD,0,");
 8000bda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000bde:	3302      	adds	r3, #2
 8000be0:	4980      	ldr	r1, [pc, #512]	@ (8000de4 <ESP8266_RequestFirmware+0x3ac>)
 8000be2:	4618      	mov	r0, r3
 8000be4:	f005 fd66 	bl	80066b4 <strstr>
 8000be8:	f8c7 0db0 	str.w	r0, [r7, #3504]	@ 0xdb0
        if (!ipdStart)
 8000bec:	f8d7 3db0 	ldr.w	r3, [r7, #3504]	@ 0xdb0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d107      	bne.n	8000c04 <ESP8266_RequestFirmware+0x1cc>
        {
            logInfo("BL ERROR: +IPD header not found in block %d!\n", block);
 8000bf4:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	487b      	ldr	r0, [pc, #492]	@ (8000de8 <ESP8266_RequestFirmware+0x3b0>)
 8000bfc:	f001 fec4 	bl	8002988 <logInfo>
            return ESP_STATUS_METADATA_FAIL;
 8000c00:	230b      	movs	r3, #11
 8000c02:	e120      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
        }

        int ipdLen = 0;
 8000c04:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000c08:	f6a3 53b8 	subw	r3, r3, #3512	@ 0xdb8
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
        if (sscanf(ipdStart, "+IPD,0,%d:", &ipdLen) != 1 ||
 8000c10:	f107 0308 	add.w	r3, r7, #8
 8000c14:	461a      	mov	r2, r3
 8000c16:	4975      	ldr	r1, [pc, #468]	@ (8000dec <ESP8266_RequestFirmware+0x3b4>)
 8000c18:	f8d7 0db0 	ldr.w	r0, [r7, #3504]	@ 0xdb0
 8000c1c:	f005 fca8 	bl	8006570 <siscanf>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d10f      	bne.n	8000c46 <ESP8266_RequestFirmware+0x20e>
            ipdLen <= 0 || ipdLen > 1500)
 8000c26:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000c2a:	f6a3 53b8 	subw	r3, r3, #3512	@ 0xdb8
 8000c2e:	681b      	ldr	r3, [r3, #0]
        if (sscanf(ipdStart, "+IPD,0,%d:", &ipdLen) != 1 ||
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	dd08      	ble.n	8000c46 <ESP8266_RequestFirmware+0x20e>
            ipdLen <= 0 || ipdLen > 1500)
 8000c34:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000c38:	f6a3 53b8 	subw	r3, r3, #3512	@ 0xdb8
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000c42:	4293      	cmp	r3, r2
 8000c44:	dd07      	ble.n	8000c56 <ESP8266_RequestFirmware+0x21e>
        {
            logInfo("BL ERROR: Invalid IPD length in block %d!\n", block);
 8000c46:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4868      	ldr	r0, [pc, #416]	@ (8000df0 <ESP8266_RequestFirmware+0x3b8>)
 8000c4e:	f001 fe9b 	bl	8002988 <logInfo>
            return ESP_STATUS_METADATA_FAIL;
 8000c52:	230b      	movs	r3, #11
 8000c54:	e0f7      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
        }

        char* dataStart = strchr(ipdStart, ':');
 8000c56:	213a      	movs	r1, #58	@ 0x3a
 8000c58:	f8d7 0db0 	ldr.w	r0, [r7, #3504]	@ 0xdb0
 8000c5c:	f005 fd0a 	bl	8006674 <strchr>
 8000c60:	f8c7 0dac 	str.w	r0, [r7, #3500]	@ 0xdac
        if (!dataStart)
 8000c64:	f8d7 3dac 	ldr.w	r3, [r7, #3500]	@ 0xdac
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d107      	bne.n	8000c7c <ESP8266_RequestFirmware+0x244>
        {
            logInfo("BL ERROR: ':' not found after +IPD in block %d!\n", block);
 8000c6c:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000c70:	4619      	mov	r1, r3
 8000c72:	4860      	ldr	r0, [pc, #384]	@ (8000df4 <ESP8266_RequestFirmware+0x3bc>)
 8000c74:	f001 fe88 	bl	8002988 <logInfo>
            return ESP_STATUS_METADATA_FAIL;
 8000c78:	230b      	movs	r3, #11
 8000c7a:	e0e4      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
        }
        dataStart++;
 8000c7c:	f8d7 3dac 	ldr.w	r3, [r7, #3500]	@ 0xdac
 8000c80:	3301      	adds	r3, #1
 8000c82:	f8c7 3dac 	str.w	r3, [r7, #3500]	@ 0xdac

        char* binDataStart = strstr(dataStart, "\r\n\r\n");
 8000c86:	495c      	ldr	r1, [pc, #368]	@ (8000df8 <ESP8266_RequestFirmware+0x3c0>)
 8000c88:	f8d7 0dac 	ldr.w	r0, [r7, #3500]	@ 0xdac
 8000c8c:	f005 fd12 	bl	80066b4 <strstr>
 8000c90:	f8c7 0da8 	str.w	r0, [r7, #3496]	@ 0xda8
        if (!binDataStart)
 8000c94:	f8d7 3da8 	ldr.w	r3, [r7, #3496]	@ 0xda8
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d107      	bne.n	8000cac <ESP8266_RequestFirmware+0x274>
        {
            logInfo("BL ERROR: HTTP header end not found in block %d!\n", block);
 8000c9c:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4856      	ldr	r0, [pc, #344]	@ (8000dfc <ESP8266_RequestFirmware+0x3c4>)
 8000ca4:	f001 fe70 	bl	8002988 <logInfo>
            return ESP_STATUS_METADATA_FAIL;
 8000ca8:	230b      	movs	r3, #11
 8000caa:	e0cc      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
        }
        binDataStart += 4;
 8000cac:	f8d7 3da8 	ldr.w	r3, [r7, #3496]	@ 0xda8
 8000cb0:	3304      	adds	r3, #4
 8000cb2:	f8c7 3da8 	str.w	r3, [r7, #3496]	@ 0xda8

        int binLen = ipdLen - (int)(binDataStart - dataStart);
 8000cb6:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000cba:	f6a3 53b8 	subw	r3, r3, #3512	@ 0xdb8
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	f8d7 1da8 	ldr.w	r1, [r7, #3496]	@ 0xda8
 8000cc4:	f8d7 3dac 	ldr.w	r3, [r7, #3500]	@ 0xdac
 8000cc8:	1acb      	subs	r3, r1, r3
 8000cca:	1ad3      	subs	r3, r2, r3
 8000ccc:	f8c7 3da4 	str.w	r3, [r7, #3492]	@ 0xda4
        if (binLen < 4 || binLen > 516)
 8000cd0:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000cd4:	2b03      	cmp	r3, #3
 8000cd6:	dd04      	ble.n	8000ce2 <ESP8266_RequestFirmware+0x2aa>
 8000cd8:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000cdc:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8000ce0:	dd09      	ble.n	8000cf6 <ESP8266_RequestFirmware+0x2be>
        {
            logInfo("BL DEBUG MSG: Invalid binLen in block %d! binLen=%d\n",
 8000ce2:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000ce6:	f8d7 2da4 	ldr.w	r2, [r7, #3492]	@ 0xda4
 8000cea:	4619      	mov	r1, r3
 8000cec:	4844      	ldr	r0, [pc, #272]	@ (8000e00 <ESP8266_RequestFirmware+0x3c8>)
 8000cee:	f001 fe4b 	bl	8002988 <logInfo>
                    block, binLen);
            return ESP_STATUS_METADATA_FAIL;
 8000cf2:	230b      	movs	r3, #11
 8000cf4:	e0a7      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
        }

        uint32_t expectedCRC =
            ((uint32_t)(uint8_t)binDataStart[binLen - 4] << 24) |
 8000cf6:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000cfa:	3b04      	subs	r3, #4
 8000cfc:	f8d7 2da8 	ldr.w	r2, [r7, #3496]	@ 0xda8
 8000d00:	4413      	add	r3, r2
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	061a      	lsls	r2, r3, #24
            ((uint32_t)(uint8_t)binDataStart[binLen - 3] << 16) |
 8000d06:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000d0a:	3b03      	subs	r3, #3
 8000d0c:	f8d7 1da8 	ldr.w	r1, [r7, #3496]	@ 0xda8
 8000d10:	440b      	add	r3, r1
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	041b      	lsls	r3, r3, #16
            ((uint32_t)(uint8_t)binDataStart[binLen - 4] << 24) |
 8000d16:	431a      	orrs	r2, r3
            ((uint32_t)(uint8_t)binDataStart[binLen - 2] << 8)  |
 8000d18:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000d1c:	3b02      	subs	r3, #2
 8000d1e:	f8d7 1da8 	ldr.w	r1, [r7, #3496]	@ 0xda8
 8000d22:	440b      	add	r3, r1
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	021b      	lsls	r3, r3, #8
            ((uint32_t)(uint8_t)binDataStart[binLen - 3] << 16) |
 8000d28:	4313      	orrs	r3, r2
            ((uint32_t)(uint8_t)binDataStart[binLen - 1] << 0);
 8000d2a:	f8d7 2da4 	ldr.w	r2, [r7, #3492]	@ 0xda4
 8000d2e:	3a01      	subs	r2, #1
 8000d30:	f8d7 1da8 	ldr.w	r1, [r7, #3496]	@ 0xda8
 8000d34:	440a      	add	r2, r1
 8000d36:	7812      	ldrb	r2, [r2, #0]
        uint32_t expectedCRC =
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	f8c7 3da0 	str.w	r3, [r7, #3488]	@ 0xda0

        logInfo("BL DEBUG MSG: CRC Block %d - Expected CRC from server: 0x%08lX\n",
 8000d3e:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000d42:	f8d7 2da0 	ldr.w	r2, [r7, #3488]	@ 0xda0
 8000d46:	4619      	mov	r1, r3
 8000d48:	482e      	ldr	r0, [pc, #184]	@ (8000e04 <ESP8266_RequestFirmware+0x3cc>)
 8000d4a:	f001 fe1d 	bl	8002988 <logInfo>
                block, (unsigned long)expectedCRC);

        uint32_t calculatedCRC = ESP8266_CalculateCRC(
            (uint8_t*)binDataStart, (uint32_t)(binLen - 4));
 8000d4e:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000d52:	3b04      	subs	r3, #4
        uint32_t calculatedCRC = ESP8266_CalculateCRC(
 8000d54:	4619      	mov	r1, r3
 8000d56:	f8d7 0da8 	ldr.w	r0, [r7, #3496]	@ 0xda8
 8000d5a:	f000 f87b 	bl	8000e54 <ESP8266_CalculateCRC>
 8000d5e:	f8c7 0d9c 	str.w	r0, [r7, #3484]	@ 0xd9c

        if (expectedCRC != calculatedCRC)
 8000d62:	f8d7 2da0 	ldr.w	r2, [r7, #3488]	@ 0xda0
 8000d66:	f8d7 3d9c 	ldr.w	r3, [r7, #3484]	@ 0xd9c
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d00a      	beq.n	8000d84 <ESP8266_RequestFirmware+0x34c>
        {
            logInfo("BL ERROR: CRC mismatch at block %d! exp=0x%08lX calc=0x%08lX\n",
 8000d6e:	f8b7 1dbe 	ldrh.w	r1, [r7, #3518]	@ 0xdbe
 8000d72:	f8d7 3d9c 	ldr.w	r3, [r7, #3484]	@ 0xd9c
 8000d76:	f8d7 2da0 	ldr.w	r2, [r7, #3488]	@ 0xda0
 8000d7a:	4823      	ldr	r0, [pc, #140]	@ (8000e08 <ESP8266_RequestFirmware+0x3d0>)
 8000d7c:	f001 fe04 	bl	8002988 <logInfo>
                    block, (unsigned long)expectedCRC, (unsigned long)calculatedCRC);
            return ESP_STATUS_METADATA_FAIL;
 8000d80:	230b      	movs	r3, #11
 8000d82:	e060      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
        }

        logInfo("BL DEBUG MSG: CRC OK for block %d\n", block);
 8000d84:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4820      	ldr	r0, [pc, #128]	@ (8000e0c <ESP8266_RequestFirmware+0x3d4>)
 8000d8c:	f001 fdfc 	bl	8002988 <logInfo>

        FlashStatus_t status = Flash_Write(targetAddress,
 8000d90:	f8d7 3da4 	ldr.w	r3, [r7, #3492]	@ 0xda4
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	3b04      	subs	r3, #4
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	f8d7 1da8 	ldr.w	r1, [r7, #3496]	@ 0xda8
 8000da0:	f8d7 0db8 	ldr.w	r0, [r7, #3512]	@ 0xdb8
 8000da4:	f7ff fda2 	bl	80008ec <Flash_Write>
 8000da8:	4603      	mov	r3, r0
 8000daa:	f887 3d9b 	strb.w	r3, [r7, #3483]	@ 0xd9b
                                           (uint8_t*)binDataStart,
                                           (uint16_t)(binLen - 4));
        if (status != FLASH_OK)
 8000dae:	f897 3d9b 	ldrb.w	r3, [r7, #3483]	@ 0xd9b
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d02e      	beq.n	8000e14 <ESP8266_RequestFirmware+0x3dc>
        {
            logInfo("BL ERROR: Flash write failed at block %d, addr 0x%08lX\n",
 8000db6:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000dba:	f8d7 2db8 	ldr.w	r2, [r7, #3512]	@ 0xdb8
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4813      	ldr	r0, [pc, #76]	@ (8000e10 <ESP8266_RequestFirmware+0x3d8>)
 8000dc2:	f001 fde1 	bl	8002988 <logInfo>
                    block, (unsigned long)targetAddress);
            return ESP_STATUS_METADATA_FAIL;
 8000dc6:	230b      	movs	r3, #11
 8000dc8:	e03d      	b.n	8000e46 <ESP8266_RequestFirmware+0x40e>
 8000dca:	bf00      	nop
 8000dcc:	08007a5c 	.word	0x08007a5c
 8000dd0:	08007a90 	.word	0x08007a90
 8000dd4:	20001324 	.word	0x20001324
 8000dd8:	08007acc 	.word	0x08007acc
 8000ddc:	08007840 	.word	0x08007840
 8000de0:	08007b2c 	.word	0x08007b2c
 8000de4:	08007854 	.word	0x08007854
 8000de8:	08007b54 	.word	0x08007b54
 8000dec:	08007894 	.word	0x08007894
 8000df0:	08007b84 	.word	0x08007b84
 8000df4:	08007bb0 	.word	0x08007bb0
 8000df8:	08007be4 	.word	0x08007be4
 8000dfc:	08007bec 	.word	0x08007bec
 8000e00:	08007c20 	.word	0x08007c20
 8000e04:	08007c58 	.word	0x08007c58
 8000e08:	08007c98 	.word	0x08007c98
 8000e0c:	08007cd8 	.word	0x08007cd8
 8000e10:	08007cfc 	.word	0x08007cfc
        }

        logInfo("BL DEBUG MSG: Block %d written to 0x%08lX\n",
 8000e14:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000e18:	f8d7 2db8 	ldr.w	r2, [r7, #3512]	@ 0xdb8
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	480c      	ldr	r0, [pc, #48]	@ (8000e50 <ESP8266_RequestFirmware+0x418>)
 8000e20:	f001 fdb2 	bl	8002988 <logInfo>
    for (uint16_t block = 0; block < *totalBlocks; block++)
 8000e24:	f8b7 3dbe 	ldrh.w	r3, [r7, #3518]	@ 0xdbe
 8000e28:	3301      	adds	r3, #1
 8000e2a:	f8a7 3dbe 	strh.w	r3, [r7, #3518]	@ 0xdbe
 8000e2e:	f507 635c 	add.w	r3, r7, #3520	@ 0xdc0
 8000e32:	f6a3 53bc 	subw	r3, r3, #3516	@ 0xdbc
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	881b      	ldrh	r3, [r3, #0]
 8000e3a:	f8b7 2dbe 	ldrh.w	r2, [r7, #3518]	@ 0xdbe
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	f4ff ae0f 	bcc.w	8000a62 <ESP8266_RequestFirmware+0x2a>
                block, (unsigned long)targetAddress);
    }

    return ESP_STATUS_METADATA_SUCCESS;
 8000e44:	230c      	movs	r3, #12
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	f507 675c 	add.w	r7, r7, #3520	@ 0xdc0
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	08007d34 	.word	0x08007d34

08000e54 <ESP8266_CalculateCRC>:


uint32_t ESP8266_CalculateCRC(const uint8_t *data, uint32_t length)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
    uint32_t crc  = 0xFFFFFFFFU;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e62:	617b      	str	r3, [r7, #20]
    uint32_t poly = 0x04C11DB7U;
 8000e64:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <ESP8266_CalculateCRC+0x78>)
 8000e66:	60bb      	str	r3, [r7, #8]

    for (uint32_t i = 0; i < length; i++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	613b      	str	r3, [r7, #16]
 8000e6c:	e01f      	b.n	8000eae <ESP8266_CalculateCRC+0x5a>
    {
        crc ^= ((uint32_t)data[i]) << 24;
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	4413      	add	r3, r2
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	061b      	lsls	r3, r3, #24
 8000e78:	697a      	ldr	r2, [r7, #20]
 8000e7a:	4053      	eors	r3, r2
 8000e7c:	617b      	str	r3, [r7, #20]

        for (uint8_t bit = 0; bit < 8; bit++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73fb      	strb	r3, [r7, #15]
 8000e82:	e00e      	b.n	8000ea2 <ESP8266_CalculateCRC+0x4e>
        {
            if (crc & 0x80000000U)
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	da05      	bge.n	8000e96 <ESP8266_CalculateCRC+0x42>
            {
                crc = (crc << 1) ^ poly;
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	4053      	eors	r3, r2
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	e002      	b.n	8000e9c <ESP8266_CalculateCRC+0x48>
            }
            else
            {
                crc <<= 1;
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	617b      	str	r3, [r7, #20]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000e9c:	7bfb      	ldrb	r3, [r7, #15]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	73fb      	strb	r3, [r7, #15]
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
 8000ea4:	2b07      	cmp	r3, #7
 8000ea6:	d9ed      	bls.n	8000e84 <ESP8266_CalculateCRC+0x30>
    for (uint32_t i = 0; i < length; i++)
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	613b      	str	r3, [r7, #16]
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d3db      	bcc.n	8000e6e <ESP8266_CalculateCRC+0x1a>
        }
    }

    crc &= 0xFFFFFFFFU;

    logInfo("BL DEBUG MSG: Calculated CRC over %lu bytes: 0x%08lX\n",
 8000eb6:	697a      	ldr	r2, [r7, #20]
 8000eb8:	6839      	ldr	r1, [r7, #0]
 8000eba:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <ESP8266_CalculateCRC+0x7c>)
 8000ebc:	f001 fd64 	bl	8002988 <logInfo>
            (unsigned long)length, (unsigned long)crc);

    return crc;
 8000ec0:	697b      	ldr	r3, [r7, #20]
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3718      	adds	r7, #24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	04c11db7 	.word	0x04c11db7
 8000ed0:	08007d60 	.word	0x08007d60

08000ed4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ed8:	f3bf 8f4f 	dsb	sy
}
 8000edc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <__NVIC_SystemReset+0x24>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000ee6:	4904      	ldr	r1, [pc, #16]	@ (8000ef8 <__NVIC_SystemReset+0x24>)
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_SystemReset+0x28>)
 8000eea:	4313      	orrs	r3, r2
 8000eec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000eee:	f3bf 8f4f 	dsb	sy
}
 8000ef2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <__NVIC_SystemReset+0x20>
 8000ef8:	e000ed00 	.word	0xe000ed00
 8000efc:	05fa0004 	.word	0x05fa0004

08000f00 <bootloader_jump_to_user_application>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void bootloader_jump_to_user_application(void) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
	void (*bootloader_application_reset_handler)(void);
	logInfo("BL DEBUG MSG:Jumping to user application...\n");
 8000f06:	4811      	ldr	r0, [pc, #68]	@ (8000f4c <bootloader_jump_to_user_application+0x4c>)
 8000f08:	f001 fd3e 	bl	8002988 <logInfo>
	uint32_t mspValue = *(volatile uint32_t*) APP_START_ADDRESS;
 8000f0c:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <bootloader_jump_to_user_application+0x50>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	60fb      	str	r3, [r7, #12]
	logInfo("BL DEBUG MSG:MSP Value %#x\n", mspValue);
 8000f12:	68f9      	ldr	r1, [r7, #12]
 8000f14:	480f      	ldr	r0, [pc, #60]	@ (8000f54 <bootloader_jump_to_user_application+0x54>)
 8000f16:	f001 fd37 	bl	8002988 <logInfo>
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	f383 8808 	msr	MSP, r3
}
 8000f24:	bf00      	nop
	__set_MSP(mspValue);

	resetValue = *(volatile uint32_t*) (APP_START_ADDRESS + 4);
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <bootloader_jump_to_user_application+0x58>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8000f5c <bootloader_jump_to_user_application+0x5c>)
 8000f2c:	6013      	str	r3, [r2, #0]
	logInfo("BL DEBUG MSG:Reset Value %#x\n", resetValue);
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <bootloader_jump_to_user_application+0x5c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4619      	mov	r1, r3
 8000f34:	480a      	ldr	r0, [pc, #40]	@ (8000f60 <bootloader_jump_to_user_application+0x60>)
 8000f36:	f001 fd27 	bl	8002988 <logInfo>

	bootloader_application_reset_handler = (void*) resetValue;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <bootloader_jump_to_user_application+0x5c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	60bb      	str	r3, [r7, #8]

	bootloader_application_reset_handler();
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	4798      	blx	r3

}
 8000f44:	bf00      	nop
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	08007d98 	.word	0x08007d98
 8000f50:	08020000 	.word	0x08020000
 8000f54:	08007dc8 	.word	0x08007dc8
 8000f58:	08020004 	.word	0x08020004
 8000f5c:	20001318 	.word	0x20001318
 8000f60:	08007de4 	.word	0x08007de4

08000f64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	f6ad 6d38 	subw	sp, sp, #3640	@ 0xe38
 8000f6a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6c:	f001 ff0c 	bl	8002d88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f70:	f000 f9da 	bl	8001328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f74:	f000 fac0 	bl	80014f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f78:	f000 fa9e 	bl	80014b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f7c:	f000 fa72 	bl	8001464 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000f80:	f000 fa46 	bl	8001410 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000f84:	f000 fa30 	bl	80013e8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
	nvsesp_sendAtCommand("AT+RST", 1000);
 8000f88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f8c:	48c0      	ldr	r0, [pc, #768]	@ (8001290 <main+0x32c>)
 8000f8e:	f001 fb9d 	bl	80026cc <nvsesp_sendAtCommand>
	nvsesp_sendAtCommand("ATE0", 1000);
 8000f92:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f96:	48bf      	ldr	r0, [pc, #764]	@ (8001294 <main+0x330>)
 8000f98:	f001 fb98 	bl	80026cc <nvsesp_sendAtCommand>
	nvsesp_sendAtCommand("AT+CWMODE=3", 1000);
 8000f9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000fa0:	48bd      	ldr	r0, [pc, #756]	@ (8001298 <main+0x334>)
 8000fa2:	f001 fb93 	bl	80026cc <nvsesp_sendAtCommand>
	nvsesp_sendAtCommand("AT+CWSAP=\"BURAK123\",\"12345678\",5,3", 2000);
 8000fa6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000faa:	48bc      	ldr	r0, [pc, #752]	@ (800129c <main+0x338>)
 8000fac:	f001 fb8e 	bl	80026cc <nvsesp_sendAtCommand>
	nvsesp_sendAtCommand("AT+CWQAP", 1000);
 8000fb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000fb4:	48ba      	ldr	r0, [pc, #744]	@ (80012a0 <main+0x33c>)
 8000fb6:	f001 fb89 	bl	80026cc <nvsesp_sendAtCommand>
	char cmd[128];
	logInfo("WiFi join OK (%s)\r\n", g_nv_cfg.ssid);
 8000fba:	49ba      	ldr	r1, [pc, #744]	@ (80012a4 <main+0x340>)
 8000fbc:	48ba      	ldr	r0, [pc, #744]	@ (80012a8 <main+0x344>)
 8000fbe:	f001 fce3 	bl	8002988 <logInfo>
	snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"", g_nv_cfg.ssid, g_nv_cfg.pass);
 8000fc2:	f607 50a8 	addw	r0, r7, #3496	@ 0xda8
 8000fc6:	4bb9      	ldr	r3, [pc, #740]	@ (80012ac <main+0x348>)
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	4bb6      	ldr	r3, [pc, #728]	@ (80012a4 <main+0x340>)
 8000fcc:	4ab8      	ldr	r2, [pc, #736]	@ (80012b0 <main+0x34c>)
 8000fce:	2180      	movs	r1, #128	@ 0x80
 8000fd0:	f005 fa76 	bl	80064c0 <sniprintf>

	if (nvsesp_sendAtCommand(cmd,3000) == NS_ESP_STATUS_SUCCESS) {
 8000fd4:	f607 53a8 	addw	r3, r7, #3496	@ 0xda8
 8000fd8:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f001 fb75 	bl	80026cc <nvsesp_sendAtCommand>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b0e      	cmp	r3, #14
 8000fe6:	f040 812e 	bne.w	8001246 <main+0x2e2>
		logInfo("wifi success\n");
 8000fea:	48b2      	ldr	r0, [pc, #712]	@ (80012b4 <main+0x350>)
 8000fec:	f001 fccc 	bl	8002988 <logInfo>
		nvsesp_sendAtCommand("AT+CIPMUX=1", 1000);
 8000ff0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ff4:	48b0      	ldr	r0, [pc, #704]	@ (80012b8 <main+0x354>)
 8000ff6:	f001 fb69 	bl	80026cc <nvsesp_sendAtCommand>

		if (nvsesp_sendAtCommand(
 8000ffa:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000ffe:	48af      	ldr	r0, [pc, #700]	@ (80012bc <main+0x358>)
 8001000:	f001 fb64 	bl	80026cc <nvsesp_sendAtCommand>
 8001004:	4603      	mov	r3, r0
 8001006:	2b0e      	cmp	r3, #14
 8001008:	f040 80e3 	bne.w	80011d2 <main+0x26e>
				"AT+CIPSTART=0,\"TCP\",\"burakozdemir1.pythonanywhere.com\",80",
				2000) == NS_ESP_STATUS_SUCCESS) {
			char httpRequest[256];
			sprintf(httpRequest, "GET /version HTTP/1.1\r\n"
 800100c:	f107 0320 	add.w	r3, r7, #32
 8001010:	49ab      	ldr	r1, [pc, #684]	@ (80012c0 <main+0x35c>)
 8001012:	4618      	mov	r0, r3
 8001014:	f005 fa8a 	bl	800652c <siprintf>
					"Host: burakozdemir1.pythonanywhere.com\r\n"
					"Connection: close\r\n"
					"\r\n");

			char cipSendCmd[32];
			sprintf(cipSendCmd, "AT+CIPSEND=0,%d", strlen(httpRequest));
 8001018:	f107 0320 	add.w	r3, r7, #32
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff f8f7 	bl	8000210 <strlen>
 8001022:	4602      	mov	r2, r0
 8001024:	463b      	mov	r3, r7
 8001026:	49a7      	ldr	r1, [pc, #668]	@ (80012c4 <main+0x360>)
 8001028:	4618      	mov	r0, r3
 800102a:	f005 fa7f 	bl	800652c <siprintf>
			nvsesp_sendAtCommand(cipSendCmd, 2000);
 800102e:	463b      	mov	r3, r7
 8001030:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001034:	4618      	mov	r0, r3
 8001036:	f001 fb49 	bl	80026cc <nvsesp_sendAtCommand>


			ESP_Handle_t espWifi;

			uint8_t ATisOK = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	f887 3e2f 	strb.w	r3, [r7, #3631]	@ 0xe2f
			espWifi.timeout = 6000;
 8001040:	f507 6363 	add.w	r3, r7, #3632	@ 0xe30
 8001044:	f5a3 6351 	sub.w	r3, r3, #3344	@ 0xd10
 8001048:	f241 7270 	movw	r2, #6000	@ 0x1770
 800104c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804

			while (!ATisOK) {
 8001050:	bf00      	nop
 8001052:	f897 3e2f 	ldrb.w	r3, [r7, #3631]	@ 0xe2f
 8001056:	2b00      	cmp	r3, #0
 8001058:	d163      	bne.n	8001122 <main+0x1be>

				memset(espWifi.rxBuffer, 0, sizeof(espWifi.rxBuffer));
 800105a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800105e:	3302      	adds	r3, #2
 8001060:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f005 fafc 	bl	8006664 <memset>

				if (HAL_UART_Transmit(&huart1, (uint8_t*) httpRequest,
						strlen(httpRequest), 2000) != HAL_OK) {
 800106c:	f107 0320 	add.w	r3, r7, #32
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff f8cd 	bl	8000210 <strlen>
 8001076:	4603      	mov	r3, r0
				if (HAL_UART_Transmit(&huart1, (uint8_t*) httpRequest,
 8001078:	b29a      	uxth	r2, r3
 800107a:	f107 0120 	add.w	r1, r7, #32
 800107e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001082:	4891      	ldr	r0, [pc, #580]	@ (80012c8 <main+0x364>)
 8001084:	f003 ff10 	bl	8004ea8 <HAL_UART_Transmit>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d003      	beq.n	8001096 <main+0x132>
					logInfo(
 800108e:	488f      	ldr	r0, [pc, #572]	@ (80012cc <main+0x368>)
 8001090:	f001 fc7a 	bl	8002988 <logInfo>
							"BL ERROR: Failed to transmit AT+CIPCLOSE command!\n");
					break;
 8001094:	e045      	b.n	8001122 <main+0x1be>
				}

				uint32_t start_time = HAL_GetTick();
 8001096:	f001 fedd 	bl	8002e54 <HAL_GetTick>
 800109a:	f8c7 0e28 	str.w	r0, [r7, #3624]	@ 0xe28
				while (HAL_UART_Receive(&huart1, (uint8_t*) espWifi.rxBuffer,
 800109e:	e00d      	b.n	80010bc <main+0x158>
						sizeof(espWifi.rxBuffer), espWifi.timeout) != HAL_OK) {
					if (HAL_GetTick() - start_time >= espWifi.timeout)
 80010a0:	f001 fed8 	bl	8002e54 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	f8d7 3e28 	ldr.w	r3, [r7, #3624]	@ 0xe28
 80010aa:	1ad2      	subs	r2, r2, r3
 80010ac:	f507 6363 	add.w	r3, r7, #3632	@ 0xe30
 80010b0:	f5a3 6351 	sub.w	r3, r3, #3344	@ 0xd10
 80010b4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d212      	bcs.n	80010e2 <main+0x17e>
				while (HAL_UART_Receive(&huart1, (uint8_t*) espWifi.rxBuffer,
 80010bc:	f507 6363 	add.w	r3, r7, #3632	@ 0xe30
 80010c0:	f5a3 6351 	sub.w	r3, r3, #3344	@ 0xd10
 80010c4:	f8d3 2804 	ldr.w	r2, [r3, #2052]	@ 0x804
 80010c8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010cc:	1c99      	adds	r1, r3, #2
 80010ce:	4613      	mov	r3, r2
 80010d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010d4:	487c      	ldr	r0, [pc, #496]	@ (80012c8 <main+0x364>)
 80010d6:	f003 ff72 	bl	8004fbe <HAL_UART_Receive>
 80010da:	4603      	mov	r3, r0
						sizeof(espWifi.rxBuffer), espWifi.timeout) != HAL_OK) {
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d1df      	bne.n	80010a0 <main+0x13c>
 80010e0:	e000      	b.n	80010e4 <main+0x180>
						break;
 80010e2:	bf00      	nop
				}

				if ((strstr((char*) espWifi.rxBuffer, "CLOSED")
 80010e4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010e8:	3302      	adds	r3, #2
 80010ea:	4979      	ldr	r1, [pc, #484]	@ (80012d0 <main+0x36c>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f005 fae1 	bl	80066b4 <strstr>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d109      	bne.n	800110c <main+0x1a8>
						|| strstr((char*) espWifi.rxBuffer, "OK"))) {
 80010f8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010fc:	3302      	adds	r3, #2
 80010fe:	4975      	ldr	r1, [pc, #468]	@ (80012d4 <main+0x370>)
 8001100:	4618      	mov	r0, r3
 8001102:	f005 fad7 	bl	80066b4 <strstr>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d006      	beq.n	800111a <main+0x1b6>
					logInfo("BL DEBUG: AT+CIPCLOSE OK.\n");
 800110c:	4872      	ldr	r0, [pc, #456]	@ (80012d8 <main+0x374>)
 800110e:	f001 fc3b 	bl	8002988 <logInfo>
					ATisOK = 1;
 8001112:	2301      	movs	r3, #1
 8001114:	f887 3e2f 	strb.w	r3, [r7, #3631]	@ 0xe2f
					break;
 8001118:	e003      	b.n	8001122 <main+0x1be>
				} else {
					logInfo("BL DEBUG: AT+CIPCLOSE empty.\n");
 800111a:	4870      	ldr	r0, [pc, #448]	@ (80012dc <main+0x378>)
 800111c:	f001 fc34 	bl	8002988 <logInfo>
					break;
 8001120:	bf00      	nop
				}

				HAL_Delay(500);
			}

			ATisOK = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	f887 3e2f 	strb.w	r3, [r7, #3631]	@ 0xe2f

	        if (!g_nv_cfg.first_online_flag) {
 8001128:	4b5e      	ldr	r3, [pc, #376]	@ (80012a4 <main+0x340>)
 800112a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800112e:	f083 0301 	eor.w	r3, r3, #1
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b00      	cmp	r3, #0
 8001136:	d024      	beq.n	8001182 <main+0x21e>
	            /* HTTP yant imzas grdysek internete baland? sayyoruz */
	            if (strstr((char*)espWifi.rxBuffer, "HTTP/1.1") ||
 8001138:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800113c:	3302      	adds	r3, #2
 800113e:	4968      	ldr	r1, [pc, #416]	@ (80012e0 <main+0x37c>)
 8001140:	4618      	mov	r0, r3
 8001142:	f005 fab7 	bl	80066b4 <strstr>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d109      	bne.n	8001160 <main+0x1fc>
	                strstr((char*)espWifi.rxBuffer, "HTTP/1.0")) {
 800114c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001150:	3302      	adds	r3, #2
 8001152:	4964      	ldr	r1, [pc, #400]	@ (80012e4 <main+0x380>)
 8001154:	4618      	mov	r0, r3
 8001156:	f005 faad 	bl	80066b4 <strstr>
 800115a:	4603      	mov	r3, r0
	            if (strstr((char*)espWifi.rxBuffer, "HTTP/1.1") ||
 800115c:	2b00      	cmp	r3, #0
 800115e:	d00d      	beq.n	800117c <main+0x218>
	                if (nv_cfg_set_first_online_flag_and_commit(true) == NV_CFG_OK) {
 8001160:	2001      	movs	r0, #1
 8001162:	f000 fd09 	bl	8001b78 <nv_cfg_set_first_online_flag_and_commit>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d103      	bne.n	8001174 <main+0x210>
	                	logInfo("First online flag set to 1\r\n");
 800116c:	485e      	ldr	r0, [pc, #376]	@ (80012e8 <main+0x384>)
 800116e:	f001 fc0b 	bl	8002988 <logInfo>
	                if (nv_cfg_set_first_online_flag_and_commit(true) == NV_CFG_OK) {
 8001172:	e006      	b.n	8001182 <main+0x21e>
	                } else {
	                	logInfo("First online flag commit FAILED\r\n");
 8001174:	485d      	ldr	r0, [pc, #372]	@ (80012ec <main+0x388>)
 8001176:	f001 fc07 	bl	8002988 <logInfo>
	                if (nv_cfg_set_first_online_flag_and_commit(true) == NV_CFG_OK) {
 800117a:	e002      	b.n	8001182 <main+0x21e>
	                }
	            } else {
	                /* Wi-Fi + TCP oldu ama HTTP grmedikse daha kat davranmak istersen
	                   buray deitirebilirsin. ?imdilik flagi bekletelim. */
	            	logInfo("First online not confirmed by HTTP.\r\n");
 800117c:	485c      	ldr	r0, [pc, #368]	@ (80012f0 <main+0x38c>)
 800117e:	f001 fc03 	bl	8002988 <logInfo>
	            }
	        }

			server_version = nvsesp_parseVersionJson((char*)espWifi.rxBuffer);
 8001182:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001186:	3302      	adds	r3, #2
 8001188:	4618      	mov	r0, r3
 800118a:	f001 fa3f 	bl	800260c <nvsesp_parseVersionJson>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	4b58      	ldr	r3, [pc, #352]	@ (80012f4 <main+0x390>)
 8001194:	601a      	str	r2, [r3, #0]
			//nvsesp_parseVersionJson((char*)espWifi.rxBuffer);
			if (server_version != g_nv_cfg.version) {
 8001196:	4b43      	ldr	r3, [pc, #268]	@ (80012a4 <main+0x340>)
 8001198:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800119a:	4b56      	ldr	r3, [pc, #344]	@ (80012f4 <main+0x390>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d01c      	beq.n	80011dc <main+0x278>

				logInfo("Version mismatch! Local=%lu, Server=%lu\r\n",
			                 (unsigned long)g_nv_cfg.version,
 80011a2:	4b40      	ldr	r3, [pc, #256]	@ (80012a4 <main+0x340>)
 80011a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
				logInfo("Version mismatch! Local=%lu, Server=%lu\r\n",
 80011a6:	4a53      	ldr	r2, [pc, #332]	@ (80012f4 <main+0x390>)
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	4852      	ldr	r0, [pc, #328]	@ (80012f8 <main+0x394>)
 80011ae:	f001 fbeb 	bl	8002988 <logInfo>
			                 (unsigned long)server_version);

				nvsesp_sendAtCommand(
 80011b2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80011b6:	4841      	ldr	r0, [pc, #260]	@ (80012bc <main+0x358>)
 80011b8:	f001 fa88 	bl	80026cc <nvsesp_sendAtCommand>
						"AT+CIPSTART=0,\"TCP\",\"burakozdemir1.pythonanywhere.com\",80",
						2000);
				ESP8266_GetFirmwareMetadata(&totalBlocks);
 80011bc:	484f      	ldr	r0, [pc, #316]	@ (80012fc <main+0x398>)
 80011be:	f7ff fa61 	bl	8000684 <ESP8266_GetFirmwareMetadata>
				if (ESP8266_RequestFirmware(&totalBlocks)
 80011c2:	484e      	ldr	r0, [pc, #312]	@ (80012fc <main+0x398>)
 80011c4:	f7ff fc38 	bl	8000a38 <ESP8266_RequestFirmware>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b0b      	cmp	r3, #11
 80011cc:	d106      	bne.n	80011dc <main+0x278>
						== ESP_STATUS_METADATA_FAIL)
					NVIC_SystemReset();
 80011ce:	f7ff fe81 	bl	8000ed4 <__NVIC_SystemReset>
			}
		}
		else {
			logInfo("BL DEBUG: Server Connection Error.\n");
 80011d2:	484b      	ldr	r0, [pc, #300]	@ (8001300 <main+0x39c>)
 80011d4:	f001 fbd8 	bl	8002988 <logInfo>
			while (1);
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <main+0x274>
		}
	    nv_cfg_ctx_t ctx;
	    if (nv_cfg_init(&ctx) == NV_CFG_OK) {
 80011dc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fee9 	bl	8001fb8 <nv_cfg_init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d123      	bne.n	8001234 <main+0x2d0>
	        if (nv_cfg_set_version(&ctx, server_version) == NV_CFG_OK) {
 80011ec:	4b41      	ldr	r3, [pc, #260]	@ (80012f4 <main+0x390>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80011f4:	4611      	mov	r1, r2
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 fa3b 	bl	8001672 <nv_cfg_set_version>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d114      	bne.n	800122c <main+0x2c8>
	            if (nv_cfg_commit(&ctx) == NV_CFG_OK) {
 8001202:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001206:	4618      	mov	r0, r3
 8001208:	f001 f8e0 	bl	80023cc <nv_cfg_commit>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d108      	bne.n	8001224 <main+0x2c0>
	                /* RAM globali gncelle */
	                nv_cfg_load_globals();
 8001212:	f000 fa4d 	bl	80016b0 <nv_cfg_load_globals>
	                logInfo("Version updated in flash: %lu\r\n",
	                             (unsigned long)g_nv_cfg.version);
 8001216:	4b23      	ldr	r3, [pc, #140]	@ (80012a4 <main+0x340>)
 8001218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
	                logInfo("Version updated in flash: %lu\r\n",
 800121a:	4619      	mov	r1, r3
 800121c:	4839      	ldr	r0, [pc, #228]	@ (8001304 <main+0x3a0>)
 800121e:	f001 fbb3 	bl	8002988 <logInfo>
 8001222:	e00a      	b.n	800123a <main+0x2d6>
	            } else {
	            	logInfo("Version commit FAILED!\r\n");
 8001224:	4838      	ldr	r0, [pc, #224]	@ (8001308 <main+0x3a4>)
 8001226:	f001 fbaf 	bl	8002988 <logInfo>
 800122a:	e006      	b.n	800123a <main+0x2d6>
	            }
	        } else {
	        	logInfo("Version set FAILED!\r\n");
 800122c:	4837      	ldr	r0, [pc, #220]	@ (800130c <main+0x3a8>)
 800122e:	f001 fbab 	bl	8002988 <logInfo>
 8001232:	e002      	b.n	800123a <main+0x2d6>
	        }
	    } else {
	    	logInfo("nv_cfg_init FAILED!\r\n");
 8001234:	4836      	ldr	r0, [pc, #216]	@ (8001310 <main+0x3ac>)
 8001236:	f001 fba7 	bl	8002988 <logInfo>
	    }
	    logInfo("BL DEBUG: Jumping App Code.\n");
 800123a:	4836      	ldr	r0, [pc, #216]	@ (8001314 <main+0x3b0>)
 800123c:	f001 fba4 	bl	8002988 <logInfo>
		bootloader_jump_to_user_application();
 8001240:	f7ff fe5e 	bl	8000f00 <bootloader_jump_to_user_application>
 8001244:	e022      	b.n	800128c <main+0x328>
//		printMessage("BL DEBUG: Jumping App Code.\n");
//		bootloader_jump_to_user_application();
//	}

	else {
		logInfo("Wifi Fail\n");
 8001246:	4834      	ldr	r0, [pc, #208]	@ (8001318 <main+0x3b4>)
 8001248:	f001 fb9e 	bl	8002988 <logInfo>

	    /* Eer cihaz daha nce hi internete kmadysa  AP moduna gir (ilk kurulum zorunlu) */
	    if (!g_nv_cfg.first_online_flag) {
 800124c:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <main+0x340>)
 800124e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8001252:	f083 0301 	eor.w	r3, r3, #1
 8001256:	b2db      	uxtb	r3, r3
 8001258:	2b00      	cmp	r3, #0
 800125a:	d011      	beq.n	8001280 <main+0x31c>
	        nvsesp_sendAtCommand("AT+CIPMUX=1", 2500);
 800125c:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 8001260:	4815      	ldr	r0, [pc, #84]	@ (80012b8 <main+0x354>)
 8001262:	f001 fa33 	bl	80026cc <nvsesp_sendAtCommand>
	        nvsesp_sendAtCommand("AT+CIPDINFO=1", 2000);
 8001266:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800126a:	482c      	ldr	r0, [pc, #176]	@ (800131c <main+0x3b8>)
 800126c:	f001 fa2e 	bl	80026cc <nvsesp_sendAtCommand>
	        nvsesp_sendAtCommand("AT+CIPSERVER=1,80", 2000);
 8001270:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001274:	482a      	ldr	r0, [pc, #168]	@ (8001320 <main+0x3bc>)
 8001276:	f001 fa29 	bl	80026cc <nvsesp_sendAtCommand>
	        nvsesp_apModeGetDataInit();
 800127a:	f001 fb69 	bl	8002950 <nvsesp_apModeGetDataInit>
 800127e:	e005      	b.n	800128c <main+0x328>

	        /* Not: lk kurulumda internete balanana kadar APPe zplamyoruz. */
	    } else {
	        /* Cihaz daha nce internete km  offline devam etmeye izin ver */
	    	logInfo("Offline mode allowed (first_online_flag=1). Jumping app.\n");
 8001280:	4828      	ldr	r0, [pc, #160]	@ (8001324 <main+0x3c0>)
 8001282:	f001 fb81 	bl	8002988 <logInfo>
	        bootloader_jump_to_user_application();
 8001286:	f7ff fe3b 	bl	8000f00 <bootloader_jump_to_user_application>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800128a:	bf00      	nop
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <main+0x328>
 8001290:	08007f8c 	.word	0x08007f8c
 8001294:	08007f94 	.word	0x08007f94
 8001298:	08007f9c 	.word	0x08007f9c
 800129c:	08007fa8 	.word	0x08007fa8
 80012a0:	08007fcc 	.word	0x08007fcc
 80012a4:	20001414 	.word	0x20001414
 80012a8:	08007fd8 	.word	0x08007fd8
 80012ac:	20001434 	.word	0x20001434
 80012b0:	08007fec 	.word	0x08007fec
 80012b4:	08008000 	.word	0x08008000
 80012b8:	08008010 	.word	0x08008010
 80012bc:	0800801c 	.word	0x0800801c
 80012c0:	08008058 	.word	0x08008058
 80012c4:	080080b0 	.word	0x080080b0
 80012c8:	20001324 	.word	0x20001324
 80012cc:	080080c0 	.word	0x080080c0
 80012d0:	080080f4 	.word	0x080080f4
 80012d4:	080080fc 	.word	0x080080fc
 80012d8:	08008100 	.word	0x08008100
 80012dc:	0800811c 	.word	0x0800811c
 80012e0:	0800813c 	.word	0x0800813c
 80012e4:	08008148 	.word	0x08008148
 80012e8:	08008154 	.word	0x08008154
 80012ec:	08008174 	.word	0x08008174
 80012f0:	08008198 	.word	0x08008198
 80012f4:	2000009c 	.word	0x2000009c
 80012f8:	080081c0 	.word	0x080081c0
 80012fc:	20001314 	.word	0x20001314
 8001300:	080081ec 	.word	0x080081ec
 8001304:	08008210 	.word	0x08008210
 8001308:	08008230 	.word	0x08008230
 800130c:	0800824c 	.word	0x0800824c
 8001310:	08008264 	.word	0x08008264
 8001314:	0800827c 	.word	0x0800827c
 8001318:	0800829c 	.word	0x0800829c
 800131c:	080082a8 	.word	0x080082a8
 8001320:	080082b8 	.word	0x080082b8
 8001324:	080082cc 	.word	0x080082cc

08001328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b094      	sub	sp, #80	@ 0x50
 800132c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132e:	f107 031c 	add.w	r3, r7, #28
 8001332:	2234      	movs	r2, #52	@ 0x34
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f005 f994 	bl	8006664 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800133c:	f107 0308 	add.w	r3, r7, #8
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	4b23      	ldr	r3, [pc, #140]	@ (80013e0 <SystemClock_Config+0xb8>)
 8001352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001354:	4a22      	ldr	r2, [pc, #136]	@ (80013e0 <SystemClock_Config+0xb8>)
 8001356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800135a:	6413      	str	r3, [r2, #64]	@ 0x40
 800135c:	4b20      	ldr	r3, [pc, #128]	@ (80013e0 <SystemClock_Config+0xb8>)
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001368:	2300      	movs	r3, #0
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	4b1d      	ldr	r3, [pc, #116]	@ (80013e4 <SystemClock_Config+0xbc>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001374:	4a1b      	ldr	r2, [pc, #108]	@ (80013e4 <SystemClock_Config+0xbc>)
 8001376:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800137a:	6013      	str	r3, [r2, #0]
 800137c:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <SystemClock_Config+0xbc>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001384:	603b      	str	r3, [r7, #0]
 8001386:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001388:	2302      	movs	r3, #2
 800138a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800138c:	2301      	movs	r3, #1
 800138e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001390:	2310      	movs	r3, #16
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001394:	2300      	movs	r3, #0
 8001396:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4618      	mov	r0, r3
 800139e:	f003 fa95 	bl	80048cc <HAL_RCC_OscConfig>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <SystemClock_Config+0x84>
  {
    Error_Handler();
 80013a8:	f000 f914 	bl	80015d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ac:	230f      	movs	r3, #15
 80013ae:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80013b4:	2380      	movs	r3, #128	@ 0x80
 80013b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013c0:	f107 0308 	add.w	r3, r7, #8
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f002 ff36 	bl	8004238 <HAL_RCC_ClockConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013d2:	f000 f8ff 	bl	80015d4 <Error_Handler>
  }
}
 80013d6:	bf00      	nop
 80013d8:	3750      	adds	r7, #80	@ 0x50
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40007000 	.word	0x40007000

080013e8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_CRC_Init+0x20>)
 80013ee:	4a07      	ldr	r2, [pc, #28]	@ (800140c <MX_CRC_Init+0x24>)
 80013f0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_CRC_Init+0x20>)
 80013f4:	f001 fe6f 	bl	80030d6 <HAL_CRC_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80013fe:	f000 f8e9 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	2000131c 	.word	0x2000131c
 800140c:	40023000 	.word	0x40023000

08001410 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 8001416:	4a12      	ldr	r2, [pc, #72]	@ (8001460 <MX_USART1_UART_Init+0x50>)
 8001418:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b08      	ldr	r3, [pc, #32]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	@ (800145c <MX_USART1_UART_Init+0x4c>)
 8001448:	f003 fcde 	bl	8004e08 <HAL_UART_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001452:	f000 f8bf 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20001324 	.word	0x20001324
 8001460:	40011000 	.word	0x40011000

08001464 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	@ (80014b4 <MX_USART2_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800149c:	f003 fcb4 	bl	8004e08 <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f000 f895 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	2000136c 	.word	0x2000136c
 80014b4:	40004400 	.word	0x40004400

080014b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <MX_DMA_Init+0x3c>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a0b      	ldr	r2, [pc, #44]	@ (80014f4 <MX_DMA_Init+0x3c>)
 80014c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <MX_DMA_Init+0x3c>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	203a      	movs	r0, #58	@ 0x3a
 80014e0:	f001 fdc3 	bl	800306a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014e4:	203a      	movs	r0, #58	@ 0x3a
 80014e6:	f001 fddc 	bl	80030a2 <HAL_NVIC_EnableIRQ>

}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	4b2d      	ldr	r3, [pc, #180]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	4a2c      	ldr	r2, [pc, #176]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001518:	f043 0304 	orr.w	r3, r3, #4
 800151c:	6313      	str	r3, [r2, #48]	@ 0x30
 800151e:	4b2a      	ldr	r3, [pc, #168]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	f003 0304 	and.w	r3, r3, #4
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a25      	ldr	r2, [pc, #148]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	4b1f      	ldr	r3, [pc, #124]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a1e      	ldr	r2, [pc, #120]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a17      	ldr	r2, [pc, #92]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 800156c:	f043 0302 	orr.w	r3, r3, #2
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <MX_GPIO_Init+0xd0>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2120      	movs	r1, #32
 8001582:	4812      	ldr	r0, [pc, #72]	@ (80015cc <MX_GPIO_Init+0xd4>)
 8001584:	f002 fe3e 	bl	8004204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001588:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800158e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	480c      	ldr	r0, [pc, #48]	@ (80015d0 <MX_GPIO_Init+0xd8>)
 80015a0:	f002 fc9c 	bl	8003edc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015a4:	2320      	movs	r3, #32
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	4804      	ldr	r0, [pc, #16]	@ (80015cc <MX_GPIO_Init+0xd4>)
 80015bc:	f002 fc8e 	bl	8003edc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	@ 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000
 80015d0:	40020800 	.word	0x40020800

080015d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015d8:	b672      	cpsid	i
}
 80015da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <Error_Handler+0x8>

080015e0 <field_present_in_rec>:
#include "nvslogger.h"

nv_runtime_cfg_t g_nv_cfg;

static inline int field_present_in_rec(const nv_cfg_record_t *rec, size_t field_offset, size_t field_size)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]

    return (rec->length >= (uint16_t)(field_offset + field_size));
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	88db      	ldrh	r3, [r3, #6]
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	b299      	uxth	r1, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	440b      	add	r3, r1
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	429a      	cmp	r2, r3
 8001600:	bf2c      	ite	cs
 8001602:	2301      	movcs	r3, #1
 8001604:	2300      	movcc	r3, #0
 8001606:	b2db      	uxtb	r3, r3
}
 8001608:	4618      	mov	r0, r3
 800160a:	3714      	adds	r7, #20
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <nv_cfg_get_version>:

nv_cfg_result_t nv_cfg_get_version(nv_cfg_ctx_t *ctx, uint32_t *out_version)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
    if (!ctx || !out_version) return NV_CFG_ERR_INVALID_PARAM;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d002      	beq.n	800162a <nv_cfg_get_version+0x16>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <nv_cfg_get_version+0x1a>
 800162a:	2301      	movs	r3, #1
 800162c:	e01d      	b.n	800166a <nv_cfg_get_version+0x56>
    if (!ctx->rec_loaded)     return NV_CFG_ERR_NO_VALID_SLOT;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 8001634:	f083 0301 	eor.w	r3, r3, #1
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <nv_cfg_get_version+0x2e>
 800163e:	2302      	movs	r3, #2
 8001640:	e013      	b.n	800166a <nv_cfg_get_version+0x56>

    if (field_present_in_rec(&ctx->rec,
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	331d      	adds	r3, #29
 8001646:	2204      	movs	r2, #4
 8001648:	2183      	movs	r1, #131	@ 0x83
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff ffc8 	bl	80015e0 <field_present_in_rec>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <nv_cfg_get_version+0x4e>
                             offsetof(nv_cfg_record_t, fw_version),
                             sizeof(ctx->rec.fw_version))) {
        *out_version = ctx->rec.fw_version;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	e002      	b.n	8001668 <nv_cfg_get_version+0x54>
    } else {
        *out_version = 0u;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
    }
    return NV_CFG_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <nv_cfg_set_version>:
nv_cfg_result_t nv_cfg_set_version(nv_cfg_ctx_t *ctx, uint32_t new_version)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
    if (!ctx) return NV_CFG_ERR_INVALID_PARAM;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <nv_cfg_set_version+0x14>
 8001682:	2301      	movs	r3, #1
 8001684:	e00e      	b.n	80016a4 <nv_cfg_set_version+0x32>
    if (!ctx->rec_loaded) return NV_CFG_ERR_NO_VALID_SLOT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800168c:	f083 0301 	eor.w	r3, r3, #1
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <nv_cfg_set_version+0x28>
 8001696:	2302      	movs	r3, #2
 8001698:	e004      	b.n	80016a4 <nv_cfg_set_version+0x32>
    ctx->rec.fw_version = new_version;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    return NV_CFG_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <nv_cfg_load_globals>:
}
#endif


nv_cfg_result_t nv_cfg_load_globals(void)
{
 80016b0:	b590      	push	{r4, r7, lr}
 80016b2:	b0e7      	sub	sp, #412	@ 0x19c
 80016b4:	af02      	add	r7, sp, #8
    nv_cfg_ctx_t ctx;
    nv_cfg_result_t r = nv_cfg_init(&ctx);
 80016b6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 fc7c 	bl	8001fb8 <nv_cfg_init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
    if (r != NV_CFG_OK) {
 80016c6:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00d      	beq.n	80016ea <nv_cfg_load_globals+0x3a>
        memset(&g_nv_cfg, 0, sizeof(g_nv_cfg));
 80016ce:	2288      	movs	r2, #136	@ 0x88
 80016d0:	2100      	movs	r1, #0
 80016d2:	48be      	ldr	r0, [pc, #760]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 80016d4:	f004 ffc6 	bl	8006664 <memset>
        logInfo("CFG: init FAILED (%d)\r\n", r);
 80016d8:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80016dc:	4619      	mov	r1, r3
 80016de:	48bc      	ldr	r0, [pc, #752]	@ (80019d0 <nv_cfg_load_globals+0x320>)
 80016e0:	f001 f952 	bl	8002988 <logInfo>
        return r;
 80016e4:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80016e8:	e22e      	b.n	8001b48 <nv_cfg_load_globals+0x498>
    }

    /* ---- Flash Area ---- */
    logInfo("CFG region:  [0x%08lX .. 0x%08lX) slot_size=0x%08lX\r\n",
                 (unsigned long)ctx.base_addr,
 80016ea:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
                 (unsigned long)ctx.end_addr,
 80016ee:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
                 (unsigned long)ctx.slot_size);
 80016f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
    logInfo("CFG region:  [0x%08lX .. 0x%08lX) slot_size=0x%08lX\r\n",
 80016f6:	48b7      	ldr	r0, [pc, #732]	@ (80019d4 <nv_cfg_load_globals+0x324>)
 80016f8:	f001 f946 	bl	8002988 <logInfo>

    if (ctx.active_valid) {
 80016fc:	f897 30b8 	ldrb.w	r3, [r7, #184]	@ 0xb8
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00d      	beq.n	8001720 <nv_cfg_load_globals+0x70>
    	logInfo("CFG active: slot=0x%08lX seq=%lu (A=0x%08lX, B=0x%08lX)\r\n",
                     (unsigned long)ctx.active_slot_addr,
 8001704:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
                     (unsigned long)ctx.active_seq,
 8001708:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
                     (unsigned long)ctx.slotA_addr,
 800170c:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
                     (unsigned long)ctx.slotB_addr);
 8001710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
    	logInfo("CFG active: slot=0x%08lX seq=%lu (A=0x%08lX, B=0x%08lX)\r\n",
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	4603      	mov	r3, r0
 8001718:	48af      	ldr	r0, [pc, #700]	@ (80019d8 <nv_cfg_load_globals+0x328>)
 800171a:	f001 f935 	bl	8002988 <logInfo>
 800171e:	e002      	b.n	8001726 <nv_cfg_load_globals+0x76>
    } else {
    	logInfo("CFG active: NO VALID SLOT (first-time/defaults)\r\n");
 8001720:	48ae      	ldr	r0, [pc, #696]	@ (80019dc <nv_cfg_load_globals+0x32c>)
 8001722:	f001 f931 	bl	8002988 <logInfo>
    }
    /* ---- SSID + PASS ---- */
    char ssid[NV_SSID_MAX_LEN] = {0};
 8001726:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800172a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800172e:	4618      	mov	r0, r3
 8001730:	2320      	movs	r3, #32
 8001732:	461a      	mov	r2, r3
 8001734:	2100      	movs	r1, #0
 8001736:	f004 ff95 	bl	8006664 <memset>
    uint8_t pass[NV_PASS_MAX_LEN] = {0};
 800173a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800173e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001742:	4618      	mov	r0, r3
 8001744:	2340      	movs	r3, #64	@ 0x40
 8001746:	461a      	mov	r2, r3
 8001748:	2100      	movs	r1, #0
 800174a:	f004 ff8b 	bl	8006664 <memset>
    uint16_t pass_len = 0;
 800174e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001752:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 8001756:	2200      	movs	r2, #0
 8001758:	801a      	strh	r2, [r3, #0]
    (void)nv_cfg_get_wifi(&ctx, ssid, pass, &pass_len);
 800175a:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800175e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001762:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8001766:	f107 009c 	add.w	r0, r7, #156	@ 0x9c
 800176a:	f000 fd02 	bl	8002172 <nv_cfg_get_wifi>

    memset(g_nv_cfg.ssid, 0, NV_SSID_MAX_LEN);
 800176e:	2220      	movs	r2, #32
 8001770:	2100      	movs	r1, #0
 8001772:	4896      	ldr	r0, [pc, #600]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 8001774:	f004 ff76 	bl	8006664 <memset>
    strncpy(g_nv_cfg.ssid, ssid, NV_SSID_MAX_LEN - 1);
 8001778:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800177c:	221f      	movs	r2, #31
 800177e:	4619      	mov	r1, r3
 8001780:	4892      	ldr	r0, [pc, #584]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 8001782:	f004 ff84 	bl	800668e <strncpy>

    memset(g_nv_cfg.pass, 0, NV_PASS_MAX_LEN);
 8001786:	2240      	movs	r2, #64	@ 0x40
 8001788:	2100      	movs	r1, #0
 800178a:	4895      	ldr	r0, [pc, #596]	@ (80019e0 <nv_cfg_load_globals+0x330>)
 800178c:	f004 ff6a 	bl	8006664 <memset>
    if (pass_len > NV_PASS_MAX_LEN) pass_len = NV_PASS_MAX_LEN;
 8001790:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001794:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	2b40      	cmp	r3, #64	@ 0x40
 800179c:	d905      	bls.n	80017aa <nv_cfg_load_globals+0xfa>
 800179e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80017a2:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 80017a6:	2240      	movs	r2, #64	@ 0x40
 80017a8:	801a      	strh	r2, [r3, #0]
    if (pass_len) memcpy(g_nv_cfg.pass, pass, pass_len);
 80017aa:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80017ae:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 80017b2:	881b      	ldrh	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <nv_cfg_load_globals+0x120>
 80017b8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80017bc:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 80017c0:	881b      	ldrh	r3, [r3, #0]
 80017c2:	461a      	mov	r2, r3
 80017c4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80017c8:	4619      	mov	r1, r3
 80017ca:	4885      	ldr	r0, [pc, #532]	@ (80019e0 <nv_cfg_load_globals+0x330>)
 80017cc:	f004 ffb4 	bl	8006738 <memcpy>
    g_nv_cfg.pass_len = pass_len;
 80017d0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80017d4:	f5a3 73ab 	sub.w	r3, r3, #342	@ 0x156
 80017d8:	881a      	ldrh	r2, [r3, #0]
 80017da:	4b7c      	ldr	r3, [pc, #496]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 80017dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

    /* ---- SERIAL ---- */
    char serial[NV_SERIAL_MAX_LEN] = {0};
 80017e0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80017e4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017e8:	461a      	mov	r2, r3
 80017ea:	2300      	movs	r3, #0
 80017ec:	6013      	str	r3, [r2, #0]
 80017ee:	6053      	str	r3, [r2, #4]
 80017f0:	6093      	str	r3, [r2, #8]
 80017f2:	60d3      	str	r3, [r2, #12]
    (void)nv_cfg_get_serial(&ctx, serial);
 80017f4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80017f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017fc:	4611      	mov	r1, r2
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 fc94 	bl	800212c <nv_cfg_get_serial>
    memset(g_nv_cfg.serial, 0, NV_SERIAL_MAX_LEN);
 8001804:	2210      	movs	r2, #16
 8001806:	2100      	movs	r1, #0
 8001808:	4876      	ldr	r0, [pc, #472]	@ (80019e4 <nv_cfg_load_globals+0x334>)
 800180a:	f004 ff2b 	bl	8006664 <memset>
    strncpy(g_nv_cfg.serial, serial, NV_SERIAL_MAX_LEN - 1);
 800180e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001812:	220f      	movs	r2, #15
 8001814:	4619      	mov	r1, r3
 8001816:	4873      	ldr	r0, [pc, #460]	@ (80019e4 <nv_cfg_load_globals+0x334>)
 8001818:	f004 ff39 	bl	800668e <strncpy>

    /* ---- FIRST-ONLINE FLAG ---- */
    bool f = false;
 800181c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001820:	f2a3 1369 	subw	r3, r3, #361	@ 0x169
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
    (void)nv_cfg_get_first_online_flag(&ctx, &f);
 8001828:	f107 0227 	add.w	r2, r7, #39	@ 0x27
 800182c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001830:	4611      	mov	r1, r2
 8001832:	4618      	mov	r0, r3
 8001834:	f000 faa0 	bl	8001d78 <nv_cfg_get_first_online_flag>
    g_nv_cfg.first_online_flag = f;
 8001838:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800183c:	f2a3 1369 	subw	r3, r3, #361	@ 0x169
 8001840:	781a      	ldrb	r2, [r3, #0]
 8001842:	4b62      	ldr	r3, [pc, #392]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 8001844:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

    /* ---- VERSION ---- */
    uint32_t v = 0;
 8001848:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800184c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
    (void)nv_cfg_get_version(&ctx, &v);
 8001854:	f107 0220 	add.w	r2, r7, #32
 8001858:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800185c:	4611      	mov	r1, r2
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff fed8 	bl	8001614 <nv_cfg_get_version>
    g_nv_cfg.version = v;
 8001864:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001868:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a57      	ldr	r2, [pc, #348]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 8001870:	6753      	str	r3, [r2, #116]	@ 0x74


    memcpy(g_nv_cfg.dev_uuid, ctx.rec.dev_uuid, 16);
 8001872:	4b56      	ldr	r3, [pc, #344]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 8001874:	f103 0478 	add.w	r4, r3, #120	@ 0x78
 8001878:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800187c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800187e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    if (ctx.active_valid) {
 8001882:	f897 30b8 	ldrb.w	r3, [r7, #184]	@ 0xb8
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 815a 	beq.w	8001b40 <nv_cfg_load_globals+0x490>
        uint32_t base   = ctx.active_slot_addr;
 800188c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001890:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
        uint32_t a_magic   = base + (uint32_t)offsetof(nv_cfg_record_t, magic);
 8001894:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001898:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
        uint32_t a_ver     = base + (uint32_t)offsetof(nv_cfg_record_t, version);
 800189c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018a0:	3304      	adds	r3, #4
 80018a2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
        uint32_t a_len     = base + (uint32_t)offsetof(nv_cfg_record_t, length);
 80018a6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018aa:	3306      	adds	r3, #6
 80018ac:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
        uint32_t a_seq     = base + (uint32_t)offsetof(nv_cfg_record_t, seq);
 80018b0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018b4:	3308      	adds	r3, #8
 80018b6:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        uint32_t a_crc     = base + (uint32_t)offsetof(nv_cfg_record_t, crc32);
 80018ba:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018be:	330c      	adds	r3, #12
 80018c0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
        uint32_t a_flag    = base + (uint32_t)offsetof(nv_cfg_record_t, first_online_flag);
 80018c4:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018c8:	3310      	adds	r3, #16
 80018ca:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
        uint32_t a_serial  = base + (uint32_t)offsetof(nv_cfg_record_t, serial);
 80018ce:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018d2:	3311      	adds	r3, #17
 80018d4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
        uint32_t a_ssid    = base + (uint32_t)offsetof(nv_cfg_record_t, ssid);
 80018d8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018dc:	3321      	adds	r3, #33	@ 0x21
 80018de:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
        uint32_t a_passlen = base + (uint32_t)offsetof(nv_cfg_record_t, pass_len);
 80018e2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018e6:	3341      	adds	r3, #65	@ 0x41
 80018e8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
        uint32_t a_passct  = base + (uint32_t)offsetof(nv_cfg_record_t, pass_ct);
 80018ec:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018f0:	3343      	adds	r3, #67	@ 0x43
 80018f2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        uint32_t a_fwver   = base + (uint32_t)offsetof(nv_cfg_record_t, fw_version);
 80018f6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80018fa:	3383      	adds	r3, #131	@ 0x83
 80018fc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158


        logInfo("CFG[HDR] base=0x%08lX\n",  (unsigned long)base);
 8001900:	f8d7 1184 	ldr.w	r1, [r7, #388]	@ 0x184
 8001904:	4838      	ldr	r0, [pc, #224]	@ (80019e8 <nv_cfg_load_globals+0x338>)
 8001906:	f001 f83f 	bl	8002988 <logInfo>
        logInfo("CFG[HDR] magic   @0x%08lX = 0x%08lX\n", (unsigned long)a_magic, (unsigned long)ctx.rec.magic);
 800190a:	f8d7 30b9 	ldr.w	r3, [r7, #185]	@ 0xb9
 800190e:	461a      	mov	r2, r3
 8001910:	f8d7 1180 	ldr.w	r1, [r7, #384]	@ 0x180
 8001914:	4835      	ldr	r0, [pc, #212]	@ (80019ec <nv_cfg_load_globals+0x33c>)
 8001916:	f001 f837 	bl	8002988 <logInfo>
        logInfo("CFG[HDR] version @0x%08lX = %u\n",      (unsigned long)a_ver,   (unsigned)ctx.rec.version);
 800191a:	f8b7 30bd 	ldrh.w	r3, [r7, #189]	@ 0xbd
 800191e:	b29b      	uxth	r3, r3
 8001920:	461a      	mov	r2, r3
 8001922:	f8d7 117c 	ldr.w	r1, [r7, #380]	@ 0x17c
 8001926:	4832      	ldr	r0, [pc, #200]	@ (80019f0 <nv_cfg_load_globals+0x340>)
 8001928:	f001 f82e 	bl	8002988 <logInfo>
        logInfo("CFG[HDR] length  @0x%08lX = %u\n",      (unsigned long)a_len,   (unsigned)ctx.rec.length);
 800192c:	f8b7 30bf 	ldrh.w	r3, [r7, #191]	@ 0xbf
 8001930:	b29b      	uxth	r3, r3
 8001932:	461a      	mov	r2, r3
 8001934:	f8d7 1178 	ldr.w	r1, [r7, #376]	@ 0x178
 8001938:	482e      	ldr	r0, [pc, #184]	@ (80019f4 <nv_cfg_load_globals+0x344>)
 800193a:	f001 f825 	bl	8002988 <logInfo>
        logInfo("CFG[HDR] seq     @0x%08lX = %lu\n",     (unsigned long)a_seq,   (unsigned long)ctx.rec.seq);
 800193e:	f8d7 30c1 	ldr.w	r3, [r7, #193]	@ 0xc1
 8001942:	461a      	mov	r2, r3
 8001944:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001948:	482b      	ldr	r0, [pc, #172]	@ (80019f8 <nv_cfg_load_globals+0x348>)
 800194a:	f001 f81d 	bl	8002988 <logInfo>
        logInfo("CFG[HDR] crc32   @0x%08lX = 0x%08lX\n", (unsigned long)a_crc,   (unsigned long)ctx.rec.crc32);
 800194e:	f8d7 30c5 	ldr.w	r3, [r7, #197]	@ 0xc5
 8001952:	461a      	mov	r2, r3
 8001954:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001958:	4828      	ldr	r0, [pc, #160]	@ (80019fc <nv_cfg_load_globals+0x34c>)
 800195a:	f001 f815 	bl	8002988 <logInfo>


        char pass_mask[32];
        if (g_nv_cfg.pass_len == 0) {
 800195e:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <nv_cfg_load_globals+0x31c>)
 8001960:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001964:	2b00      	cmp	r3, #0
 8001966:	d14b      	bne.n	8001a00 <nv_cfg_load_globals+0x350>
            // bo
            pass_mask[0] = '('; pass_mask[1] = 'e'; pass_mask[2] = 'm'; pass_mask[3] = 'p';
 8001968:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800196c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001970:	2228      	movs	r2, #40	@ 0x28
 8001972:	701a      	strb	r2, [r3, #0]
 8001974:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001978:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800197c:	2265      	movs	r2, #101	@ 0x65
 800197e:	705a      	strb	r2, [r3, #1]
 8001980:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001984:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001988:	226d      	movs	r2, #109	@ 0x6d
 800198a:	709a      	strb	r2, [r3, #2]
 800198c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001990:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001994:	2270      	movs	r2, #112	@ 0x70
 8001996:	70da      	strb	r2, [r3, #3]
            pass_mask[4] = 't'; pass_mask[5] = 'y'; pass_mask[6] = ')'; pass_mask[7] = '\0';
 8001998:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800199c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80019a0:	2274      	movs	r2, #116	@ 0x74
 80019a2:	711a      	strb	r2, [r3, #4]
 80019a4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80019a8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80019ac:	2279      	movs	r2, #121	@ 0x79
 80019ae:	715a      	strb	r2, [r3, #5]
 80019b0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80019b4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80019b8:	2229      	movs	r2, #41	@ 0x29
 80019ba:	719a      	strb	r2, [r3, #6]
 80019bc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80019c0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80019c4:	2200      	movs	r2, #0
 80019c6:	71da      	strb	r2, [r3, #7]
 80019c8:	e08c      	b.n	8001ae4 <nv_cfg_load_globals+0x434>
 80019ca:	bf00      	nop
 80019cc:	20001414 	.word	0x20001414
 80019d0:	08008308 	.word	0x08008308
 80019d4:	08008320 	.word	0x08008320
 80019d8:	08008358 	.word	0x08008358
 80019dc:	08008394 	.word	0x08008394
 80019e0:	20001434 	.word	0x20001434
 80019e4:	20001476 	.word	0x20001476
 80019e8:	080083c8 	.word	0x080083c8
 80019ec:	080083e0 	.word	0x080083e0
 80019f0:	08008408 	.word	0x08008408
 80019f4:	08008428 	.word	0x08008428
 80019f8:	08008448 	.word	0x08008448
 80019fc:	0800846c 	.word	0x0800846c
        } else if (g_nv_cfg.pass_len >= 4) {
 8001a00:	4b54      	ldr	r3, [pc, #336]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d942      	bls.n	8001a90 <nv_cfg_load_globals+0x3e0>
            pass_mask[0] = g_nv_cfg.pass[0];
 8001a0a:	4b52      	ldr	r3, [pc, #328]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a0c:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001a10:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a14:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a18:	701a      	strb	r2, [r3, #0]
            pass_mask[1] = g_nv_cfg.pass[1];
 8001a1a:	4b4e      	ldr	r3, [pc, #312]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a1c:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8001a20:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a24:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a28:	705a      	strb	r2, [r3, #1]
            pass_mask[2] = '*'; pass_mask[3] = '*'; pass_mask[4] = '*';
 8001a2a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a2e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a32:	222a      	movs	r2, #42	@ 0x2a
 8001a34:	709a      	strb	r2, [r3, #2]
 8001a36:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a3a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a3e:	222a      	movs	r2, #42	@ 0x2a
 8001a40:	70da      	strb	r2, [r3, #3]
 8001a42:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a46:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a4a:	222a      	movs	r2, #42	@ 0x2a
 8001a4c:	711a      	strb	r2, [r3, #4]
            pass_mask[5] = g_nv_cfg.pass[g_nv_cfg.pass_len - 2];
 8001a4e:	4b41      	ldr	r3, [pc, #260]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a50:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001a54:	3b02      	subs	r3, #2
 8001a56:	4a3f      	ldr	r2, [pc, #252]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a58:	4413      	add	r3, r2
 8001a5a:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001a5e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a62:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a66:	715a      	strb	r2, [r3, #5]
            pass_mask[6] = g_nv_cfg.pass[g_nv_cfg.pass_len - 1];
 8001a68:	4b3a      	ldr	r3, [pc, #232]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	4a38      	ldr	r2, [pc, #224]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a72:	4413      	add	r3, r2
 8001a74:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001a78:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a7c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a80:	719a      	strb	r2, [r3, #6]
            pass_mask[7] = '\0';
 8001a82:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a86:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	71da      	strb	r2, [r3, #7]
 8001a8e:	e029      	b.n	8001ae4 <nv_cfg_load_globals+0x434>
        } else {

            size_t m = (g_nv_cfg.pass_len < sizeof(pass_mask) - 1) ? g_nv_cfg.pass_len : (sizeof(pass_mask) - 1);
 8001a90:	4b30      	ldr	r3, [pc, #192]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001a92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001a96:	2b1f      	cmp	r3, #31
 8001a98:	bf28      	it	cs
 8001a9a:	231f      	movcs	r3, #31
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
            for (size_t i = 0; i < m; i++) pass_mask[i] = '*';
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001aa8:	e00d      	b.n	8001ac6 <nv_cfg_load_globals+0x416>
 8001aaa:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001aae:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 8001ab2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ab6:	4413      	add	r3, r2
 8001ab8:	222a      	movs	r2, #42	@ 0x2a
 8001aba:	701a      	strb	r2, [r3, #0]
 8001abc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001ac6:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001aca:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d3eb      	bcc.n	8001aaa <nv_cfg_load_globals+0x3fa>
            pass_mask[m] = '\0';
 8001ad2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001ad6:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 8001ada:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001ade:	4413      	add	r3, r2
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
        }

        logInfo("CFG[PL]  flag    @0x%08lX = %u\n",      (unsigned long)a_flag,  (unsigned)g_nv_cfg.first_online_flag);
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001ae6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8001aea:	461a      	mov	r2, r3
 8001aec:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001af0:	4819      	ldr	r0, [pc, #100]	@ (8001b58 <nv_cfg_load_globals+0x4a8>)
 8001af2:	f000 ff49 	bl	8002988 <logInfo>
        logInfo("CFG[PL]  serial  @0x%08lX = \"%s\"\n",  (unsigned long)a_serial, g_nv_cfg.serial);
 8001af6:	4a19      	ldr	r2, [pc, #100]	@ (8001b5c <nv_cfg_load_globals+0x4ac>)
 8001af8:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 8001afc:	4818      	ldr	r0, [pc, #96]	@ (8001b60 <nv_cfg_load_globals+0x4b0>)
 8001afe:	f000 ff43 	bl	8002988 <logInfo>
        logInfo("CFG[PL]  ssid    @0x%08lX = \"%s\"\n",  (unsigned long)a_ssid,   g_nv_cfg.ssid);
 8001b02:	4a14      	ldr	r2, [pc, #80]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001b04:	f8d7 1164 	ldr.w	r1, [r7, #356]	@ 0x164
 8001b08:	4816      	ldr	r0, [pc, #88]	@ (8001b64 <nv_cfg_load_globals+0x4b4>)
 8001b0a:	f000 ff3d 	bl	8002988 <logInfo>
        logInfo("CFG[PL]  passlen @0x%08lX = %u\n",      (unsigned long)a_passlen,(unsigned)g_nv_cfg.pass_len);
 8001b0e:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001b10:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001b14:	461a      	mov	r2, r3
 8001b16:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8001b1a:	4813      	ldr	r0, [pc, #76]	@ (8001b68 <nv_cfg_load_globals+0x4b8>)
 8001b1c:	f000 ff34 	bl	8002988 <logInfo>
        logInfo("CFG[PL]  pass_ct @0x%08lX = %s\n",      (unsigned long)a_passct, pass_mask);
 8001b20:	463b      	mov	r3, r7
 8001b22:	461a      	mov	r2, r3
 8001b24:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 8001b28:	4810      	ldr	r0, [pc, #64]	@ (8001b6c <nv_cfg_load_globals+0x4bc>)
 8001b2a:	f000 ff2d 	bl	8002988 <logInfo>
        logInfo("CFG[PL]  fw_ver  @0x%08lX = %lu\n",     (unsigned long)a_fwver,  (unsigned long)g_nv_cfg.version);
 8001b2e:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <nv_cfg_load_globals+0x4a4>)
 8001b30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b32:	461a      	mov	r2, r3
 8001b34:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8001b38:	480d      	ldr	r0, [pc, #52]	@ (8001b70 <nv_cfg_load_globals+0x4c0>)
 8001b3a:	f000 ff25 	bl	8002988 <logInfo>
 8001b3e:	e002      	b.n	8001b46 <nv_cfg_load_globals+0x496>
    } else {
    	logInfo("CFG: no active slot (defaults in RAM)\n");
 8001b40:	480c      	ldr	r0, [pc, #48]	@ (8001b74 <nv_cfg_load_globals+0x4c4>)
 8001b42:	f000 ff21 	bl	8002988 <logInfo>
    }
    return NV_CFG_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f507 77ca 	add.w	r7, r7, #404	@ 0x194
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd90      	pop	{r4, r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20001414 	.word	0x20001414
 8001b58:	08008494 	.word	0x08008494
 8001b5c:	20001476 	.word	0x20001476
 8001b60:	080084b4 	.word	0x080084b4
 8001b64:	080084d8 	.word	0x080084d8
 8001b68:	080084fc 	.word	0x080084fc
 8001b6c:	0800851c 	.word	0x0800851c
 8001b70:	0800853c 	.word	0x0800853c
 8001b74:	08008560 	.word	0x08008560

08001b78 <nv_cfg_set_first_online_flag_and_commit>:


nv_cfg_result_t nv_cfg_set_first_online_flag_and_commit(bool flag)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b0b2      	sub	sp, #200	@ 0xc8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	71fb      	strb	r3, [r7, #7]
    nv_cfg_ctx_t ctx;
    nv_cfg_result_t r = nv_cfg_init(&ctx);
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	4618      	mov	r0, r3
 8001b88:	f000 fa16 	bl	8001fb8 <nv_cfg_init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
    if (r != NV_CFG_OK) return r;
 8001b92:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <nv_cfg_set_first_online_flag_and_commit+0x28>
 8001b9a:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001b9e:	e019      	b.n	8001bd4 <nv_cfg_set_first_online_flag_and_commit+0x5c>

    ctx.rec.first_online_flag = flag ? 1u : 0u;
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <nv_cfg_set_first_online_flag_and_commit+0x32>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <nv_cfg_set_first_online_flag_and_commit+0x34>
 8001baa:	2300      	movs	r3, #0
 8001bac:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    r = nv_cfg_commit(&ctx);
 8001bb0:	f107 030c 	add.w	r3, r7, #12
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f000 fc09 	bl	80023cc <nv_cfg_commit>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
    if (r != NV_CFG_OK) return r;
 8001bc0:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d002      	beq.n	8001bce <nv_cfg_set_first_online_flag_and_commit+0x56>
 8001bc8:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8001bcc:	e002      	b.n	8001bd4 <nv_cfg_set_first_online_flag_and_commit+0x5c>

    nv_cfg_load_globals();
 8001bce:	f7ff fd6f 	bl	80016b0 <nv_cfg_load_globals>

    return NV_CFG_OK;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	37c8      	adds	r7, #200	@ 0xc8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <flash_read>:




static nv_cfg_result_t flash_read(uint32_t addr, void *dst, uint32_t len)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
    memcpy(dst, (const void *)addr, len);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	4619      	mov	r1, r3
 8001bee:	68b8      	ldr	r0, [r7, #8]
 8001bf0:	f004 fda2 	bl	8006738 <memcpy>
    return NV_CFG_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <calc_crc32>:


static uint32_t calc_crc32(const void *data, uint32_t len)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b087      	sub	sp, #28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
    const uint8_t *p = (const uint8_t *)data;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	60bb      	str	r3, [r7, #8]
    uint32_t crc = 0xFFFFFFFFu;
 8001c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c12:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < len; i++) {
 8001c14:	2300      	movs	r3, #0
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	e021      	b.n	8001c5e <calc_crc32+0x5e>
        crc ^= p[i];
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	4413      	add	r3, r2
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	4053      	eors	r3, r2
 8001c28:	617b      	str	r3, [r7, #20]
        for (uint32_t j = 0; j < 8; j++) {
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	e010      	b.n	8001c52 <calc_crc32+0x52>
            if (crc & 1)
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d005      	beq.n	8001c46 <calc_crc32+0x46>
                crc = (crc >> 1) ^ 0xEDB88320u;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	085a      	lsrs	r2, r3, #1
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <calc_crc32+0x78>)
 8001c40:	4053      	eors	r3, r2
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	e002      	b.n	8001c4c <calc_crc32+0x4c>
            else
                crc >>= 1;
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	085b      	lsrs	r3, r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
        for (uint32_t j = 0; j < 8; j++) {
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2b07      	cmp	r3, #7
 8001c56:	d9eb      	bls.n	8001c30 <calc_crc32+0x30>
    for (uint32_t i = 0; i < len; i++) {
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d3d9      	bcc.n	8001c1a <calc_crc32+0x1a>
        }
    }
    return ~crc;
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	43db      	mvns	r3, r3
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	371c      	adds	r7, #28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	edb88320 	.word	0xedb88320

08001c7c <slot_is_valid>:


static bool slot_is_valid(uint32_t slot_addr, nv_cfg_record_t *out_hdr)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b0d0      	sub	sp, #320	@ 0x140
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001c86:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001c8a:	6018      	str	r0, [r3, #0]
 8001c8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001c90:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001c94:	6019      	str	r1, [r3, #0]
    nv_cfg_record_t tmp;
    if (flash_read(slot_addr, &tmp, sizeof(nv_cfg_record_t)) != NV_CFG_OK) return false;
 8001c96:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 8001c9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001c9e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ca2:	2297      	movs	r2, #151	@ 0x97
 8001ca4:	6818      	ldr	r0, [r3, #0]
 8001ca6:	f7ff ff99 	bl	8001bdc <flash_read>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <slot_is_valid+0x38>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e059      	b.n	8001d68 <slot_is_valid+0xec>

    if (tmp.magic   != NV_CFG_MAGIC)   return false;
 8001cb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8001d74 <slot_is_valid+0xf8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d001      	beq.n	8001cc2 <slot_is_valid+0x46>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e052      	b.n	8001d68 <slot_is_valid+0xec>
    if (tmp.version != NV_CFG_VERSION) return false;
 8001cc2:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	@ 0xa4
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d001      	beq.n	8001cce <slot_is_valid+0x52>
 8001cca:	2300      	movs	r3, #0
 8001ccc:	e04c      	b.n	8001d68 <slot_is_valid+0xec>
    if (tmp.length  == 0 || tmp.length > sizeof(nv_cfg_record_t)) return false;
 8001cce:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <slot_is_valid+0x62>
 8001cd6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8001cda:	2b97      	cmp	r3, #151	@ 0x97
 8001cdc:	d901      	bls.n	8001ce2 <slot_is_valid+0x66>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	e042      	b.n	8001d68 <slot_is_valid+0xec>
    if (tmp.pass_len > NV_PASS_MAX_LEN) return false;
 8001ce2:	f8b7 30e1 	ldrh.w	r3, [r7, #225]	@ 0xe1
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	2b40      	cmp	r3, #64	@ 0x40
 8001cea:	d901      	bls.n	8001cf0 <slot_is_valid+0x74>
 8001cec:	2300      	movs	r3, #0
 8001cee:	e03b      	b.n	8001d68 <slot_is_valid+0xec>

    uint32_t stored_crc = tmp.crc32;
 8001cf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001cf4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    nv_cfg_record_t tmp_for_crc = tmp;
 8001cf8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001cfc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001d00:	4618      	mov	r0, r3
 8001d02:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001d06:	2297      	movs	r2, #151	@ 0x97
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f004 fd15 	bl	8006738 <memcpy>
    tmp_for_crc.crc32 = 0;
 8001d0e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001d12:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001d16:	2200      	movs	r2, #0
 8001d18:	60da      	str	r2, [r3, #12]

    uint32_t calc = calc_crc32(&tmp_for_crc, tmp.length);
 8001d1a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8001d1e:	461a      	mov	r2, r3
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4611      	mov	r1, r2
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff6a 	bl	8001c00 <calc_crc32>
 8001d2c:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
    if (calc != stored_crc) return false;
 8001d30:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8001d34:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <slot_is_valid+0xc4>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	e013      	b.n	8001d68 <slot_is_valid+0xec>

    if (out_hdr) *out_hdr = tmp;
 8001d40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001d44:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00b      	beq.n	8001d66 <slot_is_valid+0xea>
 8001d4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001d52:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001d5e:	2297      	movs	r2, #151	@ 0x97
 8001d60:	4619      	mov	r1, r3
 8001d62:	f004 fce9 	bl	8006738 <memcpy>
    return true;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	c0ffee31 	.word	0xc0ffee31

08001d78 <nv_cfg_get_first_online_flag>:
nv_cfg_result_t nv_cfg_get_first_online_flag(nv_cfg_ctx_t *ctx, bool *out_flag)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
    if (!ctx || !out_flag) return NV_CFG_ERR_INVALID_PARAM;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <nv_cfg_get_first_online_flag+0x16>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <nv_cfg_get_first_online_flag+0x1a>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e014      	b.n	8001dbc <nv_cfg_get_first_online_flag+0x44>
    if (!ctx->rec_loaded)  return NV_CFG_ERR_NO_VALID_SLOT;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 8001d98:	f083 0301 	eor.w	r3, r3, #1
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <nv_cfg_get_first_online_flag+0x2e>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e00a      	b.n	8001dbc <nv_cfg_get_first_online_flag+0x44>
    *out_flag = (ctx->rec.first_online_flag != 0);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	bf14      	ite	ne
 8001db0:	2301      	movne	r3, #1
 8001db2:	2300      	moveq	r3, #0
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	701a      	strb	r2, [r3, #0]
    return NV_CFG_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <select_active_slot>:


static void select_active_slot(nv_cfg_ctx_t *ctx)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b0d0      	sub	sp, #320	@ 0x140
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001dd2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001dd6:	6018      	str	r0, [r3, #0]
    nv_cfg_record_t ha = {0}, hb = {0};
 8001dd8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ddc:	2297      	movs	r2, #151	@ 0x97
 8001dde:	2100      	movs	r1, #0
 8001de0:	4618      	mov	r0, r3
 8001de2:	f004 fc3f 	bl	8006664 <memset>
 8001de6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001dea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001dee:	4618      	mov	r0, r3
 8001df0:	2397      	movs	r3, #151	@ 0x97
 8001df2:	461a      	mov	r2, r3
 8001df4:	2100      	movs	r1, #0
 8001df6:	f004 fc35 	bl	8006664 <memset>
    bool va = slot_is_valid(ctx->slotA_addr, &ha);
 8001dfa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001dfe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8001e0a:	4611      	mov	r1, r2
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff ff35 	bl	8001c7c <slot_is_valid>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool vb = slot_is_valid(ctx->slotB_addr, &hb);
 8001e18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e1c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f107 020c 	add.w	r2, r7, #12
 8001e28:	4611      	mov	r1, r2
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ff26 	bl	8001c7c <slot_is_valid>
 8001e30:	4603      	mov	r3, r0
 8001e32:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    ctx->active_valid = false;
 8001e36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e3a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2200      	movs	r2, #0
 8001e42:	771a      	strb	r2, [r3, #28]
    ctx->active_seq   = 0;
 8001e44:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e48:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	619a      	str	r2, [r3, #24]
    ctx->active_slot_addr = ctx->slotA_addr;
 8001e52:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e56:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e62:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	615a      	str	r2, [r3, #20]

    if (va && vb) {
 8001e6a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d040      	beq.n	8001ef4 <select_active_slot+0x12c>
 8001e72:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d03c      	beq.n	8001ef4 <select_active_slot+0x12c>
        if (hb.seq > ha.seq) {
 8001e7a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d917      	bls.n	8001ebc <select_active_slot+0xf4>
            ctx->active_slot_addr = ctx->slotB_addr;
 8001e8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e90:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	691a      	ldr	r2, [r3, #16]
 8001e98:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001e9c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	615a      	str	r2, [r3, #20]
            ctx->active_seq = hb.seq;
 8001ea4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ea8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001eac:	689a      	ldr	r2, [r3, #8]
 8001eae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001eb2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	619a      	str	r2, [r3, #24]
 8001eba:	e013      	b.n	8001ee4 <select_active_slot+0x11c>
        } else {
            ctx->active_slot_addr = ctx->slotA_addr;
 8001ebc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ec0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68da      	ldr	r2, [r3, #12]
 8001ec8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ecc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	615a      	str	r2, [r3, #20]
            ctx->active_seq = ha.seq;
 8001ed4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001ed8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001edc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	619a      	str	r2, [r3, #24]
        }
        ctx->active_valid = true;
 8001ee4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ee8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	771a      	strb	r2, [r3, #28]

        ctx->active_valid = false;
        ctx->active_seq = 0;
        ctx->active_slot_addr = ctx->slotA_addr;
    }
}
 8001ef2:	e05c      	b.n	8001fae <select_active_slot+0x1e6>
    } else if (va) {
 8001ef4:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d01b      	beq.n	8001f34 <select_active_slot+0x16c>
        ctx->active_slot_addr = ctx->slotA_addr;
 8001efc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f00:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f0c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	615a      	str	r2, [r3, #20]
        ctx->active_seq = ha.seq;
 8001f14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001f18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f1c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	619a      	str	r2, [r3, #24]
        ctx->active_valid = true;
 8001f24:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f28:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	771a      	strb	r2, [r3, #28]
}
 8001f32:	e03c      	b.n	8001fae <select_active_slot+0x1e6>
    } else if (vb) {
 8001f34:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d01e      	beq.n	8001f7a <select_active_slot+0x1b2>
        ctx->active_slot_addr = ctx->slotB_addr;
 8001f3c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f40:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f4c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	615a      	str	r2, [r3, #20]
        ctx->active_seq = hb.seq;
 8001f54:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f62:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	619a      	str	r2, [r3, #24]
        ctx->active_valid = true;
 8001f6a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f6e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2201      	movs	r2, #1
 8001f76:	771a      	strb	r2, [r3, #28]
}
 8001f78:	e019      	b.n	8001fae <select_active_slot+0x1e6>
        ctx->active_valid = false;
 8001f7a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f7e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2200      	movs	r2, #0
 8001f86:	771a      	strb	r2, [r3, #28]
        ctx->active_seq = 0;
 8001f88:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f8c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2200      	movs	r2, #0
 8001f94:	619a      	str	r2, [r3, #24]
        ctx->active_slot_addr = ctx->slotA_addr;
 8001f96:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001f9a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001fa6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	615a      	str	r2, [r3, #20]
}
 8001fae:	bf00      	nop
 8001fb0:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <nv_cfg_init>:

/* === Public API === */
nv_cfg_result_t nv_cfg_init(nv_cfg_ctx_t *ctx)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	logInfo("CFG base=0x%08lX end=0x%08lX slot_size=0x%08lX\r\n",
 8001fc0:	4955      	ldr	r1, [pc, #340]	@ (8002118 <nv_cfg_init+0x160>)
 8001fc2:	4a56      	ldr	r2, [pc, #344]	@ (800211c <nv_cfg_init+0x164>)
 8001fc4:	4b56      	ldr	r3, [pc, #344]	@ (8002120 <nv_cfg_init+0x168>)
 8001fc6:	4857      	ldr	r0, [pc, #348]	@ (8002124 <nv_cfg_init+0x16c>)
 8001fc8:	f000 fcde 	bl	8002988 <logInfo>
                 (uint32_t)&__cfg_start, (uint32_t)&__cfg_end, (uint32_t)&__cfg_slot_size);

    uint32_t base = (uint32_t)&__cfg_start;
 8001fcc:	4b52      	ldr	r3, [pc, #328]	@ (8002118 <nv_cfg_init+0x160>)
 8001fce:	60fb      	str	r3, [r7, #12]
    uint32_t slot = (uint32_t)&__cfg_slot_size;
 8001fd0:	4b53      	ldr	r3, [pc, #332]	@ (8002120 <nv_cfg_init+0x168>)
 8001fd2:	60bb      	str	r3, [r7, #8]
    logInfo("SlotA=0x%08lX SlotB=0x%08lX (expect A=0x08060000, B=0x08062000)\r\n",
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	4413      	add	r3, r2
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68f9      	ldr	r1, [r7, #12]
 8001fde:	4852      	ldr	r0, [pc, #328]	@ (8002128 <nv_cfg_init+0x170>)
 8001fe0:	f000 fcd2 	bl	8002988 <logInfo>
            base, base + slot);

    if (!ctx) return NV_CFG_ERR_INVALID_PARAM;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <nv_cfg_init+0x36>
 8001fea:	2301      	movs	r3, #1
 8001fec:	e090      	b.n	8002110 <nv_cfg_init+0x158>
    memset(ctx, 0, sizeof(*ctx));
 8001fee:	22b8      	movs	r2, #184	@ 0xb8
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f004 fb36 	bl	8006664 <memset>

    ctx->base_addr = (uint32_t)&__cfg_start;
 8001ff8:	4a47      	ldr	r2, [pc, #284]	@ (8002118 <nv_cfg_init+0x160>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	601a      	str	r2, [r3, #0]
    ctx->end_addr  = (uint32_t)&__cfg_end;
 8001ffe:	4a47      	ldr	r2, [pc, #284]	@ (800211c <nv_cfg_init+0x164>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	605a      	str	r2, [r3, #4]
    ctx->slot_size = (uint32_t)&__cfg_slot_size;
 8002004:	4a46      	ldr	r2, [pc, #280]	@ (8002120 <nv_cfg_init+0x168>)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	609a      	str	r2, [r3, #8]

    ctx->slotA_addr = ctx->base_addr;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	60da      	str	r2, [r3, #12]
    ctx->slotB_addr = ctx->base_addr + ctx->slot_size;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	441a      	add	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	611a      	str	r2, [r3, #16]

    select_active_slot(ctx);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f7ff fed1 	bl	8001dc8 <select_active_slot>

    if (ctx->active_valid) {
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	7f1b      	ldrb	r3, [r3, #28]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00d      	beq.n	800204a <nv_cfg_init+0x92>
        (void)flash_read(ctx->active_slot_addr, &ctx->rec, sizeof(nv_cfg_record_t));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6958      	ldr	r0, [r3, #20]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	331d      	adds	r3, #29
 8002036:	2297      	movs	r2, #151	@ 0x97
 8002038:	4619      	mov	r1, r3
 800203a:	f7ff fdcf 	bl	8001bdc <flash_read>
        ctx->rec_loaded = true;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
        return NV_CFG_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	e062      	b.n	8002110 <nv_cfg_init+0x158>
    } else {
        ctx->rec.magic   = NV_CFG_MAGIC;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f042 0231 	orr.w	r2, r2, #49	@ 0x31
 8002052:	775a      	strb	r2, [r3, #29]
 8002054:	2200      	movs	r2, #0
 8002056:	f062 0211 	orn	r2, r2, #17
 800205a:	779a      	strb	r2, [r3, #30]
 800205c:	f04f 32ff 	mov.w	r2, #4294967295
 8002060:	77da      	strb	r2, [r3, #31]
 8002062:	2200      	movs	r2, #0
 8002064:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 8002068:	f883 2020 	strb.w	r2, [r3, #32]
        ctx->rec.version = NV_CFG_VERSION;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f042 0201 	orr.w	r2, r2, #1
 8002074:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        ctx->rec.length  = sizeof(nv_cfg_record_t);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f062 0268 	orn	r2, r2, #104	@ 0x68
 8002086:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        ctx->rec.seq     = 0;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        ctx->rec.crc32   = 0;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

        ctx->rec.first_online_flag = 0;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        ctx->rec.pass_len = 0;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
        memset(ctx->rec.serial, 0, NV_SERIAL_MAX_LEN);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	332e      	adds	r3, #46	@ 0x2e
 80020d8:	2210      	movs	r2, #16
 80020da:	2100      	movs	r1, #0
 80020dc:	4618      	mov	r0, r3
 80020de:	f004 fac1 	bl	8006664 <memset>
        memset(ctx->rec.ssid,   0, NV_SSID_MAX_LEN);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	333e      	adds	r3, #62	@ 0x3e
 80020e6:	2220      	movs	r2, #32
 80020e8:	2100      	movs	r1, #0
 80020ea:	4618      	mov	r0, r3
 80020ec:	f004 faba 	bl	8006664 <memset>
        memset(ctx->rec.pass_ct,0, NV_PASS_MAX_LEN);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3360      	adds	r3, #96	@ 0x60
 80020f4:	2240      	movs	r2, #64	@ 0x40
 80020f6:	2100      	movs	r1, #0
 80020f8:	4618      	mov	r0, r3
 80020fa:	f004 fab3 	bl	8006664 <memset>

        ctx->rec.fw_version = 0;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        ctx->rec_loaded = true;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
        return NV_CFG_OK;
 800210e:	2300      	movs	r3, #0
    }
}
 8002110:	4618      	mov	r0, r3
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	08060000 	.word	0x08060000
 800211c:	08064000 	.word	0x08064000
 8002120:	00002000 	.word	0x00002000
 8002124:	08008914 	.word	0x08008914
 8002128:	08008948 	.word	0x08008948

0800212c <nv_cfg_get_serial>:


nv_cfg_result_t nv_cfg_get_serial(nv_cfg_ctx_t *ctx, char out_serial[NV_SERIAL_MAX_LEN])
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
    if (!ctx || !out_serial) return NV_CFG_ERR_INVALID_PARAM;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d002      	beq.n	8002142 <nv_cfg_get_serial+0x16>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <nv_cfg_get_serial+0x1a>
 8002142:	2301      	movs	r3, #1
 8002144:	e011      	b.n	800216a <nv_cfg_get_serial+0x3e>
    if (!ctx->rec_loaded)    return NV_CFG_ERR_NO_VALID_SLOT;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800214c:	f083 0301 	eor.w	r3, r3, #1
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <nv_cfg_get_serial+0x2e>
 8002156:	2302      	movs	r3, #2
 8002158:	e007      	b.n	800216a <nv_cfg_get_serial+0x3e>
    memcpy(out_serial, ctx->rec.serial, NV_SERIAL_MAX_LEN);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	332e      	adds	r3, #46	@ 0x2e
 800215e:	2210      	movs	r2, #16
 8002160:	4619      	mov	r1, r3
 8002162:	6838      	ldr	r0, [r7, #0]
 8002164:	f004 fae8 	bl	8006738 <memcpy>
    return NV_CFG_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <nv_cfg_get_wifi>:

nv_cfg_result_t nv_cfg_get_wifi(nv_cfg_ctx_t *ctx, char out_ssid[NV_SSID_MAX_LEN],
                                uint8_t out_pass_pt[NV_PASS_MAX_LEN], uint16_t *out_pass_len)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b084      	sub	sp, #16
 8002176:	af00      	add	r7, sp, #0
 8002178:	60f8      	str	r0, [r7, #12]
 800217a:	60b9      	str	r1, [r7, #8]
 800217c:	607a      	str	r2, [r7, #4]
 800217e:	603b      	str	r3, [r7, #0]
    if (!ctx || !out_ssid || !out_pass_pt || !out_pass_len) return NV_CFG_ERR_INVALID_PARAM;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d008      	beq.n	8002198 <nv_cfg_get_wifi+0x26>
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d005      	beq.n	8002198 <nv_cfg_get_wifi+0x26>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <nv_cfg_get_wifi+0x26>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <nv_cfg_get_wifi+0x2a>
 8002198:	2301      	movs	r3, #1
 800219a:	e025      	b.n	80021e8 <nv_cfg_get_wifi+0x76>
    if (!ctx->rec_loaded) return NV_CFG_ERR_NO_VALID_SLOT;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 80021a2:	f083 0301 	eor.w	r3, r3, #1
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <nv_cfg_get_wifi+0x3e>
 80021ac:	2302      	movs	r3, #2
 80021ae:	e01b      	b.n	80021e8 <nv_cfg_get_wifi+0x76>

    memcpy(out_ssid, ctx->rec.ssid, NV_SSID_MAX_LEN);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	333e      	adds	r3, #62	@ 0x3e
 80021b4:	2220      	movs	r2, #32
 80021b6:	4619      	mov	r1, r3
 80021b8:	68b8      	ldr	r0, [r7, #8]
 80021ba:	f004 fabd 	bl	8006738 <memcpy>
    *out_pass_len = ctx->rec.pass_len;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f8b3 205e 	ldrh.w	r2, [r3, #94]	@ 0x5e
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	801a      	strh	r2, [r3, #0]
    if (ctx->rec.pass_len > 0) {
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d009      	beq.n	80021e6 <nv_cfg_get_wifi+0x74>
        memcpy(out_pass_pt, ctx->rec.pass_ct, ctx->rec.pass_len);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80021de:	461a      	mov	r2, r3
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f004 faa9 	bl	8006738 <memcpy>
    }
    return NV_CFG_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <flash_erase_page>:
    return NV_CFG_OK;
}


static nv_cfg_result_t flash_erase_page(uint32_t addr)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	@ 0x28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef       st;
    FLASH_EraseInitTypeDef  erase;
    uint32_t                sector_error = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	60bb      	str	r3, [r7, #8]
    uint32_t                sector = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
     * Sector 5: 0x0802 0000 - 0x0803 FFFF (128 KB)
     * Sector 6: 0x0804 0000 - 0x0805 FFFF (128 KB)
     * Sector 7: 0x0806 0000 - 0x0807 FFFF (128 KB)
     */

    if      (addr < 0x08004000) sector = FLASH_SECTOR_0;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a3a      	ldr	r2, [pc, #232]	@ (80022ec <flash_erase_page+0xfc>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d202      	bcs.n	800220e <flash_erase_page+0x1e>
 8002208:	2300      	movs	r3, #0
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
 800220c:	e036      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x08008000) sector = FLASH_SECTOR_1;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a37      	ldr	r2, [pc, #220]	@ (80022f0 <flash_erase_page+0x100>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d202      	bcs.n	800221c <flash_erase_page+0x2c>
 8002216:	2301      	movs	r3, #1
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
 800221a:	e02f      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x0800C000) sector = FLASH_SECTOR_2;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a35      	ldr	r2, [pc, #212]	@ (80022f4 <flash_erase_page+0x104>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d202      	bcs.n	800222a <flash_erase_page+0x3a>
 8002224:	2302      	movs	r3, #2
 8002226:	627b      	str	r3, [r7, #36]	@ 0x24
 8002228:	e028      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x08010000) sector = FLASH_SECTOR_3;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a32      	ldr	r2, [pc, #200]	@ (80022f8 <flash_erase_page+0x108>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d802      	bhi.n	8002238 <flash_erase_page+0x48>
 8002232:	2303      	movs	r3, #3
 8002234:	627b      	str	r3, [r7, #36]	@ 0x24
 8002236:	e021      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x08020000) sector = FLASH_SECTOR_4;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a30      	ldr	r2, [pc, #192]	@ (80022fc <flash_erase_page+0x10c>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d802      	bhi.n	8002246 <flash_erase_page+0x56>
 8002240:	2304      	movs	r3, #4
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
 8002244:	e01a      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x08040000) sector = FLASH_SECTOR_5;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a2d      	ldr	r2, [pc, #180]	@ (8002300 <flash_erase_page+0x110>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d802      	bhi.n	8002254 <flash_erase_page+0x64>
 800224e:	2305      	movs	r3, #5
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
 8002252:	e013      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x08060000) sector = FLASH_SECTOR_6;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a2b      	ldr	r2, [pc, #172]	@ (8002304 <flash_erase_page+0x114>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d802      	bhi.n	8002262 <flash_erase_page+0x72>
 800225c:	2306      	movs	r3, #6
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002260:	e00c      	b.n	800227c <flash_erase_page+0x8c>
    else if (addr < 0x08080000) sector = FLASH_SECTOR_7;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a28      	ldr	r2, [pc, #160]	@ (8002308 <flash_erase_page+0x118>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d802      	bhi.n	8002270 <flash_erase_page+0x80>
 800226a:	2307      	movs	r3, #7
 800226c:	627b      	str	r3, [r7, #36]	@ 0x24
 800226e:	e005      	b.n	800227c <flash_erase_page+0x8c>
    else {
        logInfo("CFG[FLASH] erase: INVALID addr=0x%08lX\r\n", (unsigned long)addr);
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	4826      	ldr	r0, [pc, #152]	@ (800230c <flash_erase_page+0x11c>)
 8002274:	f000 fb88 	bl	8002988 <logInfo>
        return NV_CFG_ERR_FLASH_OP;
 8002278:	2304      	movs	r3, #4
 800227a:	e032      	b.n	80022e2 <flash_erase_page+0xf2>
    }

    logInfo("CFG[FLASH] erase: addr=0x%08lX -> sector=%lu\r\n",
 800227c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4823      	ldr	r0, [pc, #140]	@ (8002310 <flash_erase_page+0x120>)
 8002282:	f000 fb81 	bl	8002988 <logInfo>
            (unsigned long)addr, (unsigned long)sector);

    memset(&erase, 0, sizeof(erase));
 8002286:	f107 030c 	add.w	r3, r7, #12
 800228a:	2214      	movs	r2, #20
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f004 f9e8 	bl	8006664 <memset>
    erase.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
    erase.Banks        = FLASH_BANK_1;              /* F446RE tek bank */
 8002298:	2301      	movs	r3, #1
 800229a:	613b      	str	r3, [r7, #16]
    erase.Sector       = sector;
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229e:	617b      	str	r3, [r7, #20]
    erase.NbSectors    = 1;
 80022a0:	2301      	movs	r3, #1
 80022a2:	61bb      	str	r3, [r7, #24]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;     /* 2.7V - 3.6V */
 80022a4:	2302      	movs	r3, #2
 80022a6:	61fb      	str	r3, [r7, #28]

    HAL_FLASH_Unlock();
 80022a8:	f001 fb86 	bl	80039b8 <HAL_FLASH_Unlock>
    st = HAL_FLASHEx_Erase(&erase, &sector_error);
 80022ac:	f107 0208 	add.w	r2, r7, #8
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	4611      	mov	r1, r2
 80022b6:	4618      	mov	r0, r3
 80022b8:	f001 fcf0 	bl	8003c9c <HAL_FLASHEx_Erase>
 80022bc:	4603      	mov	r3, r0
 80022be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    HAL_FLASH_Lock();
 80022c2:	f001 fb9b 	bl	80039fc <HAL_FLASH_Lock>

    logInfo("CFG[FLASH] erase: st=%ld err=0x%08lX\r\n",
 80022c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	4619      	mov	r1, r3
 80022ce:	4811      	ldr	r0, [pc, #68]	@ (8002314 <flash_erase_page+0x124>)
 80022d0:	f000 fb5a 	bl	8002988 <logInfo>
            (long)st, (unsigned long)sector_error);

    if (st != HAL_OK) {
 80022d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <flash_erase_page+0xf0>
        return NV_CFG_ERR_FLASH_OP;
 80022dc:	2304      	movs	r3, #4
 80022de:	e000      	b.n	80022e2 <flash_erase_page+0xf2>
    }
    return NV_CFG_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3728      	adds	r7, #40	@ 0x28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	08004000 	.word	0x08004000
 80022f0:	08008000 	.word	0x08008000
 80022f4:	0800c000 	.word	0x0800c000
 80022f8:	0800ffff 	.word	0x0800ffff
 80022fc:	0801ffff 	.word	0x0801ffff
 8002300:	0803ffff 	.word	0x0803ffff
 8002304:	0805ffff 	.word	0x0805ffff
 8002308:	0807ffff 	.word	0x0807ffff
 800230c:	0800898c 	.word	0x0800898c
 8002310:	080089b8 	.word	0x080089b8
 8002314:	080089e8 	.word	0x080089e8

08002318 <flash_program>:


static nv_cfg_result_t flash_program(uint32_t addr, const void *src, uint32_t len)
{
 8002318:	b5b0      	push	{r4, r5, r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
    const uint8_t     *p  = (const uint8_t *)src;
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	623b      	str	r3, [r7, #32]
    HAL_StatusTypeDef  st;

    logInfo("CFG[FLASH] prog: addr=0x%08lX len=%lu\r\n",
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	68f9      	ldr	r1, [r7, #12]
 800232c:	4824      	ldr	r0, [pc, #144]	@ (80023c0 <flash_program+0xa8>)
 800232e:	f000 fb2b 	bl	8002988 <logInfo>
            (unsigned long)addr, (unsigned long)len);

    HAL_FLASH_Unlock();
 8002332:	f001 fb41 	bl	80039b8 <HAL_FLASH_Unlock>
    for (uint32_t i = 0; i < len; i += 4) {
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24
 800233a:	e032      	b.n	80023a2 <flash_program+0x8a>
        uint32_t word  = 0xFFFFFFFFu;
 800233c:	f04f 33ff 	mov.w	r3, #4294967295
 8002340:	617b      	str	r3, [r7, #20]
        uint32_t chunk = (len - i >= 4) ? 4 : (len - i);
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b04      	cmp	r3, #4
 800234a:	bf28      	it	cs
 800234c:	2304      	movcs	r3, #4
 800234e:	61fb      	str	r3, [r7, #28]

        memcpy(&word, p + i, chunk);
 8002350:	6a3a      	ldr	r2, [r7, #32]
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	18d1      	adds	r1, r2, r3
 8002356:	f107 0314 	add.w	r3, r7, #20
 800235a:	69fa      	ldr	r2, [r7, #28]
 800235c:	4618      	mov	r0, r3
 800235e:	f004 f9eb 	bl	8006738 <memcpy>

        st = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr + i, word);
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002366:	18d1      	adds	r1, r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	2200      	movs	r2, #0
 800236c:	461c      	mov	r4, r3
 800236e:	4615      	mov	r5, r2
 8002370:	4622      	mov	r2, r4
 8002372:	462b      	mov	r3, r5
 8002374:	2002      	movs	r0, #2
 8002376:	f001 facd 	bl	8003914 <HAL_FLASH_Program>
 800237a:	4603      	mov	r3, r0
 800237c:	76fb      	strb	r3, [r7, #27]
        if (st != HAL_OK) {
 800237e:	7efb      	ldrb	r3, [r7, #27]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00b      	beq.n	800239c <flash_program+0x84>
            HAL_FLASH_Lock();
 8002384:	f001 fb3a 	bl	80039fc <HAL_FLASH_Lock>
            logInfo("CFG[FLASH] prog FAIL at 0x%08lX st=%ld\r\n",
                    (unsigned long)(addr + i), (long)st);
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238c:	4413      	add	r3, r2
            logInfo("CFG[FLASH] prog FAIL at 0x%08lX st=%ld\r\n",
 800238e:	7efa      	ldrb	r2, [r7, #27]
 8002390:	4619      	mov	r1, r3
 8002392:	480c      	ldr	r0, [pc, #48]	@ (80023c4 <flash_program+0xac>)
 8002394:	f000 faf8 	bl	8002988 <logInfo>
            return NV_CFG_ERR_FLASH_OP;
 8002398:	2304      	movs	r3, #4
 800239a:	e00c      	b.n	80023b6 <flash_program+0x9e>
    for (uint32_t i = 0; i < len; i += 4) {
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	3304      	adds	r3, #4
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d3c8      	bcc.n	800233c <flash_program+0x24>
        }
    }
    HAL_FLASH_Lock();
 80023aa:	f001 fb27 	bl	80039fc <HAL_FLASH_Lock>

    logInfo("CFG[FLASH] prog: OK\r\n");
 80023ae:	4806      	ldr	r0, [pc, #24]	@ (80023c8 <flash_program+0xb0>)
 80023b0:	f000 faea 	bl	8002988 <logInfo>
    return NV_CFG_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3728      	adds	r7, #40	@ 0x28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bdb0      	pop	{r4, r5, r7, pc}
 80023be:	bf00      	nop
 80023c0:	08008a10 	.word	0x08008a10
 80023c4:	08008a38 	.word	0x08008a38
 80023c8:	08008a64 	.word	0x08008a64

080023cc <nv_cfg_commit>:



nv_cfg_result_t nv_cfg_commit(nv_cfg_ctx_t *ctx)
{
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b0d7      	sub	sp, #348	@ 0x15c
 80023d0:	af04      	add	r7, sp, #16
 80023d2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80023d6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80023da:	6018      	str	r0, [r3, #0]
    if (!ctx || !ctx->rec_loaded) {
 80023dc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80023e0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00b      	beq.n	8002402 <nv_cfg_commit+0x36>
 80023ea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80023ee:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 80023f8:	f083 0301 	eor.w	r3, r3, #1
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d004      	beq.n	800240c <nv_cfg_commit+0x40>
        logInfo("CFG commit: invalid ctx or !rec_loaded\r\n");
 8002402:	4879      	ldr	r0, [pc, #484]	@ (80025e8 <nv_cfg_commit+0x21c>)
 8002404:	f000 fac0 	bl	8002988 <logInfo>
        return NV_CFG_ERR_INVALID_PARAM;
 8002408:	2301      	movs	r3, #1
 800240a:	e0e7      	b.n	80025dc <nv_cfg_commit+0x210>
    }

    /* Aktif slot A ise hedef B, aktif B ise hedef A */
    uint32_t target = (ctx->active_slot_addr == ctx->slotA_addr) ?
 800240c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002410:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	695a      	ldr	r2, [r3, #20]
 8002418:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800241c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
                      ctx->slotB_addr : ctx->slotA_addr;
 8002424:	429a      	cmp	r2, r3
 8002426:	d106      	bne.n	8002436 <nv_cfg_commit+0x6a>
 8002428:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800242c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	e005      	b.n	8002442 <nv_cfg_commit+0x76>
 8002436:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800243a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
    uint32_t target = (ctx->active_slot_addr == ctx->slotA_addr) ?
 8002442:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    nv_cfg_record_t tmp = ctx->rec;
 8002446:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800244a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8002454:	331d      	adds	r3, #29
 8002456:	2297      	movs	r2, #151	@ 0x97
 8002458:	4619      	mov	r1, r3
 800245a:	f004 f96d 	bl	8006738 <memcpy>
    tmp.seq     = ctx->active_seq + 1;
 800245e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002462:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	3301      	adds	r3, #1
 800246c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    tmp.magic   = NV_CFG_MAGIC;
 8002470:	4b5e      	ldr	r3, [pc, #376]	@ (80025ec <nv_cfg_commit+0x220>)
 8002472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    tmp.version = NV_CFG_VERSION;
 8002476:	2301      	movs	r3, #1
 8002478:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
    tmp.length  = sizeof(nv_cfg_record_t);
 800247c:	2397      	movs	r3, #151	@ 0x97
 800247e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

    tmp.crc32 = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    uint32_t crc = calc_crc32(&tmp, tmp.length);
 8002488:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800248c:	461a      	mov	r2, r3
 800248e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002492:	4611      	mov	r1, r2
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fbb3 	bl	8001c00 <calc_crc32>
 800249a:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140
    tmp.crc32 = crc;
 800249e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80024a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    logInfo("CFG commit: target=0x%08lX old_active=0x%08lX seq=%lu->%lu len=%u crc=0x%08lX\r\n",
            (unsigned long)target,
            (unsigned long)ctx->active_slot_addr,
 80024a6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80024aa:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6959      	ldr	r1, [r3, #20]
            (unsigned long)ctx->active_seq,
 80024b2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80024b6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6998      	ldr	r0, [r3, #24]
            (unsigned long)tmp.seq,
 80024be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
            (unsigned)tmp.length,
 80024c2:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	@ 0xaa
    logInfo("CFG commit: target=0x%08lX old_active=0x%08lX seq=%lu->%lu len=%u crc=0x%08lX\r\n",
 80024c6:	4614      	mov	r4, r2
            (unsigned long)tmp.crc32);
 80024c8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
    logInfo("CFG commit: target=0x%08lX old_active=0x%08lX seq=%lu->%lu len=%u crc=0x%08lX\r\n",
 80024cc:	9202      	str	r2, [sp, #8]
 80024ce:	9401      	str	r4, [sp, #4]
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	4603      	mov	r3, r0
 80024d4:	460a      	mov	r2, r1
 80024d6:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80024da:	4845      	ldr	r0, [pc, #276]	@ (80025f0 <nv_cfg_commit+0x224>)
 80024dc:	f000 fa54 	bl	8002988 <logInfo>

    /* 1) Sector erase */
    nv_cfg_result_t er = flash_erase_page(target);
 80024e0:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 80024e4:	f7ff fe84 	bl	80021f0 <flash_erase_page>
 80024e8:	4603      	mov	r3, r0
 80024ea:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    logInfo("CFG commit: erase result=%d\r\n", er);
 80024ee:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80024f2:	4619      	mov	r1, r3
 80024f4:	483f      	ldr	r0, [pc, #252]	@ (80025f4 <nv_cfg_commit+0x228>)
 80024f6:	f000 fa47 	bl	8002988 <logInfo>
    if (er != NV_CFG_OK) {
 80024fa:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d005      	beq.n	800250e <nv_cfg_commit+0x142>
        logInfo("CFG commit: ERASE FAILED\r\n");
 8002502:	483d      	ldr	r0, [pc, #244]	@ (80025f8 <nv_cfg_commit+0x22c>)
 8002504:	f000 fa40 	bl	8002988 <logInfo>
        return er;
 8002508:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800250c:	e066      	b.n	80025dc <nv_cfg_commit+0x210>
    }

    /* 2) Program */
    nv_cfg_result_t pr = flash_program(target, &tmp, sizeof(nv_cfg_record_t));
 800250e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002512:	2297      	movs	r2, #151	@ 0x97
 8002514:	4619      	mov	r1, r3
 8002516:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 800251a:	f7ff fefd 	bl	8002318 <flash_program>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
    logInfo("CFG commit: prog result=%d\r\n", pr);
 8002524:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8002528:	4619      	mov	r1, r3
 800252a:	4834      	ldr	r0, [pc, #208]	@ (80025fc <nv_cfg_commit+0x230>)
 800252c:	f000 fa2c 	bl	8002988 <logInfo>
    if (pr != NV_CFG_OK) {
 8002530:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <nv_cfg_commit+0x178>
        logInfo("CFG commit: PROGRAM FAILED\r\n");
 8002538:	4831      	ldr	r0, [pc, #196]	@ (8002600 <nv_cfg_commit+0x234>)
 800253a:	f000 fa25 	bl	8002988 <logInfo>
        return pr;
 800253e:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8002542:	e04b      	b.n	80025dc <nv_cfg_commit+0x210>
    }

    /* 3) Verify */
    nv_cfg_record_t verify;
    flash_read(target, &verify, sizeof(nv_cfg_record_t));
 8002544:	f107 030c 	add.w	r3, r7, #12
 8002548:	2297      	movs	r2, #151	@ 0x97
 800254a:	4619      	mov	r1, r3
 800254c:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002550:	f7ff fb44 	bl	8001bdc <flash_read>
    if (memcmp(&tmp, &verify, sizeof(nv_cfg_record_t)) != 0) {
 8002554:	f107 010c 	add.w	r1, r7, #12
 8002558:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800255c:	2297      	movs	r2, #151	@ 0x97
 800255e:	4618      	mov	r0, r3
 8002560:	f004 f870 	bl	8006644 <memcmp>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d004      	beq.n	8002574 <nv_cfg_commit+0x1a8>
        logInfo("CFG commit: VERIFY FAILED (memcmp mismatch)\r\n");
 800256a:	4826      	ldr	r0, [pc, #152]	@ (8002604 <nv_cfg_commit+0x238>)
 800256c:	f000 fa0c 	bl	8002988 <logInfo>
        return NV_CFG_ERR_FLASH_OP;
 8002570:	2304      	movs	r3, #4
 8002572:	e033      	b.n	80025dc <nv_cfg_commit+0x210>
    }

    ctx->active_slot_addr = target;
 8002574:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002578:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002582:	615a      	str	r2, [r3, #20]
    ctx->active_seq       = tmp.seq;
 8002584:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002588:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800258c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	619a      	str	r2, [r3, #24]
    ctx->active_valid     = true;
 8002594:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002598:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2201      	movs	r2, #1
 80025a0:	771a      	strb	r2, [r3, #28]
    ctx->rec              = tmp;
 80025a2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80025a6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	331d      	adds	r3, #29
 80025ae:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 80025b2:	2297      	movs	r2, #151	@ 0x97
 80025b4:	4618      	mov	r0, r3
 80025b6:	f004 f8bf 	bl	8006738 <memcpy>

    logInfo("CFG commit: OK new_active=0x%08lX seq=%lu\r\n",
            (unsigned long)ctx->active_slot_addr,
 80025ba:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80025be:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6959      	ldr	r1, [r3, #20]
            (unsigned long)ctx->active_seq);
 80025c6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80025ca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699b      	ldr	r3, [r3, #24]
    logInfo("CFG commit: OK new_active=0x%08lX seq=%lu\r\n",
 80025d2:	461a      	mov	r2, r3
 80025d4:	480c      	ldr	r0, [pc, #48]	@ (8002608 <nv_cfg_commit+0x23c>)
 80025d6:	f000 f9d7 	bl	8002988 <logInfo>

    return NV_CFG_OK;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	f507 77a6 	add.w	r7, r7, #332	@ 0x14c
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd90      	pop	{r4, r7, pc}
 80025e6:	bf00      	nop
 80025e8:	08008a7c 	.word	0x08008a7c
 80025ec:	c0ffee31 	.word	0xc0ffee31
 80025f0:	08008aa8 	.word	0x08008aa8
 80025f4:	08008af8 	.word	0x08008af8
 80025f8:	08008b18 	.word	0x08008b18
 80025fc:	08008b34 	.word	0x08008b34
 8002600:	08008b54 	.word	0x08008b54
 8002604:	08008b74 	.word	0x08008b74
 8002608:	08008ba4 	.word	0x08008ba4

0800260c <nvsesp_parseVersionJson>:
#include "nvsesp.h"
#include "nvsdatabase.h"
#include "nvslogger.h"

int nvsesp_parseVersionJson(const char *rxBuffer)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b096      	sub	sp, #88	@ 0x58
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
    if (rxBuffer == NULL) return -1;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d102      	bne.n	8002620 <nvsesp_parseVersionJson+0x14>
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e04a      	b.n	80026b6 <nvsesp_parseVersionJson+0xaa>

    const char *jsonStart = strstr(rxBuffer, "{\"version\":\"");
 8002620:	4927      	ldr	r1, [pc, #156]	@ (80026c0 <nvsesp_parseVersionJson+0xb4>)
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f004 f846 	bl	80066b4 <strstr>
 8002628:	6538      	str	r0, [r7, #80]	@ 0x50
    if (jsonStart) {
 800262a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800262c:	2b00      	cmp	r3, #0
 800262e:	d03d      	beq.n	80026ac <nvsesp_parseVersionJson+0xa0>
        jsonStart += strlen("{\"version\":\"");
 8002630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002632:	330c      	adds	r3, #12
 8002634:	653b      	str	r3, [r7, #80]	@ 0x50

        char versionStr[4] = {0};  // Maks 3 basamakl versiyon
 8002636:	2300      	movs	r3, #0
 8002638:	64bb      	str	r3, [r7, #72]	@ 0x48
        int i = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	657b      	str	r3, [r7, #84]	@ 0x54
        while (jsonStart[i] && jsonStart[i] != '"' && i < sizeof(versionStr) - 1) {
 800263e:	e00c      	b.n	800265a <nvsesp_parseVersionJson+0x4e>
            versionStr[i] = jsonStart[i];
 8002640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002642:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002644:	4413      	add	r3, r2
 8002646:	7819      	ldrb	r1, [r3, #0]
 8002648:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800264c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800264e:	4413      	add	r3, r2
 8002650:	460a      	mov	r2, r1
 8002652:	701a      	strb	r2, [r3, #0]
            i++;
 8002654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002656:	3301      	adds	r3, #1
 8002658:	657b      	str	r3, [r7, #84]	@ 0x54
        while (jsonStart[i] && jsonStart[i] != '"' && i < sizeof(versionStr) - 1) {
 800265a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800265c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800265e:	4413      	add	r3, r2
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d008      	beq.n	8002678 <nvsesp_parseVersionJson+0x6c>
 8002666:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002668:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b22      	cmp	r3, #34	@ 0x22
 8002670:	d002      	beq.n	8002678 <nvsesp_parseVersionJson+0x6c>
 8002672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002674:	2b02      	cmp	r3, #2
 8002676:	d9e3      	bls.n	8002640 <nvsesp_parseVersionJson+0x34>
        }
        versionStr[i] = '\0';
 8002678:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800267c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800267e:	4413      	add	r3, r2
 8002680:	2200      	movs	r2, #0
 8002682:	701a      	strb	r2, [r3, #0]

        int version = atoi(versionStr);
 8002684:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002688:	4618      	mov	r0, r3
 800268a:	f003 fe8f 	bl	80063ac <atoi>
 800268e:	64f8      	str	r0, [r7, #76]	@ 0x4c

        char logStr[64];
        sprintf(logStr, "BL INFO: Firmware version = %d\n", version);
 8002690:	f107 0308 	add.w	r3, r7, #8
 8002694:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002696:	490b      	ldr	r1, [pc, #44]	@ (80026c4 <nvsesp_parseVersionJson+0xb8>)
 8002698:	4618      	mov	r0, r3
 800269a:	f003 ff47 	bl	800652c <siprintf>
        logInfo(logStr);
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 f970 	bl	8002988 <logInfo>

        return version;
 80026a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026aa:	e004      	b.n	80026b6 <nvsesp_parseVersionJson+0xaa>
    }

    logInfo("BL ERROR: Version JSON not found.\n");
 80026ac:	4806      	ldr	r0, [pc, #24]	@ (80026c8 <nvsesp_parseVersionJson+0xbc>)
 80026ae:	f000 f96b 	bl	8002988 <logInfo>
    return -1;
 80026b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3758      	adds	r7, #88	@ 0x58
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	08008be4 	.word	0x08008be4
 80026c4:	08008bf4 	.word	0x08008bf4
 80026c8:	08008c14 	.word	0x08008c14

080026cc <nvsesp_sendAtCommand>:
//}



NVS_ESP_STATUS nvsesp_sendAtCommand(const char *cmd, uint32_t timeoutMs)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	f6ad 4df8 	subw	sp, sp, #3320	@ 0xcf8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 80026d8:	f6a3 43f4 	subw	r3, r3, #3316	@ 0xcf4
 80026dc:	6018      	str	r0, [r3, #0]
 80026de:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 80026e2:	f6a3 43f8 	subw	r3, r3, #3320	@ 0xcf8
 80026e6:	6019      	str	r1, [r3, #0]
	NVS_ESP_HANDLE espHandle;
	NVS_ESP_STATUS espStatus = NS_ESP_STATUS_FAIL;
 80026e8:	230f      	movs	r3, #15
 80026ea:	f887 3cf7 	strb.w	r3, [r7, #3319]	@ 0xcf7
	uint8_t ATisOK = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	f887 3cf6 	strb.w	r3, [r7, #3318]	@ 0xcf6
	uint8_t failCount = 0; // Eklenen saya
 80026f4:	2300      	movs	r3, #0
 80026f6:	f887 3cf5 	strb.w	r3, [r7, #3317]	@ 0xcf5
	espHandle.timeout = timeoutMs;
 80026fa:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 80026fe:	f5a3 6345 	sub.w	r3, r3, #3152	@ 0xc50
 8002702:	f607 42f8 	addw	r2, r7, #3320	@ 0xcf8
 8002706:	f6a2 42f8 	subw	r2, r2, #3320	@ 0xcf8
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
	memset(espHandle.ATcommand, 0, sizeof(espHandle.ATcommand));
 8002710:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002714:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8002718:	2240      	movs	r2, #64	@ 0x40
 800271a:	2100      	movs	r1, #0
 800271c:	4618      	mov	r0, r3
 800271e:	f003 ffa1 	bl	8006664 <memset>

	while (!ATisOK) {
 8002722:	e0bd      	b.n	80028a0 <nvsesp_sendAtCommand+0x1d4>
		// Eer 5 denemeden fazla olduysa k
		if (failCount >= 5) {
 8002724:	f897 3cf5 	ldrb.w	r3, [r7, #3317]	@ 0xcf5
 8002728:	2b04      	cmp	r3, #4
 800272a:	d903      	bls.n	8002734 <nvsesp_sendAtCommand+0x68>
			logInfo("BL ERROR: Too many failed attempts, exiting...\n");
 800272c:	4862      	ldr	r0, [pc, #392]	@ (80028b8 <nvsesp_sendAtCommand+0x1ec>)
 800272e:	f000 f92b 	bl	8002988 <logInfo>
			break;
 8002732:	e0ba      	b.n	80028aa <nvsesp_sendAtCommand+0x1de>
		}

		sprintf(espHandle.ATcommand, "%s\r\n", cmd);
 8002734:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 8002738:	f6a3 43f4 	subw	r3, r3, #3316	@ 0xcf4
 800273c:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8002740:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	495d      	ldr	r1, [pc, #372]	@ (80028bc <nvsesp_sendAtCommand+0x1f0>)
 8002748:	f003 fef0 	bl	800652c <siprintf>
		memset(espHandle.rxBuffer, 0, sizeof(espHandle.rxBuffer));
 800274c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002750:	3302      	adds	r3, #2
 8002752:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002756:	2100      	movs	r1, #0
 8002758:	4618      	mov	r0, r3
 800275a:	f003 ff83 	bl	8006664 <memset>

		if (HAL_UART_Transmit(&huart1, (uint8_t*)espHandle.ATcommand, strlen(espHandle.ATcommand), 1000) != HAL_OK)
 800275e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002762:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8002766:	4618      	mov	r0, r3
 8002768:	f7fd fd52 	bl	8000210 <strlen>
 800276c:	4603      	mov	r3, r0
 800276e:	b29a      	uxth	r2, r3
 8002770:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002774:	f603 0108 	addw	r1, r3, #2056	@ 0x808
 8002778:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800277c:	4850      	ldr	r0, [pc, #320]	@ (80028c0 <nvsesp_sendAtCommand+0x1f4>)
 800277e:	f002 fb93 	bl	8004ea8 <HAL_UART_Transmit>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d010      	beq.n	80027aa <nvsesp_sendAtCommand+0xde>
		{
			char msg[160];
			snprintf(msg, sizeof(msg), "BL ERROR: Transmit failed for cmd: %s\n", cmd);
 8002788:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 800278c:	f6a3 43f4 	subw	r3, r3, #3316	@ 0xcf4
 8002790:	f107 0008 	add.w	r0, r7, #8
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a4b      	ldr	r2, [pc, #300]	@ (80028c4 <nvsesp_sendAtCommand+0x1f8>)
 8002798:	21a0      	movs	r1, #160	@ 0xa0
 800279a:	f003 fe91 	bl	80064c0 <sniprintf>
			logInfo(msg);
 800279e:	f107 0308 	add.w	r3, r7, #8
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 f8f0 	bl	8002988 <logInfo>
			break;
 80027a8:	e07f      	b.n	80028aa <nvsesp_sendAtCommand+0x1de>
		}

		uint32_t start_time = HAL_GetTick();
 80027aa:	f000 fb53 	bl	8002e54 <HAL_GetTick>
 80027ae:	f8c7 0cf0 	str.w	r0, [r7, #3312]	@ 0xcf0
		while (HAL_UART_Receive(&huart1, (uint8_t*)espHandle.rxBuffer, sizeof(espHandle.rxBuffer), espHandle.timeout) != HAL_OK)
 80027b2:	e00d      	b.n	80027d0 <nvsesp_sendAtCommand+0x104>
		{
			if (HAL_GetTick() - start_time >= espHandle.timeout)
 80027b4:	f000 fb4e 	bl	8002e54 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	f8d7 3cf0 	ldr.w	r3, [r7, #3312]	@ 0xcf0
 80027be:	1ad2      	subs	r2, r2, r3
 80027c0:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 80027c4:	f5a3 6345 	sub.w	r3, r3, #3152	@ 0xc50
 80027c8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d212      	bcs.n	80027f6 <nvsesp_sendAtCommand+0x12a>
		while (HAL_UART_Receive(&huart1, (uint8_t*)espHandle.rxBuffer, sizeof(espHandle.rxBuffer), espHandle.timeout) != HAL_OK)
 80027d0:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 80027d4:	f5a3 6345 	sub.w	r3, r3, #3152	@ 0xc50
 80027d8:	f8d3 2804 	ldr.w	r2, [r3, #2052]	@ 0x804
 80027dc:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80027e0:	1c99      	adds	r1, r3, #2
 80027e2:	4613      	mov	r3, r2
 80027e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027e8:	4835      	ldr	r0, [pc, #212]	@ (80028c0 <nvsesp_sendAtCommand+0x1f4>)
 80027ea:	f002 fbe8 	bl	8004fbe <HAL_UART_Receive>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1df      	bne.n	80027b4 <nvsesp_sendAtCommand+0xe8>
 80027f4:	e000      	b.n	80027f8 <nvsesp_sendAtCommand+0x12c>
				break;
 80027f6:	bf00      	nop
		}

		if (strstr((char*)espHandle.rxBuffer, ">") || strstr((char*)espHandle.rxBuffer, "CLOSED") ||
 80027f8:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80027fc:	3302      	adds	r3, #2
 80027fe:	213e      	movs	r1, #62	@ 0x3e
 8002800:	4618      	mov	r0, r3
 8002802:	f003 ff37 	bl	8006674 <strchr>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d11d      	bne.n	8002848 <nvsesp_sendAtCommand+0x17c>
 800280c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002810:	3302      	adds	r3, #2
 8002812:	492d      	ldr	r1, [pc, #180]	@ (80028c8 <nvsesp_sendAtCommand+0x1fc>)
 8002814:	4618      	mov	r0, r3
 8002816:	f003 ff4d 	bl	80066b4 <strstr>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d113      	bne.n	8002848 <nvsesp_sendAtCommand+0x17c>
			strstr((char*)espHandle.rxBuffer, "OK") || strstr((char*)espHandle.rxBuffer, "ready"))
 8002820:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002824:	3302      	adds	r3, #2
 8002826:	4929      	ldr	r1, [pc, #164]	@ (80028cc <nvsesp_sendAtCommand+0x200>)
 8002828:	4618      	mov	r0, r3
 800282a:	f003 ff43 	bl	80066b4 <strstr>
 800282e:	4603      	mov	r3, r0
		if (strstr((char*)espHandle.rxBuffer, ">") || strstr((char*)espHandle.rxBuffer, "CLOSED") ||
 8002830:	2b00      	cmp	r3, #0
 8002832:	d109      	bne.n	8002848 <nvsesp_sendAtCommand+0x17c>
			strstr((char*)espHandle.rxBuffer, "OK") || strstr((char*)espHandle.rxBuffer, "ready"))
 8002834:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002838:	3302      	adds	r3, #2
 800283a:	4925      	ldr	r1, [pc, #148]	@ (80028d0 <nvsesp_sendAtCommand+0x204>)
 800283c:	4618      	mov	r0, r3
 800283e:	f003 ff39 	bl	80066b4 <strstr>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d016      	beq.n	8002876 <nvsesp_sendAtCommand+0x1aa>
		{
			char msg[160];
			snprintf(msg, sizeof(msg), "BL INFO: SUCCESS for cmd: %s\n", cmd);
 8002848:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 800284c:	f6a3 43f4 	subw	r3, r3, #3316	@ 0xcf4
 8002850:	f107 0008 	add.w	r0, r7, #8
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a1f      	ldr	r2, [pc, #124]	@ (80028d4 <nvsesp_sendAtCommand+0x208>)
 8002858:	21a0      	movs	r1, #160	@ 0xa0
 800285a:	f003 fe31 	bl	80064c0 <sniprintf>
			logInfo(msg);
 800285e:	f107 0308 	add.w	r3, r7, #8
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f890 	bl	8002988 <logInfo>
			ATisOK = 1;
 8002868:	2301      	movs	r3, #1
 800286a:	f887 3cf6 	strb.w	r3, [r7, #3318]	@ 0xcf6
			espStatus = NS_ESP_STATUS_SUCCESS;
 800286e:	230e      	movs	r3, #14
 8002870:	f887 3cf7 	strb.w	r3, [r7, #3319]	@ 0xcf7
		{
 8002874:	e014      	b.n	80028a0 <nvsesp_sendAtCommand+0x1d4>
		}
		else
		{
			char msg[160];
			snprintf(msg, sizeof(msg), "BL ERROR: Transmit failed for cmd: %s\n", cmd);
 8002876:	f607 43f8 	addw	r3, r7, #3320	@ 0xcf8
 800287a:	f6a3 43f4 	subw	r3, r3, #3316	@ 0xcf4
 800287e:	f107 0008 	add.w	r0, r7, #8
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a0f      	ldr	r2, [pc, #60]	@ (80028c4 <nvsesp_sendAtCommand+0x1f8>)
 8002886:	21a0      	movs	r1, #160	@ 0xa0
 8002888:	f003 fe1a 	bl	80064c0 <sniprintf>
			logInfo(msg);
 800288c:	f107 0308 	add.w	r3, r7, #8
 8002890:	4618      	mov	r0, r3
 8002892:	f000 f879 	bl	8002988 <logInfo>
			failCount++; // Baarsz deneme saysn artr
 8002896:	f897 3cf5 	ldrb.w	r3, [r7, #3317]	@ 0xcf5
 800289a:	3301      	adds	r3, #1
 800289c:	f887 3cf5 	strb.w	r3, [r7, #3317]	@ 0xcf5
	while (!ATisOK) {
 80028a0:	f897 3cf6 	ldrb.w	r3, [r7, #3318]	@ 0xcf6
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f43f af3d 	beq.w	8002724 <nvsesp_sendAtCommand+0x58>
		}
	}

	return espStatus;
 80028aa:	f897 3cf7 	ldrb.w	r3, [r7, #3319]	@ 0xcf7
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	f607 47f8 	addw	r7, r7, #3320	@ 0xcf8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	08008dbc 	.word	0x08008dbc
 80028bc:	08008dec 	.word	0x08008dec
 80028c0:	20001324 	.word	0x20001324
 80028c4:	08008df4 	.word	0x08008df4
 80028c8:	08008cd4 	.word	0x08008cd4
 80028cc:	08008cdc 	.word	0x08008cdc
 80028d0:	08008e1c 	.word	0x08008e1c
 80028d4:	08008e24 	.word	0x08008e24

080028d8 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	807b      	strh	r3, [r7, #2]
	/*ISR Fonksiyonlarnda Log yapma!!!*/
    if (huart->Instance == USART1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a14      	ldr	r2, [pc, #80]	@ (800293c <HAL_UARTEx_RxEventCallback+0x64>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d122      	bne.n	8002934 <HAL_UARTEx_RxEventCallback+0x5c>
    {
        uint16_t n = (Size < NS_AP_LOG_COPY_MAX) ? Size : NS_AP_LOG_COPY_MAX;
 80028ee:	887b      	ldrh	r3, [r7, #2]
 80028f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028f4:	bf28      	it	cs
 80028f6:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80028fa:	81fb      	strh	r3, [r7, #14]

        memcpy((void*)apModeGetData.g_log_buf,apModeGetData.RxData, n);
 80028fc:	89fb      	ldrh	r3, [r7, #14]
 80028fe:	461a      	mov	r2, r3
 8002900:	490f      	ldr	r1, [pc, #60]	@ (8002940 <HAL_UARTEx_RxEventCallback+0x68>)
 8002902:	4810      	ldr	r0, [pc, #64]	@ (8002944 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002904:	f003 ff18 	bl	8006738 <memcpy>
        apModeGetData.g_rx_size  = n;
 8002908:	4a0d      	ldr	r2, [pc, #52]	@ (8002940 <HAL_UARTEx_RxEventCallback+0x68>)
 800290a:	89fb      	ldrh	r3, [r7, #14]
 800290c:	f8a2 3802 	strh.w	r3, [r2, #2050]	@ 0x802
        apModeGetData.g_rx_ready = true;
 8002910:	4b0b      	ldr	r3, [pc, #44]	@ (8002940 <HAL_UARTEx_RxEventCallback+0x68>)
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2800 	strb.w	r2, [r3, #2048]	@ 0x800

        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, apModeGetData.RxData, NS_AP_UART_DMA_RX_SIZE);
 8002918:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800291c:	4908      	ldr	r1, [pc, #32]	@ (8002940 <HAL_UARTEx_RxEventCallback+0x68>)
 800291e:	480a      	ldr	r0, [pc, #40]	@ (8002948 <HAL_UARTEx_RxEventCallback+0x70>)
 8002920:	f002 fbe4 	bl	80050ec <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8002924:	4b09      	ldr	r3, [pc, #36]	@ (800294c <HAL_UARTEx_RxEventCallback+0x74>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	4b08      	ldr	r3, [pc, #32]	@ (800294c <HAL_UARTEx_RxEventCallback+0x74>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0208 	bic.w	r2, r2, #8
 8002932:	601a      	str	r2, [r3, #0]
    }
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40011000 	.word	0x40011000
 8002940:	200000a0 	.word	0x200000a0
 8002944:	200004a0 	.word	0x200004a0
 8002948:	20001324 	.word	0x20001324
 800294c:	200013b4 	.word	0x200013b4

08002950 <nvsesp_apModeGetDataInit>:

}


void nvsesp_apModeGetDataInit(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	  apModeGetData.g_rx_ready = false;
 8002954:	4b09      	ldr	r3, [pc, #36]	@ (800297c <nvsesp_apModeGetDataInit+0x2c>)
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2800 	strb.w	r2, [r3, #2048]	@ 0x800
	  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, apModeGetData.RxData, NS_AP_UART_DMA_RX_SIZE);
 800295c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002960:	4906      	ldr	r1, [pc, #24]	@ (800297c <nvsesp_apModeGetDataInit+0x2c>)
 8002962:	4807      	ldr	r0, [pc, #28]	@ (8002980 <nvsesp_apModeGetDataInit+0x30>)
 8002964:	f002 fbc2 	bl	80050ec <HAL_UARTEx_ReceiveToIdle_DMA>
	  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8002968:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <nvsesp_apModeGetDataInit+0x34>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	4b05      	ldr	r3, [pc, #20]	@ (8002984 <nvsesp_apModeGetDataInit+0x34>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0208 	bic.w	r2, r2, #8
 8002976:	601a      	str	r2, [r3, #0]
}
 8002978:	bf00      	nop
 800297a:	bd80      	pop	{r7, pc}
 800297c:	200000a0 	.word	0x200000a0
 8002980:	20001324 	.word	0x20001324
 8002984:	200013b4 	.word	0x200013b4

08002988 <logInfo>:




void logInfo(const char *format, ...)
{
 8002988:	b40f      	push	{r0, r1, r2, r3}
 800298a:	b580      	push	{r7, lr}
 800298c:	b086      	sub	sp, #24
 800298e:	af00      	add	r7, sp, #0
	static  char buf[412];

    va_list ap;
    va_start(ap, format);
 8002990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002994:	603b      	str	r3, [r7, #0]
    int n = vsnprintf(buf, sizeof(buf), format, ap);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	6a3a      	ldr	r2, [r7, #32]
 800299a:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 800299e:	481d      	ldr	r0, [pc, #116]	@ (8002a14 <logInfo+0x8c>)
 80029a0:	f003 fe42 	bl	8006628 <vsniprintf>
 80029a4:	60f8      	str	r0, [r7, #12]
    va_end(ap);

    if (n < 0) {
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	db29      	blt.n	8002a00 <logInfo+0x78>
        return;
    }

    size_t len = (n >= (int)sizeof(buf)) ? (sizeof(buf) - 1) : (size_t)n;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f240 129b 	movw	r2, #411	@ 0x19b
 80029b2:	4293      	cmp	r3, r2
 80029b4:	bfa8      	it	ge
 80029b6:	4613      	movge	r3, r2
 80029b8:	60bb      	str	r3, [r7, #8]
    size_t sent = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
    while (sent < len) {
 80029be:	e01a      	b.n	80029f6 <logInfo+0x6e>
        size_t chunk = len - sent;
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	613b      	str	r3, [r7, #16]
        if (chunk > 64) chunk = 64;
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	2b40      	cmp	r3, #64	@ 0x40
 80029cc:	d901      	bls.n	80029d2 <logInfo+0x4a>
 80029ce:	2340      	movs	r3, #64	@ 0x40
 80029d0:	613b      	str	r3, [r7, #16]

        HAL_StatusTypeDef st = HAL_UART_Transmit(&huart2,
                                                 (uint8_t *)&buf[sent],
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	4a0f      	ldr	r2, [pc, #60]	@ (8002a14 <logInfo+0x8c>)
 80029d6:	1899      	adds	r1, r3, r2
        HAL_StatusTypeDef st = HAL_UART_Transmit(&huart2,
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	b29a      	uxth	r2, r3
 80029dc:	23c8      	movs	r3, #200	@ 0xc8
 80029de:	480e      	ldr	r0, [pc, #56]	@ (8002a18 <logInfo+0x90>)
 80029e0:	f002 fa62 	bl	8004ea8 <HAL_UART_Transmit>
 80029e4:	4603      	mov	r3, r0
 80029e6:	71fb      	strb	r3, [r7, #7]
                                                 (uint16_t)chunk,
                                                 200);
        if (st != HAL_OK)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10a      	bne.n	8002a04 <logInfo+0x7c>
            break;
        sent += chunk;
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	4413      	add	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]
    while (sent < len) {
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d3e0      	bcc.n	80029c0 <logInfo+0x38>
 80029fe:	e002      	b.n	8002a06 <logInfo+0x7e>
        return;
 8002a00:	bf00      	nop
 8002a02:	e000      	b.n	8002a06 <logInfo+0x7e>
            break;
 8002a04:	bf00      	nop
    }
}
 8002a06:	3718      	adds	r7, #24
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a0e:	b004      	add	sp, #16
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	2000149c 	.word	0x2000149c
 8002a18:	2000136c 	.word	0x2000136c

08002a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <HAL_MspInit+0x4c>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002a68 <HAL_MspInit+0x4c>)
 8002a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a32:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <HAL_MspInit+0x4c>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	603b      	str	r3, [r7, #0]
 8002a42:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_MspInit+0x4c>)
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	4a08      	ldr	r2, [pc, #32]	@ (8002a68 <HAL_MspInit+0x4c>)
 8002a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a4e:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <HAL_MspInit+0x4c>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a5a:	2007      	movs	r0, #7
 8002a5c:	f000 fafa 	bl	8003054 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a60:	bf00      	nop
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40023800 	.word	0x40023800

08002a6c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0b      	ldr	r2, [pc, #44]	@ (8002aa8 <HAL_CRC_MspInit+0x3c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d10d      	bne.n	8002a9a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <HAL_CRC_MspInit+0x40>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	4a09      	ldr	r2, [pc, #36]	@ (8002aac <HAL_CRC_MspInit+0x40>)
 8002a88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8e:	4b07      	ldr	r3, [pc, #28]	@ (8002aac <HAL_CRC_MspInit+0x40>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8002a9a:	bf00      	nop
 8002a9c:	3714      	adds	r7, #20
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40023000 	.word	0x40023000
 8002aac:	40023800 	.word	0x40023800

08002ab0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08c      	sub	sp, #48	@ 0x30
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 031c 	add.w	r3, r7, #28
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a4d      	ldr	r2, [pc, #308]	@ (8002c04 <HAL_UART_MspInit+0x154>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d163      	bne.n	8002b9a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	4b4c      	ldr	r3, [pc, #304]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	4a4b      	ldr	r2, [pc, #300]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002adc:	f043 0310 	orr.w	r3, r3, #16
 8002ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ae2:	4b49      	ldr	r3, [pc, #292]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	61bb      	str	r3, [r7, #24]
 8002aec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	4b45      	ldr	r3, [pc, #276]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af6:	4a44      	ldr	r2, [pc, #272]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002afe:	4b42      	ldr	r3, [pc, #264]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b0a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002b0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b1c:	2307      	movs	r3, #7
 8002b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b20:	f107 031c 	add.w	r3, r7, #28
 8002b24:	4619      	mov	r1, r3
 8002b26:	4839      	ldr	r0, [pc, #228]	@ (8002c0c <HAL_UART_MspInit+0x15c>)
 8002b28:	f001 f9d8 	bl	8003edc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002b2c:	4b38      	ldr	r3, [pc, #224]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b2e:	4a39      	ldr	r2, [pc, #228]	@ (8002c14 <HAL_UART_MspInit+0x164>)
 8002b30:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002b32:	4b37      	ldr	r3, [pc, #220]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b34:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b38:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b3a:	4b35      	ldr	r3, [pc, #212]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b40:	4b33      	ldr	r3, [pc, #204]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b46:	4b32      	ldr	r3, [pc, #200]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b4c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b4e:	4b30      	ldr	r3, [pc, #192]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b54:	4b2e      	ldr	r3, [pc, #184]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b66:	4b2a      	ldr	r3, [pc, #168]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b6c:	4828      	ldr	r0, [pc, #160]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b6e:	f000 facf 	bl	8003110 <HAL_DMA_Init>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002b78:	f7fe fd2c 	bl	80015d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a24      	ldr	r2, [pc, #144]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b80:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b82:	4a23      	ldr	r2, [pc, #140]	@ (8002c10 <HAL_UART_MspInit+0x160>)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002b88:	2200      	movs	r2, #0
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	2025      	movs	r0, #37	@ 0x25
 8002b8e:	f000 fa6c 	bl	800306a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b92:	2025      	movs	r0, #37	@ 0x25
 8002b94:	f000 fa85 	bl	80030a2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b98:	e030      	b.n	8002bfc <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART2)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002c18 <HAL_UART_MspInit+0x168>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d12b      	bne.n	8002bfc <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	4b17      	ldr	r3, [pc, #92]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bac:	4a16      	ldr	r2, [pc, #88]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bb4:	4b14      	ldr	r3, [pc, #80]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8002c08 <HAL_UART_MspInit+0x158>)
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002bdc:	230c      	movs	r3, #12
 8002bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be0:	2302      	movs	r3, #2
 8002be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be8:	2303      	movs	r3, #3
 8002bea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bec:	2307      	movs	r3, #7
 8002bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf0:	f107 031c 	add.w	r3, r7, #28
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4805      	ldr	r0, [pc, #20]	@ (8002c0c <HAL_UART_MspInit+0x15c>)
 8002bf8:	f001 f970 	bl	8003edc <HAL_GPIO_Init>
}
 8002bfc:	bf00      	nop
 8002bfe:	3730      	adds	r7, #48	@ 0x30
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	40011000 	.word	0x40011000
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	40020000 	.word	0x40020000
 8002c10:	200013b4 	.word	0x200013b4
 8002c14:	40026440 	.word	0x40026440
 8002c18:	40004400 	.word	0x40004400

08002c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <NMI_Handler+0x4>

08002c24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <HardFault_Handler+0x4>

08002c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <MemManage_Handler+0x4>

08002c34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <BusFault_Handler+0x4>

08002c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <UsageFault_Handler+0x4>

08002c44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c52:	b480      	push	{r7}
 8002c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c64:	bf00      	nop
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c72:	f000 f8db 	bl	8002e2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	bd80      	pop	{r7, pc}
	...

08002c7c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c80:	4802      	ldr	r0, [pc, #8]	@ (8002c8c <USART1_IRQHandler+0x10>)
 8002c82:	f002 fa8d 	bl	80051a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20001324 	.word	0x20001324

08002c90 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c94:	4802      	ldr	r0, [pc, #8]	@ (8002ca0 <DMA2_Stream2_IRQHandler+0x10>)
 8002c96:	f000 fbd3 	bl	8003440 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	200013b4 	.word	0x200013b4

08002ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cac:	4a14      	ldr	r2, [pc, #80]	@ (8002d00 <_sbrk+0x5c>)
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <_sbrk+0x60>)
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb8:	4b13      	ldr	r3, [pc, #76]	@ (8002d08 <_sbrk+0x64>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d102      	bne.n	8002cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cc0:	4b11      	ldr	r3, [pc, #68]	@ (8002d08 <_sbrk+0x64>)
 8002cc2:	4a12      	ldr	r2, [pc, #72]	@ (8002d0c <_sbrk+0x68>)
 8002cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <_sbrk+0x64>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d207      	bcs.n	8002ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cd4:	f003 fd04 	bl	80066e0 <__errno>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	220c      	movs	r2, #12
 8002cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cde:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce2:	e009      	b.n	8002cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ce4:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <_sbrk+0x64>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cea:	4b07      	ldr	r3, [pc, #28]	@ (8002d08 <_sbrk+0x64>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	4a05      	ldr	r2, [pc, #20]	@ (8002d08 <_sbrk+0x64>)
 8002cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3718      	adds	r7, #24
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20020000 	.word	0x20020000
 8002d04:	00000400 	.word	0x00000400
 8002d08:	20001638 	.word	0x20001638
 8002d0c:	20001788 	.word	0x20001788

08002d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d14:	4b06      	ldr	r3, [pc, #24]	@ (8002d30 <SystemInit+0x20>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1a:	4a05      	ldr	r2, [pc, #20]	@ (8002d30 <SystemInit+0x20>)
 8002d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002d38:	f7ff ffea 	bl	8002d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d3c:	480c      	ldr	r0, [pc, #48]	@ (8002d70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d3e:	490d      	ldr	r1, [pc, #52]	@ (8002d74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d40:	4a0d      	ldr	r2, [pc, #52]	@ (8002d78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d44:	e002      	b.n	8002d4c <LoopCopyDataInit>

08002d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d4a:	3304      	adds	r3, #4

08002d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d50:	d3f9      	bcc.n	8002d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d52:	4a0a      	ldr	r2, [pc, #40]	@ (8002d7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d54:	4c0a      	ldr	r4, [pc, #40]	@ (8002d80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d58:	e001      	b.n	8002d5e <LoopFillZerobss>

08002d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d5c:	3204      	adds	r2, #4

08002d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d60:	d3fb      	bcc.n	8002d5a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002d62:	f003 fcc3 	bl	80066ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d66:	f7fe f8fd 	bl	8000f64 <main>
  bx  lr    
 8002d6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d74:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002d78:	080090f0 	.word	0x080090f0
  ldr r2, =_sbss
 8002d7c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002d80:	20001788 	.word	0x20001788

08002d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d84:	e7fe      	b.n	8002d84 <ADC_IRQHandler>
	...

08002d88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc8 <HAL_Init+0x40>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a0d      	ldr	r2, [pc, #52]	@ (8002dc8 <HAL_Init+0x40>)
 8002d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <HAL_Init+0x40>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc8 <HAL_Init+0x40>)
 8002d9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002da2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002da4:	4b08      	ldr	r3, [pc, #32]	@ (8002dc8 <HAL_Init+0x40>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a07      	ldr	r2, [pc, #28]	@ (8002dc8 <HAL_Init+0x40>)
 8002daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002db0:	2003      	movs	r0, #3
 8002db2:	f000 f94f 	bl	8003054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002db6:	2000      	movs	r0, #0
 8002db8:	f000 f808 	bl	8002dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dbc:	f7ff fe2e 	bl	8002a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40023c00 	.word	0x40023c00

08002dcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dd4:	4b12      	ldr	r3, [pc, #72]	@ (8002e20 <HAL_InitTick+0x54>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b12      	ldr	r3, [pc, #72]	@ (8002e24 <HAL_InitTick+0x58>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002de2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f967 	bl	80030be <HAL_SYSTICK_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00e      	b.n	8002e18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b0f      	cmp	r3, #15
 8002dfe:	d80a      	bhi.n	8002e16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e00:	2200      	movs	r2, #0
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	f04f 30ff 	mov.w	r0, #4294967295
 8002e08:	f000 f92f 	bl	800306a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e0c:	4a06      	ldr	r2, [pc, #24]	@ (8002e28 <HAL_InitTick+0x5c>)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e000      	b.n	8002e18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	20000004 	.word	0x20000004
 8002e24:	2000000c 	.word	0x2000000c
 8002e28:	20000008 	.word	0x20000008

08002e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e30:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <HAL_IncTick+0x20>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	4b06      	ldr	r3, [pc, #24]	@ (8002e50 <HAL_IncTick+0x24>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	4a04      	ldr	r2, [pc, #16]	@ (8002e50 <HAL_IncTick+0x24>)
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	2000000c 	.word	0x2000000c
 8002e50:	2000163c 	.word	0x2000163c

08002e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  return uwTick;
 8002e58:	4b03      	ldr	r3, [pc, #12]	@ (8002e68 <HAL_GetTick+0x14>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	2000163c 	.word	0x2000163c

08002e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e74:	f7ff ffee 	bl	8002e54 <HAL_GetTick>
 8002e78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e84:	d005      	beq.n	8002e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e86:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <HAL_Delay+0x44>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4413      	add	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e92:	bf00      	nop
 8002e94:	f7ff ffde 	bl	8002e54 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d8f7      	bhi.n	8002e94 <HAL_Delay+0x28>
  {
  }
}
 8002ea4:	bf00      	nop
 8002ea6:	bf00      	nop
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	2000000c 	.word	0x2000000c

08002eb4 <__NVIC_SetPriorityGrouping>:
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002edc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ee6:	4a04      	ldr	r2, [pc, #16]	@ (8002ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	60d3      	str	r3, [r2, #12]
}
 8002eec:	bf00      	nop
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <__NVIC_GetPriorityGrouping>:
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f00:	4b04      	ldr	r3, [pc, #16]	@ (8002f14 <__NVIC_GetPriorityGrouping+0x18>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 0307 	and.w	r3, r3, #7
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <__NVIC_EnableIRQ>:
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	db0b      	blt.n	8002f42 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	f003 021f 	and.w	r2, r3, #31
 8002f30:	4907      	ldr	r1, [pc, #28]	@ (8002f50 <__NVIC_EnableIRQ+0x38>)
 8002f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	2001      	movs	r0, #1
 8002f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000e100 	.word	0xe000e100

08002f54 <__NVIC_SetPriority>:
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	6039      	str	r1, [r7, #0]
 8002f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	db0a      	blt.n	8002f7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	b2da      	uxtb	r2, r3
 8002f6c:	490c      	ldr	r1, [pc, #48]	@ (8002fa0 <__NVIC_SetPriority+0x4c>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	0112      	lsls	r2, r2, #4
 8002f74:	b2d2      	uxtb	r2, r2
 8002f76:	440b      	add	r3, r1
 8002f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002f7c:	e00a      	b.n	8002f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	4908      	ldr	r1, [pc, #32]	@ (8002fa4 <__NVIC_SetPriority+0x50>)
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	3b04      	subs	r3, #4
 8002f8c:	0112      	lsls	r2, r2, #4
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	440b      	add	r3, r1
 8002f92:	761a      	strb	r2, [r3, #24]
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	e000e100 	.word	0xe000e100
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <NVIC_EncodePriority>:
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	@ 0x24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f1c3 0307 	rsb	r3, r3, #7
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	bf28      	it	cs
 8002fc6:	2304      	movcs	r3, #4
 8002fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	2b06      	cmp	r3, #6
 8002fd0:	d902      	bls.n	8002fd8 <NVIC_EncodePriority+0x30>
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	3b03      	subs	r3, #3
 8002fd6:	e000      	b.n	8002fda <NVIC_EncodePriority+0x32>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	401a      	ands	r2, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffa:	43d9      	mvns	r1, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003000:	4313      	orrs	r3, r2
}
 8003002:	4618      	mov	r0, r3
 8003004:	3724      	adds	r7, #36	@ 0x24
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3b01      	subs	r3, #1
 800301c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003020:	d301      	bcc.n	8003026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003022:	2301      	movs	r3, #1
 8003024:	e00f      	b.n	8003046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003026:	4a0a      	ldr	r2, [pc, #40]	@ (8003050 <SysTick_Config+0x40>)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3b01      	subs	r3, #1
 800302c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800302e:	210f      	movs	r1, #15
 8003030:	f04f 30ff 	mov.w	r0, #4294967295
 8003034:	f7ff ff8e 	bl	8002f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003038:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <SysTick_Config+0x40>)
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800303e:	4b04      	ldr	r3, [pc, #16]	@ (8003050 <SysTick_Config+0x40>)
 8003040:	2207      	movs	r2, #7
 8003042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	e000e010 	.word	0xe000e010

08003054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7ff ff29 	bl	8002eb4 <__NVIC_SetPriorityGrouping>
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800306a:	b580      	push	{r7, lr}
 800306c:	b086      	sub	sp, #24
 800306e:	af00      	add	r7, sp, #0
 8003070:	4603      	mov	r3, r0
 8003072:	60b9      	str	r1, [r7, #8]
 8003074:	607a      	str	r2, [r7, #4]
 8003076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003078:	2300      	movs	r3, #0
 800307a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800307c:	f7ff ff3e 	bl	8002efc <__NVIC_GetPriorityGrouping>
 8003080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68b9      	ldr	r1, [r7, #8]
 8003086:	6978      	ldr	r0, [r7, #20]
 8003088:	f7ff ff8e 	bl	8002fa8 <NVIC_EncodePriority>
 800308c:	4602      	mov	r2, r0
 800308e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003092:	4611      	mov	r1, r2
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff5d 	bl	8002f54 <__NVIC_SetPriority>
}
 800309a:	bf00      	nop
 800309c:	3718      	adds	r7, #24
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	4603      	mov	r3, r0
 80030aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff ff31 	bl	8002f18 <__NVIC_EnableIRQ>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff ffa2 	bl	8003010 <SysTick_Config>
 80030cc:	4603      	mov	r3, r0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e00e      	b.n	8003106 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	795b      	ldrb	r3, [r3, #5]
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d105      	bne.n	80030fe <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f7ff fcb7 	bl	8002a6c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
	...

08003110 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800311c:	f7ff fe9a 	bl	8002e54 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d101      	bne.n	800312c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e099      	b.n	8003260 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 0201 	bic.w	r2, r2, #1
 800314a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800314c:	e00f      	b.n	800316e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800314e:	f7ff fe81 	bl	8002e54 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b05      	cmp	r3, #5
 800315a:	d908      	bls.n	800316e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2220      	movs	r2, #32
 8003160:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2203      	movs	r2, #3
 8003166:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e078      	b.n	8003260 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e8      	bne.n	800314e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	4b38      	ldr	r3, [pc, #224]	@ (8003268 <HAL_DMA_Init+0x158>)
 8003188:	4013      	ands	r3, r2
 800318a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800319a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d107      	bne.n	80031d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d0:	4313      	orrs	r3, r2
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f023 0307 	bic.w	r3, r3, #7
 80031ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d117      	bne.n	8003232 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00e      	beq.n	8003232 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 fb01 	bl	800381c <DMA_CheckFifoParam>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d008      	beq.n	8003232 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2240      	movs	r2, #64	@ 0x40
 8003224:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800322e:	2301      	movs	r3, #1
 8003230:	e016      	b.n	8003260 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 fab8 	bl	80037b0 <DMA_CalcBaseAndBitshift>
 8003240:	4603      	mov	r3, r0
 8003242:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003248:	223f      	movs	r2, #63	@ 0x3f
 800324a:	409a      	lsls	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	f010803f 	.word	0xf010803f

0800326c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
 8003278:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003282:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_DMA_Start_IT+0x26>
 800328e:	2302      	movs	r3, #2
 8003290:	e040      	b.n	8003314 <HAL_DMA_Start_IT+0xa8>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d12f      	bne.n	8003306 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2202      	movs	r2, #2
 80032aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	68b9      	ldr	r1, [r7, #8]
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fa4a 	bl	8003754 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c4:	223f      	movs	r2, #63	@ 0x3f
 80032c6:	409a      	lsls	r2, r3
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0216 	orr.w	r2, r2, #22
 80032da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0208 	orr.w	r2, r2, #8
 80032f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0201 	orr.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	e005      	b.n	8003312 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800330e:	2302      	movs	r3, #2
 8003310:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003312:	7dfb      	ldrb	r3, [r7, #23]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003328:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800332a:	f7ff fd93 	bl	8002e54 <HAL_GetTick>
 800332e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d008      	beq.n	800334e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2280      	movs	r2, #128	@ 0x80
 8003340:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e052      	b.n	80033f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0216 	bic.w	r2, r2, #22
 800335c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	695a      	ldr	r2, [r3, #20]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800336c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	2b00      	cmp	r3, #0
 8003374:	d103      	bne.n	800337e <HAL_DMA_Abort+0x62>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800337a:	2b00      	cmp	r3, #0
 800337c:	d007      	beq.n	800338e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 0208 	bic.w	r2, r2, #8
 800338c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800339e:	e013      	b.n	80033c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033a0:	f7ff fd58 	bl	8002e54 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b05      	cmp	r3, #5
 80033ac:	d90c      	bls.n	80033c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2220      	movs	r2, #32
 80033b2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2203      	movs	r2, #3
 80033b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e015      	b.n	80033f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1e4      	bne.n	80033a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033da:	223f      	movs	r2, #63	@ 0x3f
 80033dc:	409a      	lsls	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d004      	beq.n	800341a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2280      	movs	r2, #128	@ 0x80
 8003414:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e00c      	b.n	8003434 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2205      	movs	r2, #5
 800341e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 0201 	bic.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003448:	2300      	movs	r3, #0
 800344a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800344c:	4b8e      	ldr	r3, [pc, #568]	@ (8003688 <HAL_DMA_IRQHandler+0x248>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a8e      	ldr	r2, [pc, #568]	@ (800368c <HAL_DMA_IRQHandler+0x24c>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	0a9b      	lsrs	r3, r3, #10
 8003458:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346a:	2208      	movs	r2, #8
 800346c:	409a      	lsls	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	4013      	ands	r3, r2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d01a      	beq.n	80034ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b00      	cmp	r3, #0
 8003482:	d013      	beq.n	80034ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0204 	bic.w	r2, r2, #4
 8003492:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003498:	2208      	movs	r2, #8
 800349a:	409a      	lsls	r2, r3
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a4:	f043 0201 	orr.w	r2, r3, #1
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	2201      	movs	r2, #1
 80034b2:	409a      	lsls	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4013      	ands	r3, r2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d012      	beq.n	80034e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00b      	beq.n	80034e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ce:	2201      	movs	r2, #1
 80034d0:	409a      	lsls	r2, r3
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034da:	f043 0202 	orr.w	r2, r3, #2
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e6:	2204      	movs	r2, #4
 80034e8:	409a      	lsls	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d012      	beq.n	8003518 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00b      	beq.n	8003518 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003504:	2204      	movs	r2, #4
 8003506:	409a      	lsls	r2, r3
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003510:	f043 0204 	orr.w	r2, r3, #4
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	2210      	movs	r2, #16
 800351e:	409a      	lsls	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4013      	ands	r3, r2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d043      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0308 	and.w	r3, r3, #8
 8003532:	2b00      	cmp	r3, #0
 8003534:	d03c      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353a:	2210      	movs	r2, #16
 800353c:	409a      	lsls	r2, r3
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d018      	beq.n	8003582 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d108      	bne.n	8003570 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003562:	2b00      	cmp	r3, #0
 8003564:	d024      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	4798      	blx	r3
 800356e:	e01f      	b.n	80035b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003574:	2b00      	cmp	r3, #0
 8003576:	d01b      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	4798      	blx	r3
 8003580:	e016      	b.n	80035b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358c:	2b00      	cmp	r3, #0
 800358e:	d107      	bne.n	80035a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 0208 	bic.w	r2, r2, #8
 800359e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b4:	2220      	movs	r2, #32
 80035b6:	409a      	lsls	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 808f 	beq.w	80036e0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 8087 	beq.w	80036e0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d6:	2220      	movs	r2, #32
 80035d8:	409a      	lsls	r2, r3
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b05      	cmp	r3, #5
 80035e8:	d136      	bne.n	8003658 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 0216 	bic.w	r2, r2, #22
 80035f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695a      	ldr	r2, [r3, #20]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003608:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360e:	2b00      	cmp	r3, #0
 8003610:	d103      	bne.n	800361a <HAL_DMA_IRQHandler+0x1da>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003616:	2b00      	cmp	r3, #0
 8003618:	d007      	beq.n	800362a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 0208 	bic.w	r2, r2, #8
 8003628:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362e:	223f      	movs	r2, #63	@ 0x3f
 8003630:	409a      	lsls	r2, r3
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800364a:	2b00      	cmp	r3, #0
 800364c:	d07e      	beq.n	800374c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	4798      	blx	r3
        }
        return;
 8003656:	e079      	b.n	800374c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d01d      	beq.n	80036a2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10d      	bne.n	8003690 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003678:	2b00      	cmp	r3, #0
 800367a:	d031      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	4798      	blx	r3
 8003684:	e02c      	b.n	80036e0 <HAL_DMA_IRQHandler+0x2a0>
 8003686:	bf00      	nop
 8003688:	20000004 	.word	0x20000004
 800368c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003694:	2b00      	cmp	r3, #0
 8003696:	d023      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	4798      	blx	r3
 80036a0:	e01e      	b.n	80036e0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10f      	bne.n	80036d0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0210 	bic.w	r2, r2, #16
 80036be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d032      	beq.n	800374e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d022      	beq.n	800373a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2205      	movs	r2, #5
 80036f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0201 	bic.w	r2, r2, #1
 800370a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	3301      	adds	r3, #1
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	429a      	cmp	r2, r3
 8003716:	d307      	bcc.n	8003728 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1f2      	bne.n	800370c <HAL_DMA_IRQHandler+0x2cc>
 8003726:	e000      	b.n	800372a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003728:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	4798      	blx	r3
 800374a:	e000      	b.n	800374e <HAL_DMA_IRQHandler+0x30e>
        return;
 800374c:	bf00      	nop
    }
  }
}
 800374e:	3718      	adds	r7, #24
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003770:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b40      	cmp	r3, #64	@ 0x40
 8003780:	d108      	bne.n	8003794 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003792:	e007      	b.n	80037a4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	60da      	str	r2, [r3, #12]
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	3b10      	subs	r3, #16
 80037c0:	4a14      	ldr	r2, [pc, #80]	@ (8003814 <DMA_CalcBaseAndBitshift+0x64>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	091b      	lsrs	r3, r3, #4
 80037c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037ca:	4a13      	ldr	r2, [pc, #76]	@ (8003818 <DMA_CalcBaseAndBitshift+0x68>)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4413      	add	r3, r2
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2b03      	cmp	r3, #3
 80037dc:	d909      	bls.n	80037f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037e6:	f023 0303 	bic.w	r3, r3, #3
 80037ea:	1d1a      	adds	r2, r3, #4
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80037f0:	e007      	b.n	8003802 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037fa:	f023 0303 	bic.w	r3, r3, #3
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003806:	4618      	mov	r0, r3
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	aaaaaaab 	.word	0xaaaaaaab
 8003818:	08008f88 	.word	0x08008f88

0800381c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d11f      	bne.n	8003876 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b03      	cmp	r3, #3
 800383a:	d856      	bhi.n	80038ea <DMA_CheckFifoParam+0xce>
 800383c:	a201      	add	r2, pc, #4	@ (adr r2, 8003844 <DMA_CheckFifoParam+0x28>)
 800383e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003842:	bf00      	nop
 8003844:	08003855 	.word	0x08003855
 8003848:	08003867 	.word	0x08003867
 800384c:	08003855 	.word	0x08003855
 8003850:	080038eb 	.word	0x080038eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003858:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d046      	beq.n	80038ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003864:	e043      	b.n	80038ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800386e:	d140      	bne.n	80038f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003874:	e03d      	b.n	80038f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800387e:	d121      	bne.n	80038c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b03      	cmp	r3, #3
 8003884:	d837      	bhi.n	80038f6 <DMA_CheckFifoParam+0xda>
 8003886:	a201      	add	r2, pc, #4	@ (adr r2, 800388c <DMA_CheckFifoParam+0x70>)
 8003888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388c:	0800389d 	.word	0x0800389d
 8003890:	080038a3 	.word	0x080038a3
 8003894:	0800389d 	.word	0x0800389d
 8003898:	080038b5 	.word	0x080038b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	73fb      	strb	r3, [r7, #15]
      break;
 80038a0:	e030      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d025      	beq.n	80038fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038b2:	e022      	b.n	80038fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038bc:	d11f      	bne.n	80038fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038c2:	e01c      	b.n	80038fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d903      	bls.n	80038d2 <DMA_CheckFifoParam+0xb6>
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d003      	beq.n	80038d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038d0:	e018      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	73fb      	strb	r3, [r7, #15]
      break;
 80038d6:	e015      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00e      	beq.n	8003902 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	73fb      	strb	r3, [r7, #15]
      break;
 80038e8:	e00b      	b.n	8003902 <DMA_CheckFifoParam+0xe6>
      break;
 80038ea:	bf00      	nop
 80038ec:	e00a      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      break;
 80038ee:	bf00      	nop
 80038f0:	e008      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      break;
 80038f2:	bf00      	nop
 80038f4:	e006      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      break;
 80038f6:	bf00      	nop
 80038f8:	e004      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      break;
 80038fa:	bf00      	nop
 80038fc:	e002      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      break;   
 80038fe:	bf00      	nop
 8003900:	e000      	b.n	8003904 <DMA_CheckFifoParam+0xe8>
      break;
 8003902:	bf00      	nop
    }
  } 
  
  return status; 
 8003904:	7bfb      	ldrb	r3, [r7, #15]
}
 8003906:	4618      	mov	r0, r3
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop

08003914 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003922:	4b23      	ldr	r3, [pc, #140]	@ (80039b0 <HAL_FLASH_Program+0x9c>)
 8003924:	7e1b      	ldrb	r3, [r3, #24]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d101      	bne.n	800392e <HAL_FLASH_Program+0x1a>
 800392a:	2302      	movs	r3, #2
 800392c:	e03b      	b.n	80039a6 <HAL_FLASH_Program+0x92>
 800392e:	4b20      	ldr	r3, [pc, #128]	@ (80039b0 <HAL_FLASH_Program+0x9c>)
 8003930:	2201      	movs	r2, #1
 8003932:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003934:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003938:	f000 f870 	bl	8003a1c <FLASH_WaitForLastOperation>
 800393c:	4603      	mov	r3, r0
 800393e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8003940:	7dfb      	ldrb	r3, [r7, #23]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d12b      	bne.n	800399e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d105      	bne.n	8003958 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800394c:	783b      	ldrb	r3, [r7, #0]
 800394e:	4619      	mov	r1, r3
 8003950:	68b8      	ldr	r0, [r7, #8]
 8003952:	f000 f91b 	bl	8003b8c <FLASH_Program_Byte>
 8003956:	e016      	b.n	8003986 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d105      	bne.n	800396a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800395e:	883b      	ldrh	r3, [r7, #0]
 8003960:	4619      	mov	r1, r3
 8003962:	68b8      	ldr	r0, [r7, #8]
 8003964:	f000 f8ee 	bl	8003b44 <FLASH_Program_HalfWord>
 8003968:	e00d      	b.n	8003986 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d105      	bne.n	800397c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	4619      	mov	r1, r3
 8003974:	68b8      	ldr	r0, [r7, #8]
 8003976:	f000 f8c3 	bl	8003b00 <FLASH_Program_Word>
 800397a:	e004      	b.n	8003986 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800397c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003980:	68b8      	ldr	r0, [r7, #8]
 8003982:	f000 f88b 	bl	8003a9c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003986:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800398a:	f000 f847 	bl	8003a1c <FLASH_WaitForLastOperation>
 800398e:	4603      	mov	r3, r0
 8003990:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8003992:	4b08      	ldr	r3, [pc, #32]	@ (80039b4 <HAL_FLASH_Program+0xa0>)
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	4a07      	ldr	r2, [pc, #28]	@ (80039b4 <HAL_FLASH_Program+0xa0>)
 8003998:	f023 0301 	bic.w	r3, r3, #1
 800399c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800399e:	4b04      	ldr	r3, [pc, #16]	@ (80039b0 <HAL_FLASH_Program+0x9c>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	761a      	strb	r2, [r3, #24]

  return status;
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3718      	adds	r7, #24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20000010 	.word	0x20000010
 80039b4:	40023c00 	.word	0x40023c00

080039b8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80039be:	2300      	movs	r3, #0
 80039c0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80039c2:	4b0b      	ldr	r3, [pc, #44]	@ (80039f0 <HAL_FLASH_Unlock+0x38>)
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	da0b      	bge.n	80039e2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80039ca:	4b09      	ldr	r3, [pc, #36]	@ (80039f0 <HAL_FLASH_Unlock+0x38>)
 80039cc:	4a09      	ldr	r2, [pc, #36]	@ (80039f4 <HAL_FLASH_Unlock+0x3c>)
 80039ce:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80039d0:	4b07      	ldr	r3, [pc, #28]	@ (80039f0 <HAL_FLASH_Unlock+0x38>)
 80039d2:	4a09      	ldr	r2, [pc, #36]	@ (80039f8 <HAL_FLASH_Unlock+0x40>)
 80039d4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80039d6:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <HAL_FLASH_Unlock+0x38>)
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	da01      	bge.n	80039e2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80039e2:	79fb      	ldrb	r3, [r7, #7]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	40023c00 	.word	0x40023c00
 80039f4:	45670123 	.word	0x45670123
 80039f8:	cdef89ab 	.word	0xcdef89ab

080039fc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003a00:	4b05      	ldr	r3, [pc, #20]	@ (8003a18 <HAL_FLASH_Lock+0x1c>)
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	4a04      	ldr	r2, [pc, #16]	@ (8003a18 <HAL_FLASH_Lock+0x1c>)
 8003a06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a0a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	40023c00 	.word	0x40023c00

08003a1c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003a28:	4b1a      	ldr	r3, [pc, #104]	@ (8003a94 <FLASH_WaitForLastOperation+0x78>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003a2e:	f7ff fa11 	bl	8002e54 <HAL_GetTick>
 8003a32:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8003a34:	e010      	b.n	8003a58 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3c:	d00c      	beq.n	8003a58 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d007      	beq.n	8003a54 <FLASH_WaitForLastOperation+0x38>
 8003a44:	f7ff fa06 	bl	8002e54 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d201      	bcs.n	8003a58 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e019      	b.n	8003a8c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8003a58:	4b0f      	ldr	r3, [pc, #60]	@ (8003a98 <FLASH_WaitForLastOperation+0x7c>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e8      	bne.n	8003a36 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003a64:	4b0c      	ldr	r3, [pc, #48]	@ (8003a98 <FLASH_WaitForLastOperation+0x7c>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003a70:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <FLASH_WaitForLastOperation+0x7c>)
 8003a72:	2201      	movs	r2, #1
 8003a74:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003a76:	4b08      	ldr	r3, [pc, #32]	@ (8003a98 <FLASH_WaitForLastOperation+0x7c>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003a82:	f000 f8a5 	bl	8003bd0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e000      	b.n	8003a8c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0

}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	20000010 	.word	0x20000010
 8003a98:	40023c00 	.word	0x40023c00

08003a9c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003aa8:	4b14      	ldr	r3, [pc, #80]	@ (8003afc <FLASH_Program_DoubleWord+0x60>)
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	4a13      	ldr	r2, [pc, #76]	@ (8003afc <FLASH_Program_DoubleWord+0x60>)
 8003aae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ab2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003ab4:	4b11      	ldr	r3, [pc, #68]	@ (8003afc <FLASH_Program_DoubleWord+0x60>)
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	4a10      	ldr	r2, [pc, #64]	@ (8003afc <FLASH_Program_DoubleWord+0x60>)
 8003aba:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003abe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8003afc <FLASH_Program_DoubleWord+0x60>)
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8003afc <FLASH_Program_DoubleWord+0x60>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	683a      	ldr	r2, [r7, #0]
 8003ad0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003ad2:	f3bf 8f6f 	isb	sy
}
 8003ad6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8003ad8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	000a      	movs	r2, r1
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	68f9      	ldr	r1, [r7, #12]
 8003aea:	3104      	adds	r1, #4
 8003aec:	4613      	mov	r3, r2
 8003aee:	600b      	str	r3, [r1, #0]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40023c00 	.word	0x40023c00

08003b00 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b40 <FLASH_Program_Word+0x40>)
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	4a0c      	ldr	r2, [pc, #48]	@ (8003b40 <FLASH_Program_Word+0x40>)
 8003b10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b14:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003b16:	4b0a      	ldr	r3, [pc, #40]	@ (8003b40 <FLASH_Program_Word+0x40>)
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	4a09      	ldr	r2, [pc, #36]	@ (8003b40 <FLASH_Program_Word+0x40>)
 8003b1c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003b22:	4b07      	ldr	r3, [pc, #28]	@ (8003b40 <FLASH_Program_Word+0x40>)
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	4a06      	ldr	r2, [pc, #24]	@ (8003b40 <FLASH_Program_Word+0x40>)
 8003b28:	f043 0301 	orr.w	r3, r3, #1
 8003b2c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	601a      	str	r2, [r3, #0]
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	40023c00 	.word	0x40023c00

08003b44 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b50:	4b0d      	ldr	r3, [pc, #52]	@ (8003b88 <FLASH_Program_HalfWord+0x44>)
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	4a0c      	ldr	r2, [pc, #48]	@ (8003b88 <FLASH_Program_HalfWord+0x44>)
 8003b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b88 <FLASH_Program_HalfWord+0x44>)
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	4a09      	ldr	r2, [pc, #36]	@ (8003b88 <FLASH_Program_HalfWord+0x44>)
 8003b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003b68:	4b07      	ldr	r3, [pc, #28]	@ (8003b88 <FLASH_Program_HalfWord+0x44>)
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	4a06      	ldr	r2, [pc, #24]	@ (8003b88 <FLASH_Program_HalfWord+0x44>)
 8003b6e:	f043 0301 	orr.w	r3, r3, #1
 8003b72:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	887a      	ldrh	r2, [r7, #2]
 8003b78:	801a      	strh	r2, [r3, #0]
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	40023c00 	.word	0x40023c00

08003b8c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b98:	4b0c      	ldr	r3, [pc, #48]	@ (8003bcc <FLASH_Program_Byte+0x40>)
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8003bcc <FLASH_Program_Byte+0x40>)
 8003b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ba2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003ba4:	4b09      	ldr	r3, [pc, #36]	@ (8003bcc <FLASH_Program_Byte+0x40>)
 8003ba6:	4a09      	ldr	r2, [pc, #36]	@ (8003bcc <FLASH_Program_Byte+0x40>)
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003bac:	4b07      	ldr	r3, [pc, #28]	@ (8003bcc <FLASH_Program_Byte+0x40>)
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	4a06      	ldr	r2, [pc, #24]	@ (8003bcc <FLASH_Program_Byte+0x40>)
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	78fa      	ldrb	r2, [r7, #3]
 8003bbc:	701a      	strb	r2, [r3, #0]
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	40023c00 	.word	0x40023c00

08003bd0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003bd4:	4b2f      	ldr	r3, [pc, #188]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f003 0310 	and.w	r3, r3, #16
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d008      	beq.n	8003bf2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003be0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003be2:	69db      	ldr	r3, [r3, #28]
 8003be4:	f043 0310 	orr.w	r3, r3, #16
 8003be8:	4a2b      	ldr	r2, [pc, #172]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003bea:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003bec:	4b29      	ldr	r3, [pc, #164]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003bee:	2210      	movs	r2, #16
 8003bf0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003bf2:	4b28      	ldr	r3, [pc, #160]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	f003 0320 	and.w	r3, r3, #32
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003bfe:	4b26      	ldr	r3, [pc, #152]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	f043 0308 	orr.w	r3, r3, #8
 8003c06:	4a24      	ldr	r2, [pc, #144]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c08:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003c0a:	4b22      	ldr	r3, [pc, #136]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003c10:	4b20      	ldr	r3, [pc, #128]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d008      	beq.n	8003c2e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	f043 0304 	orr.w	r3, r3, #4
 8003c24:	4a1c      	ldr	r2, [pc, #112]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c26:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003c28:	4b1a      	ldr	r3, [pc, #104]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c2a:	2240      	movs	r2, #64	@ 0x40
 8003c2c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003c2e:	4b19      	ldr	r3, [pc, #100]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d008      	beq.n	8003c4c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003c3a:	4b17      	ldr	r3, [pc, #92]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	f043 0302 	orr.w	r3, r3, #2
 8003c42:	4a15      	ldr	r2, [pc, #84]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c44:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003c46:	4b13      	ldr	r3, [pc, #76]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c48:	2280      	movs	r2, #128	@ 0x80
 8003c4a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8003c4c:	4b11      	ldr	r3, [pc, #68]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d009      	beq.n	8003c6c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003c58:	4b0f      	ldr	r3, [pc, #60]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	4a0d      	ldr	r2, [pc, #52]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c62:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8003c64:	4b0b      	ldr	r3, [pc, #44]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c6a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003c6c:	4b09      	ldr	r3, [pc, #36]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d008      	beq.n	8003c8a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003c78:	4b07      	ldr	r3, [pc, #28]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c7a:	69db      	ldr	r3, [r3, #28]
 8003c7c:	f043 0320 	orr.w	r3, r3, #32
 8003c80:	4a05      	ldr	r2, [pc, #20]	@ (8003c98 <FLASH_SetErrorCode+0xc8>)
 8003c82:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003c84:	4b03      	ldr	r3, [pc, #12]	@ (8003c94 <FLASH_SetErrorCode+0xc4>)
 8003c86:	2202      	movs	r2, #2
 8003c88:	60da      	str	r2, [r3, #12]
  }
}
 8003c8a:	bf00      	nop
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	40023c00 	.word	0x40023c00
 8003c98:	20000010 	.word	0x20000010

08003c9c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003caa:	4b31      	ldr	r3, [pc, #196]	@ (8003d70 <HAL_FLASHEx_Erase+0xd4>)
 8003cac:	7e1b      	ldrb	r3, [r3, #24]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_FLASHEx_Erase+0x1a>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e058      	b.n	8003d68 <HAL_FLASHEx_Erase+0xcc>
 8003cb6:	4b2e      	ldr	r3, [pc, #184]	@ (8003d70 <HAL_FLASHEx_Erase+0xd4>)
 8003cb8:	2201      	movs	r2, #1
 8003cba:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cbc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003cc0:	f7ff feac 	bl	8003a1c <FLASH_WaitForLastOperation>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d148      	bne.n	8003d60 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d115      	bne.n	8003d0a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	b2da      	uxtb	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	4619      	mov	r1, r3
 8003cea:	4610      	mov	r0, r2
 8003cec:	f000 f844 	bl	8003d78 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cf0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003cf4:	f7ff fe92 	bl	8003a1c <FLASH_WaitForLastOperation>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d74 <HAL_FLASHEx_Erase+0xd8>)
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	4a1c      	ldr	r2, [pc, #112]	@ (8003d74 <HAL_FLASHEx_Erase+0xd8>)
 8003d02:	f023 0304 	bic.w	r3, r3, #4
 8003d06:	6113      	str	r3, [r2, #16]
 8003d08:	e028      	b.n	8003d5c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	e01c      	b.n	8003d4c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	4619      	mov	r1, r3
 8003d1a:	68b8      	ldr	r0, [r7, #8]
 8003d1c:	f000 f850 	bl	8003dc0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003d24:	f7ff fe7a 	bl	8003a1c <FLASH_WaitForLastOperation>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003d2c:	4b11      	ldr	r3, [pc, #68]	@ (8003d74 <HAL_FLASHEx_Erase+0xd8>)
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	4a10      	ldr	r2, [pc, #64]	@ (8003d74 <HAL_FLASHEx_Erase+0xd8>)
 8003d32:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8003d36:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	601a      	str	r2, [r3, #0]
          break;
 8003d44:	e00a      	b.n	8003d5c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68da      	ldr	r2, [r3, #12]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	4413      	add	r3, r2
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d3da      	bcc.n	8003d12 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003d5c:	f000 f878 	bl	8003e50 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003d60:	4b03      	ldr	r3, [pc, #12]	@ (8003d70 <HAL_FLASHEx_Erase+0xd4>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	761a      	strb	r2, [r3, #24]

  return status;
 8003d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20000010 	.word	0x20000010
 8003d74:	40023c00 	.word	0x40023c00

08003d78 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	6039      	str	r1, [r7, #0]
 8003d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d84:	4b0d      	ldr	r3, [pc, #52]	@ (8003dbc <FLASH_MassErase+0x44>)
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	4a0c      	ldr	r2, [pc, #48]	@ (8003dbc <FLASH_MassErase+0x44>)
 8003d8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003d90:	4b0a      	ldr	r3, [pc, #40]	@ (8003dbc <FLASH_MassErase+0x44>)
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <FLASH_MassErase+0x44>)
 8003d96:	f043 0304 	orr.w	r3, r3, #4
 8003d9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003d9c:	4b07      	ldr	r3, [pc, #28]	@ (8003dbc <FLASH_MassErase+0x44>)
 8003d9e:	691a      	ldr	r2, [r3, #16]
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	021b      	lsls	r3, r3, #8
 8003da4:	4313      	orrs	r3, r2
 8003da6:	4a05      	ldr	r2, [pc, #20]	@ (8003dbc <FLASH_MassErase+0x44>)
 8003da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dac:	6113      	str	r3, [r2, #16]
}
 8003dae:	bf00      	nop
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40023c00 	.word	0x40023c00

08003dc0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d102      	bne.n	8003ddc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	e010      	b.n	8003dfe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003ddc:	78fb      	ldrb	r3, [r7, #3]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d103      	bne.n	8003dea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003de2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	e009      	b.n	8003dfe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003dea:	78fb      	ldrb	r3, [r7, #3]
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d103      	bne.n	8003df8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003df0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	e002      	b.n	8003dfe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003df8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003dfc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003dfe:	4b13      	ldr	r3, [pc, #76]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	4a12      	ldr	r2, [pc, #72]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003e0a:	4b10      	ldr	r3, [pc, #64]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e0c:	691a      	ldr	r2, [r3, #16]
 8003e0e:	490f      	ldr	r1, [pc, #60]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003e16:	4b0d      	ldr	r3, [pc, #52]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	4a0c      	ldr	r2, [pc, #48]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e1c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003e20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003e22:	4b0a      	ldr	r3, [pc, #40]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e24:	691a      	ldr	r2, [r3, #16]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	4a07      	ldr	r2, [pc, #28]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e2e:	f043 0302 	orr.w	r3, r3, #2
 8003e32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003e34:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	4a04      	ldr	r2, [pc, #16]	@ (8003e4c <FLASH_Erase_Sector+0x8c>)
 8003e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e3e:	6113      	str	r3, [r2, #16]
}
 8003e40:	bf00      	nop
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	40023c00 	.word	0x40023c00

08003e50 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003e54:	4b20      	ldr	r3, [pc, #128]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d017      	beq.n	8003e90 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003e60:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a1c      	ldr	r2, [pc, #112]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e66:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e6a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a19      	ldr	r2, [pc, #100]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e72:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	4b17      	ldr	r3, [pc, #92]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a16      	ldr	r2, [pc, #88]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e82:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e84:	4b14      	ldr	r3, [pc, #80]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a13      	ldr	r2, [pc, #76]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e8e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003e90:	4b11      	ldr	r3, [pc, #68]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d017      	beq.n	8003ecc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003ea2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ea6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003eae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003eb2:	6013      	str	r3, [r2, #0]
 8003eb4:	4b08      	ldr	r3, [pc, #32]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a07      	ldr	r2, [pc, #28]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003eba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ebe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ec0:	4b05      	ldr	r3, [pc, #20]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a04      	ldr	r2, [pc, #16]	@ (8003ed8 <FLASH_FlushCaches+0x88>)
 8003ec6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003eca:	6013      	str	r3, [r2, #0]
  }
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40023c00 	.word	0x40023c00

08003edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b089      	sub	sp, #36	@ 0x24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61fb      	str	r3, [r7, #28]
 8003ef6:	e165      	b.n	80041c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ef8:	2201      	movs	r2, #1
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	f040 8154 	bne.w	80041be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d005      	beq.n	8003f2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d130      	bne.n	8003f90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	2203      	movs	r2, #3
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4013      	ands	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69ba      	ldr	r2, [r7, #24]
 8003f5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f64:	2201      	movs	r2, #1
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4013      	ands	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	091b      	lsrs	r3, r3, #4
 8003f7a:	f003 0201 	and.w	r2, r3, #1
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f003 0303 	and.w	r3, r3, #3
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d017      	beq.n	8003fcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	2203      	movs	r2, #3
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	43db      	mvns	r3, r3
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d123      	bne.n	8004020 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	08da      	lsrs	r2, r3, #3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3208      	adds	r2, #8
 8003fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	220f      	movs	r2, #15
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	4313      	orrs	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	08da      	lsrs	r2, r3, #3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	3208      	adds	r2, #8
 800401a:	69b9      	ldr	r1, [r7, #24]
 800401c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	2203      	movs	r2, #3
 800402c:	fa02 f303 	lsl.w	r3, r2, r3
 8004030:	43db      	mvns	r3, r3
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4013      	ands	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 0203 	and.w	r2, r3, #3
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4313      	orrs	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 80ae 	beq.w	80041be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	4b5d      	ldr	r3, [pc, #372]	@ (80041dc <HAL_GPIO_Init+0x300>)
 8004068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406a:	4a5c      	ldr	r2, [pc, #368]	@ (80041dc <HAL_GPIO_Init+0x300>)
 800406c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004070:	6453      	str	r3, [r2, #68]	@ 0x44
 8004072:	4b5a      	ldr	r3, [pc, #360]	@ (80041dc <HAL_GPIO_Init+0x300>)
 8004074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800407e:	4a58      	ldr	r2, [pc, #352]	@ (80041e0 <HAL_GPIO_Init+0x304>)
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	089b      	lsrs	r3, r3, #2
 8004084:	3302      	adds	r3, #2
 8004086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800408a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	f003 0303 	and.w	r3, r3, #3
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	220f      	movs	r2, #15
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43db      	mvns	r3, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4013      	ands	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a4f      	ldr	r2, [pc, #316]	@ (80041e4 <HAL_GPIO_Init+0x308>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d025      	beq.n	80040f6 <HAL_GPIO_Init+0x21a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a4e      	ldr	r2, [pc, #312]	@ (80041e8 <HAL_GPIO_Init+0x30c>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d01f      	beq.n	80040f2 <HAL_GPIO_Init+0x216>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a4d      	ldr	r2, [pc, #308]	@ (80041ec <HAL_GPIO_Init+0x310>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d019      	beq.n	80040ee <HAL_GPIO_Init+0x212>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a4c      	ldr	r2, [pc, #304]	@ (80041f0 <HAL_GPIO_Init+0x314>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d013      	beq.n	80040ea <HAL_GPIO_Init+0x20e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a4b      	ldr	r2, [pc, #300]	@ (80041f4 <HAL_GPIO_Init+0x318>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d00d      	beq.n	80040e6 <HAL_GPIO_Init+0x20a>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a4a      	ldr	r2, [pc, #296]	@ (80041f8 <HAL_GPIO_Init+0x31c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d007      	beq.n	80040e2 <HAL_GPIO_Init+0x206>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a49      	ldr	r2, [pc, #292]	@ (80041fc <HAL_GPIO_Init+0x320>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d101      	bne.n	80040de <HAL_GPIO_Init+0x202>
 80040da:	2306      	movs	r3, #6
 80040dc:	e00c      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040de:	2307      	movs	r3, #7
 80040e0:	e00a      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040e2:	2305      	movs	r3, #5
 80040e4:	e008      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040e6:	2304      	movs	r3, #4
 80040e8:	e006      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040ea:	2303      	movs	r3, #3
 80040ec:	e004      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040ee:	2302      	movs	r3, #2
 80040f0:	e002      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040f2:	2301      	movs	r3, #1
 80040f4:	e000      	b.n	80040f8 <HAL_GPIO_Init+0x21c>
 80040f6:	2300      	movs	r3, #0
 80040f8:	69fa      	ldr	r2, [r7, #28]
 80040fa:	f002 0203 	and.w	r2, r2, #3
 80040fe:	0092      	lsls	r2, r2, #2
 8004100:	4093      	lsls	r3, r2
 8004102:	69ba      	ldr	r2, [r7, #24]
 8004104:	4313      	orrs	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004108:	4935      	ldr	r1, [pc, #212]	@ (80041e0 <HAL_GPIO_Init+0x304>)
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	089b      	lsrs	r3, r3, #2
 800410e:	3302      	adds	r3, #2
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004116:	4b3a      	ldr	r3, [pc, #232]	@ (8004200 <HAL_GPIO_Init+0x324>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	43db      	mvns	r3, r3
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4013      	ands	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	4313      	orrs	r3, r2
 8004138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800413a:	4a31      	ldr	r2, [pc, #196]	@ (8004200 <HAL_GPIO_Init+0x324>)
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004140:	4b2f      	ldr	r3, [pc, #188]	@ (8004200 <HAL_GPIO_Init+0x324>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	43db      	mvns	r3, r3
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	4013      	ands	r3, r2
 800414e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d003      	beq.n	8004164 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	4313      	orrs	r3, r2
 8004162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004164:	4a26      	ldr	r2, [pc, #152]	@ (8004200 <HAL_GPIO_Init+0x324>)
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800416a:	4b25      	ldr	r3, [pc, #148]	@ (8004200 <HAL_GPIO_Init+0x324>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	43db      	mvns	r3, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	4313      	orrs	r3, r2
 800418c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800418e:	4a1c      	ldr	r2, [pc, #112]	@ (8004200 <HAL_GPIO_Init+0x324>)
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004194:	4b1a      	ldr	r3, [pc, #104]	@ (8004200 <HAL_GPIO_Init+0x324>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	43db      	mvns	r3, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4013      	ands	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d003      	beq.n	80041b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041b8:	4a11      	ldr	r2, [pc, #68]	@ (8004200 <HAL_GPIO_Init+0x324>)
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	3301      	adds	r3, #1
 80041c2:	61fb      	str	r3, [r7, #28]
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	2b0f      	cmp	r3, #15
 80041c8:	f67f ae96 	bls.w	8003ef8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041cc:	bf00      	nop
 80041ce:	bf00      	nop
 80041d0:	3724      	adds	r7, #36	@ 0x24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
 80041da:	bf00      	nop
 80041dc:	40023800 	.word	0x40023800
 80041e0:	40013800 	.word	0x40013800
 80041e4:	40020000 	.word	0x40020000
 80041e8:	40020400 	.word	0x40020400
 80041ec:	40020800 	.word	0x40020800
 80041f0:	40020c00 	.word	0x40020c00
 80041f4:	40021000 	.word	0x40021000
 80041f8:	40021400 	.word	0x40021400
 80041fc:	40021800 	.word	0x40021800
 8004200:	40013c00 	.word	0x40013c00

08004204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	460b      	mov	r3, r1
 800420e:	807b      	strh	r3, [r7, #2]
 8004210:	4613      	mov	r3, r2
 8004212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004214:	787b      	ldrb	r3, [r7, #1]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800421a:	887a      	ldrh	r2, [r7, #2]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004220:	e003      	b.n	800422a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004222:	887b      	ldrh	r3, [r7, #2]
 8004224:	041a      	lsls	r2, r3, #16
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	619a      	str	r2, [r3, #24]
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
	...

08004238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0cc      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800424c:	4b68      	ldr	r3, [pc, #416]	@ (80043f0 <HAL_RCC_ClockConfig+0x1b8>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 030f 	and.w	r3, r3, #15
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d90c      	bls.n	8004274 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800425a:	4b65      	ldr	r3, [pc, #404]	@ (80043f0 <HAL_RCC_ClockConfig+0x1b8>)
 800425c:	683a      	ldr	r2, [r7, #0]
 800425e:	b2d2      	uxtb	r2, r2
 8004260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004262:	4b63      	ldr	r3, [pc, #396]	@ (80043f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	429a      	cmp	r2, r3
 800426e:	d001      	beq.n	8004274 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0b8      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d020      	beq.n	80042c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800428c:	4b59      	ldr	r3, [pc, #356]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	4a58      	ldr	r2, [pc, #352]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004292:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004296:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0308 	and.w	r3, r3, #8
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d005      	beq.n	80042b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042a4:	4b53      	ldr	r3, [pc, #332]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	4a52      	ldr	r2, [pc, #328]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042b0:	4b50      	ldr	r3, [pc, #320]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	494d      	ldr	r1, [pc, #308]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d044      	beq.n	8004358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d107      	bne.n	80042e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042d6:	4b47      	ldr	r3, [pc, #284]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d119      	bne.n	8004316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e07f      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d003      	beq.n	80042f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042f2:	2b03      	cmp	r3, #3
 80042f4:	d107      	bne.n	8004306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f6:	4b3f      	ldr	r3, [pc, #252]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d109      	bne.n	8004316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e06f      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004306:	4b3b      	ldr	r3, [pc, #236]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e067      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004316:	4b37      	ldr	r3, [pc, #220]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f023 0203 	bic.w	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	4934      	ldr	r1, [pc, #208]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004324:	4313      	orrs	r3, r2
 8004326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004328:	f7fe fd94 	bl	8002e54 <HAL_GetTick>
 800432c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800432e:	e00a      	b.n	8004346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004330:	f7fe fd90 	bl	8002e54 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433e:	4293      	cmp	r3, r2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e04f      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004346:	4b2b      	ldr	r3, [pc, #172]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f003 020c 	and.w	r2, r3, #12
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	429a      	cmp	r2, r3
 8004356:	d1eb      	bne.n	8004330 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004358:	4b25      	ldr	r3, [pc, #148]	@ (80043f0 <HAL_RCC_ClockConfig+0x1b8>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 030f 	and.w	r3, r3, #15
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d20c      	bcs.n	8004380 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004366:	4b22      	ldr	r3, [pc, #136]	@ (80043f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800436e:	4b20      	ldr	r3, [pc, #128]	@ (80043f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 030f 	and.w	r3, r3, #15
 8004376:	683a      	ldr	r2, [r7, #0]
 8004378:	429a      	cmp	r2, r3
 800437a:	d001      	beq.n	8004380 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e032      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0304 	and.w	r3, r3, #4
 8004388:	2b00      	cmp	r3, #0
 800438a:	d008      	beq.n	800439e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800438c:	4b19      	ldr	r3, [pc, #100]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	4916      	ldr	r1, [pc, #88]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	4313      	orrs	r3, r2
 800439c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0308 	and.w	r3, r3, #8
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d009      	beq.n	80043be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043aa:	4b12      	ldr	r3, [pc, #72]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	490e      	ldr	r1, [pc, #56]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043be:	f000 f855 	bl	800446c <HAL_RCC_GetSysClockFreq>
 80043c2:	4602      	mov	r2, r0
 80043c4:	4b0b      	ldr	r3, [pc, #44]	@ (80043f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	091b      	lsrs	r3, r3, #4
 80043ca:	f003 030f 	and.w	r3, r3, #15
 80043ce:	490a      	ldr	r1, [pc, #40]	@ (80043f8 <HAL_RCC_ClockConfig+0x1c0>)
 80043d0:	5ccb      	ldrb	r3, [r1, r3]
 80043d2:	fa22 f303 	lsr.w	r3, r2, r3
 80043d6:	4a09      	ldr	r2, [pc, #36]	@ (80043fc <HAL_RCC_ClockConfig+0x1c4>)
 80043d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80043da:	4b09      	ldr	r3, [pc, #36]	@ (8004400 <HAL_RCC_ClockConfig+0x1c8>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f7fe fcf4 	bl	8002dcc <HAL_InitTick>

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	40023c00 	.word	0x40023c00
 80043f4:	40023800 	.word	0x40023800
 80043f8:	08008f70 	.word	0x08008f70
 80043fc:	20000004 	.word	0x20000004
 8004400:	20000008 	.word	0x20000008

08004404 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004408:	4b03      	ldr	r3, [pc, #12]	@ (8004418 <HAL_RCC_GetHCLKFreq+0x14>)
 800440a:	681b      	ldr	r3, [r3, #0]
}
 800440c:	4618      	mov	r0, r3
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20000004 	.word	0x20000004

0800441c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004420:	f7ff fff0 	bl	8004404 <HAL_RCC_GetHCLKFreq>
 8004424:	4602      	mov	r2, r0
 8004426:	4b05      	ldr	r3, [pc, #20]	@ (800443c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	0a9b      	lsrs	r3, r3, #10
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	4903      	ldr	r1, [pc, #12]	@ (8004440 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004432:	5ccb      	ldrb	r3, [r1, r3]
 8004434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004438:	4618      	mov	r0, r3
 800443a:	bd80      	pop	{r7, pc}
 800443c:	40023800 	.word	0x40023800
 8004440:	08008f80 	.word	0x08008f80

08004444 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004448:	f7ff ffdc 	bl	8004404 <HAL_RCC_GetHCLKFreq>
 800444c:	4602      	mov	r2, r0
 800444e:	4b05      	ldr	r3, [pc, #20]	@ (8004464 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	0b5b      	lsrs	r3, r3, #13
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	4903      	ldr	r1, [pc, #12]	@ (8004468 <HAL_RCC_GetPCLK2Freq+0x24>)
 800445a:	5ccb      	ldrb	r3, [r1, r3]
 800445c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004460:	4618      	mov	r0, r3
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40023800 	.word	0x40023800
 8004468:	08008f80 	.word	0x08008f80

0800446c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800446c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004470:	b0ae      	sub	sp, #184	@ 0xb8
 8004472:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800447a:	2300      	movs	r3, #0
 800447c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004492:	4bcb      	ldr	r3, [pc, #812]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 030c 	and.w	r3, r3, #12
 800449a:	2b0c      	cmp	r3, #12
 800449c:	f200 8206 	bhi.w	80048ac <HAL_RCC_GetSysClockFreq+0x440>
 80044a0:	a201      	add	r2, pc, #4	@ (adr r2, 80044a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80044a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a6:	bf00      	nop
 80044a8:	080044dd 	.word	0x080044dd
 80044ac:	080048ad 	.word	0x080048ad
 80044b0:	080048ad 	.word	0x080048ad
 80044b4:	080048ad 	.word	0x080048ad
 80044b8:	080044e5 	.word	0x080044e5
 80044bc:	080048ad 	.word	0x080048ad
 80044c0:	080048ad 	.word	0x080048ad
 80044c4:	080048ad 	.word	0x080048ad
 80044c8:	080044ed 	.word	0x080044ed
 80044cc:	080048ad 	.word	0x080048ad
 80044d0:	080048ad 	.word	0x080048ad
 80044d4:	080048ad 	.word	0x080048ad
 80044d8:	080046dd 	.word	0x080046dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044dc:	4bb9      	ldr	r3, [pc, #740]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x358>)
 80044de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80044e2:	e1e7      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044e4:	4bb8      	ldr	r3, [pc, #736]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80044e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80044ea:	e1e3      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044ec:	4bb4      	ldr	r3, [pc, #720]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044f8:	4bb1      	ldr	r3, [pc, #708]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d071      	beq.n	80045e8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004504:	4bae      	ldr	r3, [pc, #696]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	099b      	lsrs	r3, r3, #6
 800450a:	2200      	movs	r2, #0
 800450c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004510:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004514:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800451c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004520:	2300      	movs	r3, #0
 8004522:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004526:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800452a:	4622      	mov	r2, r4
 800452c:	462b      	mov	r3, r5
 800452e:	f04f 0000 	mov.w	r0, #0
 8004532:	f04f 0100 	mov.w	r1, #0
 8004536:	0159      	lsls	r1, r3, #5
 8004538:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800453c:	0150      	lsls	r0, r2, #5
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4621      	mov	r1, r4
 8004544:	1a51      	subs	r1, r2, r1
 8004546:	6439      	str	r1, [r7, #64]	@ 0x40
 8004548:	4629      	mov	r1, r5
 800454a:	eb63 0301 	sbc.w	r3, r3, r1
 800454e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004550:	f04f 0200 	mov.w	r2, #0
 8004554:	f04f 0300 	mov.w	r3, #0
 8004558:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800455c:	4649      	mov	r1, r9
 800455e:	018b      	lsls	r3, r1, #6
 8004560:	4641      	mov	r1, r8
 8004562:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004566:	4641      	mov	r1, r8
 8004568:	018a      	lsls	r2, r1, #6
 800456a:	4641      	mov	r1, r8
 800456c:	1a51      	subs	r1, r2, r1
 800456e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004570:	4649      	mov	r1, r9
 8004572:	eb63 0301 	sbc.w	r3, r3, r1
 8004576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004584:	4649      	mov	r1, r9
 8004586:	00cb      	lsls	r3, r1, #3
 8004588:	4641      	mov	r1, r8
 800458a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800458e:	4641      	mov	r1, r8
 8004590:	00ca      	lsls	r2, r1, #3
 8004592:	4610      	mov	r0, r2
 8004594:	4619      	mov	r1, r3
 8004596:	4603      	mov	r3, r0
 8004598:	4622      	mov	r2, r4
 800459a:	189b      	adds	r3, r3, r2
 800459c:	633b      	str	r3, [r7, #48]	@ 0x30
 800459e:	462b      	mov	r3, r5
 80045a0:	460a      	mov	r2, r1
 80045a2:	eb42 0303 	adc.w	r3, r2, r3
 80045a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80045a8:	f04f 0200 	mov.w	r2, #0
 80045ac:	f04f 0300 	mov.w	r3, #0
 80045b0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045b4:	4629      	mov	r1, r5
 80045b6:	024b      	lsls	r3, r1, #9
 80045b8:	4621      	mov	r1, r4
 80045ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045be:	4621      	mov	r1, r4
 80045c0:	024a      	lsls	r2, r1, #9
 80045c2:	4610      	mov	r0, r2
 80045c4:	4619      	mov	r1, r3
 80045c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045ca:	2200      	movs	r2, #0
 80045cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045d4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80045d8:	f7fb fe72 	bl	80002c0 <__aeabi_uldivmod>
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	4613      	mov	r3, r2
 80045e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045e6:	e067      	b.n	80046b8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045e8:	4b75      	ldr	r3, [pc, #468]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	099b      	lsrs	r3, r3, #6
 80045ee:	2200      	movs	r2, #0
 80045f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045f4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80045f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004600:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004602:	2300      	movs	r3, #0
 8004604:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004606:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800460a:	4622      	mov	r2, r4
 800460c:	462b      	mov	r3, r5
 800460e:	f04f 0000 	mov.w	r0, #0
 8004612:	f04f 0100 	mov.w	r1, #0
 8004616:	0159      	lsls	r1, r3, #5
 8004618:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800461c:	0150      	lsls	r0, r2, #5
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4621      	mov	r1, r4
 8004624:	1a51      	subs	r1, r2, r1
 8004626:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004628:	4629      	mov	r1, r5
 800462a:	eb63 0301 	sbc.w	r3, r3, r1
 800462e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800463c:	4649      	mov	r1, r9
 800463e:	018b      	lsls	r3, r1, #6
 8004640:	4641      	mov	r1, r8
 8004642:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004646:	4641      	mov	r1, r8
 8004648:	018a      	lsls	r2, r1, #6
 800464a:	4641      	mov	r1, r8
 800464c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004650:	4649      	mov	r1, r9
 8004652:	eb63 0b01 	sbc.w	fp, r3, r1
 8004656:	f04f 0200 	mov.w	r2, #0
 800465a:	f04f 0300 	mov.w	r3, #0
 800465e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004662:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004666:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800466a:	4692      	mov	sl, r2
 800466c:	469b      	mov	fp, r3
 800466e:	4623      	mov	r3, r4
 8004670:	eb1a 0303 	adds.w	r3, sl, r3
 8004674:	623b      	str	r3, [r7, #32]
 8004676:	462b      	mov	r3, r5
 8004678:	eb4b 0303 	adc.w	r3, fp, r3
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800468a:	4629      	mov	r1, r5
 800468c:	028b      	lsls	r3, r1, #10
 800468e:	4621      	mov	r1, r4
 8004690:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004694:	4621      	mov	r1, r4
 8004696:	028a      	lsls	r2, r1, #10
 8004698:	4610      	mov	r0, r2
 800469a:	4619      	mov	r1, r3
 800469c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046a0:	2200      	movs	r2, #0
 80046a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80046a4:	677a      	str	r2, [r7, #116]	@ 0x74
 80046a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80046aa:	f7fb fe09 	bl	80002c0 <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4613      	mov	r3, r2
 80046b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046b8:	4b41      	ldr	r3, [pc, #260]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	0c1b      	lsrs	r3, r3, #16
 80046be:	f003 0303 	and.w	r3, r3, #3
 80046c2:	3301      	adds	r3, #1
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80046ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80046d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80046da:	e0eb      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046dc:	4b38      	ldr	r3, [pc, #224]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046e8:	4b35      	ldr	r3, [pc, #212]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d06b      	beq.n	80047cc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046f4:	4b32      	ldr	r3, [pc, #200]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	099b      	lsrs	r3, r3, #6
 80046fa:	2200      	movs	r2, #0
 80046fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004700:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004706:	663b      	str	r3, [r7, #96]	@ 0x60
 8004708:	2300      	movs	r3, #0
 800470a:	667b      	str	r3, [r7, #100]	@ 0x64
 800470c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004710:	4622      	mov	r2, r4
 8004712:	462b      	mov	r3, r5
 8004714:	f04f 0000 	mov.w	r0, #0
 8004718:	f04f 0100 	mov.w	r1, #0
 800471c:	0159      	lsls	r1, r3, #5
 800471e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004722:	0150      	lsls	r0, r2, #5
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	4621      	mov	r1, r4
 800472a:	1a51      	subs	r1, r2, r1
 800472c:	61b9      	str	r1, [r7, #24]
 800472e:	4629      	mov	r1, r5
 8004730:	eb63 0301 	sbc.w	r3, r3, r1
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	f04f 0200 	mov.w	r2, #0
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004742:	4659      	mov	r1, fp
 8004744:	018b      	lsls	r3, r1, #6
 8004746:	4651      	mov	r1, sl
 8004748:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800474c:	4651      	mov	r1, sl
 800474e:	018a      	lsls	r2, r1, #6
 8004750:	4651      	mov	r1, sl
 8004752:	ebb2 0801 	subs.w	r8, r2, r1
 8004756:	4659      	mov	r1, fp
 8004758:	eb63 0901 	sbc.w	r9, r3, r1
 800475c:	f04f 0200 	mov.w	r2, #0
 8004760:	f04f 0300 	mov.w	r3, #0
 8004764:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004768:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800476c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004770:	4690      	mov	r8, r2
 8004772:	4699      	mov	r9, r3
 8004774:	4623      	mov	r3, r4
 8004776:	eb18 0303 	adds.w	r3, r8, r3
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	462b      	mov	r3, r5
 800477e:	eb49 0303 	adc.w	r3, r9, r3
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004790:	4629      	mov	r1, r5
 8004792:	024b      	lsls	r3, r1, #9
 8004794:	4621      	mov	r1, r4
 8004796:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800479a:	4621      	mov	r1, r4
 800479c:	024a      	lsls	r2, r1, #9
 800479e:	4610      	mov	r0, r2
 80047a0:	4619      	mov	r1, r3
 80047a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047a6:	2200      	movs	r2, #0
 80047a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047aa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80047ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047b0:	f7fb fd86 	bl	80002c0 <__aeabi_uldivmod>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	4613      	mov	r3, r2
 80047ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047be:	e065      	b.n	800488c <HAL_RCC_GetSysClockFreq+0x420>
 80047c0:	40023800 	.word	0x40023800
 80047c4:	00f42400 	.word	0x00f42400
 80047c8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047cc:	4b3d      	ldr	r3, [pc, #244]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x458>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	099b      	lsrs	r3, r3, #6
 80047d2:	2200      	movs	r2, #0
 80047d4:	4618      	mov	r0, r3
 80047d6:	4611      	mov	r1, r2
 80047d8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80047dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80047de:	2300      	movs	r3, #0
 80047e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80047e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80047e6:	4642      	mov	r2, r8
 80047e8:	464b      	mov	r3, r9
 80047ea:	f04f 0000 	mov.w	r0, #0
 80047ee:	f04f 0100 	mov.w	r1, #0
 80047f2:	0159      	lsls	r1, r3, #5
 80047f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047f8:	0150      	lsls	r0, r2, #5
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	4641      	mov	r1, r8
 8004800:	1a51      	subs	r1, r2, r1
 8004802:	60b9      	str	r1, [r7, #8]
 8004804:	4649      	mov	r1, r9
 8004806:	eb63 0301 	sbc.w	r3, r3, r1
 800480a:	60fb      	str	r3, [r7, #12]
 800480c:	f04f 0200 	mov.w	r2, #0
 8004810:	f04f 0300 	mov.w	r3, #0
 8004814:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004818:	4659      	mov	r1, fp
 800481a:	018b      	lsls	r3, r1, #6
 800481c:	4651      	mov	r1, sl
 800481e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004822:	4651      	mov	r1, sl
 8004824:	018a      	lsls	r2, r1, #6
 8004826:	4651      	mov	r1, sl
 8004828:	1a54      	subs	r4, r2, r1
 800482a:	4659      	mov	r1, fp
 800482c:	eb63 0501 	sbc.w	r5, r3, r1
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	f04f 0300 	mov.w	r3, #0
 8004838:	00eb      	lsls	r3, r5, #3
 800483a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800483e:	00e2      	lsls	r2, r4, #3
 8004840:	4614      	mov	r4, r2
 8004842:	461d      	mov	r5, r3
 8004844:	4643      	mov	r3, r8
 8004846:	18e3      	adds	r3, r4, r3
 8004848:	603b      	str	r3, [r7, #0]
 800484a:	464b      	mov	r3, r9
 800484c:	eb45 0303 	adc.w	r3, r5, r3
 8004850:	607b      	str	r3, [r7, #4]
 8004852:	f04f 0200 	mov.w	r2, #0
 8004856:	f04f 0300 	mov.w	r3, #0
 800485a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800485e:	4629      	mov	r1, r5
 8004860:	028b      	lsls	r3, r1, #10
 8004862:	4621      	mov	r1, r4
 8004864:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004868:	4621      	mov	r1, r4
 800486a:	028a      	lsls	r2, r1, #10
 800486c:	4610      	mov	r0, r2
 800486e:	4619      	mov	r1, r3
 8004870:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004874:	2200      	movs	r2, #0
 8004876:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004878:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800487a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800487e:	f7fb fd1f 	bl	80002c0 <__aeabi_uldivmod>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4613      	mov	r3, r2
 8004888:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800488c:	4b0d      	ldr	r3, [pc, #52]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x458>)
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	0f1b      	lsrs	r3, r3, #28
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800489a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800489e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80048a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80048aa:	e003      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048ac:	4b06      	ldr	r3, [pc, #24]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80048ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80048b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	37b8      	adds	r7, #184	@ 0xb8
 80048bc:	46bd      	mov	sp, r7
 80048be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048c2:	bf00      	nop
 80048c4:	40023800 	.word	0x40023800
 80048c8:	00f42400 	.word	0x00f42400

080048cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e28d      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 8083 	beq.w	80049f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80048ec:	4b94      	ldr	r3, [pc, #592]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 030c 	and.w	r3, r3, #12
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d019      	beq.n	800492c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80048f8:	4b91      	ldr	r3, [pc, #580]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f003 030c 	and.w	r3, r3, #12
        || \
 8004900:	2b08      	cmp	r3, #8
 8004902:	d106      	bne.n	8004912 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004904:	4b8e      	ldr	r3, [pc, #568]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800490c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004910:	d00c      	beq.n	800492c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004912:	4b8b      	ldr	r3, [pc, #556]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800491a:	2b0c      	cmp	r3, #12
 800491c:	d112      	bne.n	8004944 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800491e:	4b88      	ldr	r3, [pc, #544]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004926:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800492a:	d10b      	bne.n	8004944 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800492c:	4b84      	ldr	r3, [pc, #528]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d05b      	beq.n	80049f0 <HAL_RCC_OscConfig+0x124>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d157      	bne.n	80049f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e25a      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494c:	d106      	bne.n	800495c <HAL_RCC_OscConfig+0x90>
 800494e:	4b7c      	ldr	r3, [pc, #496]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a7b      	ldr	r2, [pc, #492]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004958:	6013      	str	r3, [r2, #0]
 800495a:	e01d      	b.n	8004998 <HAL_RCC_OscConfig+0xcc>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004964:	d10c      	bne.n	8004980 <HAL_RCC_OscConfig+0xb4>
 8004966:	4b76      	ldr	r3, [pc, #472]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a75      	ldr	r2, [pc, #468]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 800496c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	4b73      	ldr	r3, [pc, #460]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a72      	ldr	r2, [pc, #456]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800497c:	6013      	str	r3, [r2, #0]
 800497e:	e00b      	b.n	8004998 <HAL_RCC_OscConfig+0xcc>
 8004980:	4b6f      	ldr	r3, [pc, #444]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a6e      	ldr	r2, [pc, #440]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800498a:	6013      	str	r3, [r2, #0]
 800498c:	4b6c      	ldr	r3, [pc, #432]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a6b      	ldr	r2, [pc, #428]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004992:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d013      	beq.n	80049c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a0:	f7fe fa58 	bl	8002e54 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049a8:	f7fe fa54 	bl	8002e54 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b64      	cmp	r3, #100	@ 0x64
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e21f      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ba:	4b61      	ldr	r3, [pc, #388]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d0f0      	beq.n	80049a8 <HAL_RCC_OscConfig+0xdc>
 80049c6:	e014      	b.n	80049f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c8:	f7fe fa44 	bl	8002e54 <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049d0:	f7fe fa40 	bl	8002e54 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b64      	cmp	r3, #100	@ 0x64
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e20b      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049e2:	4b57      	ldr	r3, [pc, #348]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1f0      	bne.n	80049d0 <HAL_RCC_OscConfig+0x104>
 80049ee:	e000      	b.n	80049f2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d06f      	beq.n	8004ade <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80049fe:	4b50      	ldr	r3, [pc, #320]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 030c 	and.w	r3, r3, #12
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d017      	beq.n	8004a3a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a0a:	4b4d      	ldr	r3, [pc, #308]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f003 030c 	and.w	r3, r3, #12
        || \
 8004a12:	2b08      	cmp	r3, #8
 8004a14:	d105      	bne.n	8004a22 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a16:	4b4a      	ldr	r3, [pc, #296]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00b      	beq.n	8004a3a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a22:	4b47      	ldr	r3, [pc, #284]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a2a:	2b0c      	cmp	r3, #12
 8004a2c:	d11c      	bne.n	8004a68 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a2e:	4b44      	ldr	r3, [pc, #272]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d116      	bne.n	8004a68 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a3a:	4b41      	ldr	r3, [pc, #260]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d005      	beq.n	8004a52 <HAL_RCC_OscConfig+0x186>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d001      	beq.n	8004a52 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e1d3      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a52:	4b3b      	ldr	r3, [pc, #236]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	00db      	lsls	r3, r3, #3
 8004a60:	4937      	ldr	r1, [pc, #220]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a66:	e03a      	b.n	8004ade <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d020      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a70:	4b34      	ldr	r3, [pc, #208]	@ (8004b44 <HAL_RCC_OscConfig+0x278>)
 8004a72:	2201      	movs	r2, #1
 8004a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a76:	f7fe f9ed 	bl	8002e54 <HAL_GetTick>
 8004a7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7c:	e008      	b.n	8004a90 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a7e:	f7fe f9e9 	bl	8002e54 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d901      	bls.n	8004a90 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e1b4      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a90:	4b2b      	ldr	r3, [pc, #172]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0302 	and.w	r3, r3, #2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d0f0      	beq.n	8004a7e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a9c:	4b28      	ldr	r3, [pc, #160]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	4925      	ldr	r1, [pc, #148]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004aac:	4313      	orrs	r3, r2
 8004aae:	600b      	str	r3, [r1, #0]
 8004ab0:	e015      	b.n	8004ade <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ab2:	4b24      	ldr	r3, [pc, #144]	@ (8004b44 <HAL_RCC_OscConfig+0x278>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab8:	f7fe f9cc 	bl	8002e54 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac0:	f7fe f9c8 	bl	8002e54 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e193      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1f0      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d036      	beq.n	8004b58 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d016      	beq.n	8004b20 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004af2:	4b15      	ldr	r3, [pc, #84]	@ (8004b48 <HAL_RCC_OscConfig+0x27c>)
 8004af4:	2201      	movs	r2, #1
 8004af6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004af8:	f7fe f9ac 	bl	8002e54 <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b00:	f7fe f9a8 	bl	8002e54 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e173      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b12:	4b0b      	ldr	r3, [pc, #44]	@ (8004b40 <HAL_RCC_OscConfig+0x274>)
 8004b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d0f0      	beq.n	8004b00 <HAL_RCC_OscConfig+0x234>
 8004b1e:	e01b      	b.n	8004b58 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b20:	4b09      	ldr	r3, [pc, #36]	@ (8004b48 <HAL_RCC_OscConfig+0x27c>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b26:	f7fe f995 	bl	8002e54 <HAL_GetTick>
 8004b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b2c:	e00e      	b.n	8004b4c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b2e:	f7fe f991 	bl	8002e54 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d907      	bls.n	8004b4c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e15c      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
 8004b40:	40023800 	.word	0x40023800
 8004b44:	42470000 	.word	0x42470000
 8004b48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b4c:	4b8a      	ldr	r3, [pc, #552]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1ea      	bne.n	8004b2e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0304 	and.w	r3, r3, #4
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f000 8097 	beq.w	8004c94 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b66:	2300      	movs	r3, #0
 8004b68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b6a:	4b83      	ldr	r3, [pc, #524]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10f      	bne.n	8004b96 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b76:	2300      	movs	r3, #0
 8004b78:	60bb      	str	r3, [r7, #8]
 8004b7a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b86:	4b7c      	ldr	r3, [pc, #496]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b8e:	60bb      	str	r3, [r7, #8]
 8004b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b92:	2301      	movs	r3, #1
 8004b94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b96:	4b79      	ldr	r3, [pc, #484]	@ (8004d7c <HAL_RCC_OscConfig+0x4b0>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d118      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ba2:	4b76      	ldr	r3, [pc, #472]	@ (8004d7c <HAL_RCC_OscConfig+0x4b0>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a75      	ldr	r2, [pc, #468]	@ (8004d7c <HAL_RCC_OscConfig+0x4b0>)
 8004ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bae:	f7fe f951 	bl	8002e54 <HAL_GetTick>
 8004bb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bb4:	e008      	b.n	8004bc8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bb6:	f7fe f94d 	bl	8002e54 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d901      	bls.n	8004bc8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e118      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bc8:	4b6c      	ldr	r3, [pc, #432]	@ (8004d7c <HAL_RCC_OscConfig+0x4b0>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d0f0      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d106      	bne.n	8004bea <HAL_RCC_OscConfig+0x31e>
 8004bdc:	4b66      	ldr	r3, [pc, #408]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be0:	4a65      	ldr	r2, [pc, #404]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004be2:	f043 0301 	orr.w	r3, r3, #1
 8004be6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004be8:	e01c      	b.n	8004c24 <HAL_RCC_OscConfig+0x358>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	2b05      	cmp	r3, #5
 8004bf0:	d10c      	bne.n	8004c0c <HAL_RCC_OscConfig+0x340>
 8004bf2:	4b61      	ldr	r3, [pc, #388]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf6:	4a60      	ldr	r2, [pc, #384]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004bf8:	f043 0304 	orr.w	r3, r3, #4
 8004bfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bfe:	4b5e      	ldr	r3, [pc, #376]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c02:	4a5d      	ldr	r2, [pc, #372]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c04:	f043 0301 	orr.w	r3, r3, #1
 8004c08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c0a:	e00b      	b.n	8004c24 <HAL_RCC_OscConfig+0x358>
 8004c0c:	4b5a      	ldr	r3, [pc, #360]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c10:	4a59      	ldr	r2, [pc, #356]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c12:	f023 0301 	bic.w	r3, r3, #1
 8004c16:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c18:	4b57      	ldr	r3, [pc, #348]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c1c:	4a56      	ldr	r2, [pc, #344]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c1e:	f023 0304 	bic.w	r3, r3, #4
 8004c22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d015      	beq.n	8004c58 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c2c:	f7fe f912 	bl	8002e54 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c32:	e00a      	b.n	8004c4a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c34:	f7fe f90e 	bl	8002e54 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e0d7      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c4a:	4b4b      	ldr	r3, [pc, #300]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d0ee      	beq.n	8004c34 <HAL_RCC_OscConfig+0x368>
 8004c56:	e014      	b.n	8004c82 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c58:	f7fe f8fc 	bl	8002e54 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c5e:	e00a      	b.n	8004c76 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c60:	f7fe f8f8 	bl	8002e54 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e0c1      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c76:	4b40      	ldr	r3, [pc, #256]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1ee      	bne.n	8004c60 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c82:	7dfb      	ldrb	r3, [r7, #23]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d105      	bne.n	8004c94 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c88:	4b3b      	ldr	r3, [pc, #236]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8c:	4a3a      	ldr	r2, [pc, #232]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004c8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 80ad 	beq.w	8004df8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c9e:	4b36      	ldr	r3, [pc, #216]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 030c 	and.w	r3, r3, #12
 8004ca6:	2b08      	cmp	r3, #8
 8004ca8:	d060      	beq.n	8004d6c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d145      	bne.n	8004d3e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb2:	4b33      	ldr	r3, [pc, #204]	@ (8004d80 <HAL_RCC_OscConfig+0x4b4>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb8:	f7fe f8cc 	bl	8002e54 <HAL_GetTick>
 8004cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cbe:	e008      	b.n	8004cd2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc0:	f7fe f8c8 	bl	8002e54 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e093      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cd2:	4b29      	ldr	r3, [pc, #164]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f0      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	69da      	ldr	r2, [r3, #28]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cec:	019b      	lsls	r3, r3, #6
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf4:	085b      	lsrs	r3, r3, #1
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	041b      	lsls	r3, r3, #16
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	061b      	lsls	r3, r3, #24
 8004d02:	431a      	orrs	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d08:	071b      	lsls	r3, r3, #28
 8004d0a:	491b      	ldr	r1, [pc, #108]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d10:	4b1b      	ldr	r3, [pc, #108]	@ (8004d80 <HAL_RCC_OscConfig+0x4b4>)
 8004d12:	2201      	movs	r2, #1
 8004d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d16:	f7fe f89d 	bl	8002e54 <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d1e:	f7fe f899 	bl	8002e54 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e064      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d30:	4b11      	ldr	r3, [pc, #68]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0f0      	beq.n	8004d1e <HAL_RCC_OscConfig+0x452>
 8004d3c:	e05c      	b.n	8004df8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d3e:	4b10      	ldr	r3, [pc, #64]	@ (8004d80 <HAL_RCC_OscConfig+0x4b4>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d44:	f7fe f886 	bl	8002e54 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d4a:	e008      	b.n	8004d5e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d4c:	f7fe f882 	bl	8002e54 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e04d      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d5e:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <HAL_RCC_OscConfig+0x4ac>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f0      	bne.n	8004d4c <HAL_RCC_OscConfig+0x480>
 8004d6a:	e045      	b.n	8004df8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d107      	bne.n	8004d84 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e040      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
 8004d78:	40023800 	.word	0x40023800
 8004d7c:	40007000 	.word	0x40007000
 8004d80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d84:	4b1f      	ldr	r3, [pc, #124]	@ (8004e04 <HAL_RCC_OscConfig+0x538>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d030      	beq.n	8004df4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d129      	bne.n	8004df4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d122      	bne.n	8004df4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004db4:	4013      	ands	r3, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004dba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d119      	bne.n	8004df4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d10f      	bne.n	8004df4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d107      	bne.n	8004df4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d001      	beq.n	8004df8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e000      	b.n	8004dfa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3718      	adds	r7, #24
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	40023800 	.word	0x40023800

08004e08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e042      	b.n	8004ea0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d106      	bne.n	8004e34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fd fe3e 	bl	8002ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2224      	movs	r2, #36	@ 0x24
 8004e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f001 f839 	bl	8005ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	691a      	ldr	r2, [r3, #16]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	695a      	ldr	r2, [r3, #20]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08a      	sub	sp, #40	@ 0x28
 8004eac:	af02      	add	r7, sp, #8
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	603b      	str	r3, [r7, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d175      	bne.n	8004fb4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_UART_Transmit+0x2c>
 8004ece:	88fb      	ldrh	r3, [r7, #6]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d101      	bne.n	8004ed8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e06e      	b.n	8004fb6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2221      	movs	r2, #33	@ 0x21
 8004ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ee6:	f7fd ffb5 	bl	8002e54 <HAL_GetTick>
 8004eea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	88fa      	ldrh	r2, [r7, #6]
 8004ef0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	88fa      	ldrh	r2, [r7, #6]
 8004ef6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f00:	d108      	bne.n	8004f14 <HAL_UART_Transmit+0x6c>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d104      	bne.n	8004f14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	61bb      	str	r3, [r7, #24]
 8004f12:	e003      	b.n	8004f1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f1c:	e02e      	b.n	8004f7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	9300      	str	r3, [sp, #0]
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	2200      	movs	r2, #0
 8004f26:	2180      	movs	r1, #128	@ 0x80
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fd09 	bl	8005940 <UART_WaitOnFlagUntilTimeout>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e03a      	b.n	8004fb6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10b      	bne.n	8004f5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	881b      	ldrh	r3, [r3, #0]
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	3302      	adds	r3, #2
 8004f5a:	61bb      	str	r3, [r7, #24]
 8004f5c:	e007      	b.n	8004f6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	781a      	ldrb	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1cb      	bne.n	8004f1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	2140      	movs	r1, #64	@ 0x40
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 fcd5 	bl	8005940 <UART_WaitOnFlagUntilTimeout>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e006      	b.n	8004fb6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	e000      	b.n	8004fb6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004fb4:	2302      	movs	r3, #2
  }
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3720      	adds	r7, #32
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b08a      	sub	sp, #40	@ 0x28
 8004fc2:	af02      	add	r7, sp, #8
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	603b      	str	r3, [r7, #0]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b20      	cmp	r3, #32
 8004fdc:	f040 8081 	bne.w	80050e2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <HAL_UART_Receive+0x2e>
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e079      	b.n	80050e4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2222      	movs	r2, #34	@ 0x22
 8004ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005004:	f7fd ff26 	bl	8002e54 <HAL_GetTick>
 8005008:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	88fa      	ldrh	r2, [r7, #6]
 8005014:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800501e:	d108      	bne.n	8005032 <HAL_UART_Receive+0x74>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d104      	bne.n	8005032 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005028:	2300      	movs	r3, #0
 800502a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	61bb      	str	r3, [r7, #24]
 8005030:	e003      	b.n	800503a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005036:	2300      	movs	r3, #0
 8005038:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800503a:	e047      	b.n	80050cc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2200      	movs	r2, #0
 8005044:	2120      	movs	r1, #32
 8005046:	68f8      	ldr	r0, [r7, #12]
 8005048:	f000 fc7a 	bl	8005940 <UART_WaitOnFlagUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d005      	beq.n	800505e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2220      	movs	r2, #32
 8005056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e042      	b.n	80050e4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d10c      	bne.n	800507e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	b29b      	uxth	r3, r3
 800506c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005070:	b29a      	uxth	r2, r3
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	3302      	adds	r3, #2
 800507a:	61bb      	str	r3, [r7, #24]
 800507c:	e01f      	b.n	80050be <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005086:	d007      	beq.n	8005098 <HAL_UART_Receive+0xda>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10a      	bne.n	80050a6 <HAL_UART_Receive+0xe8>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d106      	bne.n	80050a6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	b2da      	uxtb	r2, r3
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	701a      	strb	r2, [r3, #0]
 80050a4:	e008      	b.n	80050b8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	3301      	adds	r3, #1
 80050bc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	3b01      	subs	r3, #1
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1b2      	bne.n	800503c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2220      	movs	r2, #32
 80050da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	e000      	b.n	80050e4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80050e2:	2302      	movs	r3, #2
  }
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3720      	adds	r7, #32
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b08c      	sub	sp, #48	@ 0x30
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	4613      	mov	r3, r2
 80050f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b20      	cmp	r3, #32
 8005104:	d146      	bne.n	8005194 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800510c:	88fb      	ldrh	r3, [r7, #6]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e03f      	b.n	8005196 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2201      	movs	r2, #1
 800511a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005122:	88fb      	ldrh	r3, [r7, #6]
 8005124:	461a      	mov	r2, r3
 8005126:	68b9      	ldr	r1, [r7, #8]
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f000 fc63 	bl	80059f4 <UART_Start_Receive_DMA>
 800512e:	4603      	mov	r3, r0
 8005130:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	2b01      	cmp	r3, #1
 800513a:	d125      	bne.n	8005188 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800513c:	2300      	movs	r3, #0
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	613b      	str	r3, [r7, #16]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	613b      	str	r3, [r7, #16]
 8005150:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	330c      	adds	r3, #12
 8005158:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	e853 3f00 	ldrex	r3, [r3]
 8005160:	617b      	str	r3, [r7, #20]
   return(result);
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f043 0310 	orr.w	r3, r3, #16
 8005168:	62bb      	str	r3, [r7, #40]	@ 0x28
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	330c      	adds	r3, #12
 8005170:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005172:	627a      	str	r2, [r7, #36]	@ 0x24
 8005174:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005176:	6a39      	ldr	r1, [r7, #32]
 8005178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800517a:	e841 2300 	strex	r3, r2, [r1]
 800517e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1e5      	bne.n	8005152 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8005186:	e002      	b.n	800518e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800518e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005192:	e000      	b.n	8005196 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8005194:	2302      	movs	r3, #2
  }
}
 8005196:	4618      	mov	r0, r3
 8005198:	3730      	adds	r7, #48	@ 0x30
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
	...

080051a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b0ba      	sub	sp, #232	@ 0xe8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80051d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80051de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10f      	bne.n	8005206 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051ea:	f003 0320 	and.w	r3, r3, #32
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d009      	beq.n	8005206 <HAL_UART_IRQHandler+0x66>
 80051f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051f6:	f003 0320 	and.w	r3, r3, #32
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fda2 	bl	8005d48 <UART_Receive_IT>
      return;
 8005204:	e273      	b.n	80056ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800520a:	2b00      	cmp	r3, #0
 800520c:	f000 80de 	beq.w	80053cc <HAL_UART_IRQHandler+0x22c>
 8005210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d106      	bne.n	800522a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800521c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005220:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 80d1 	beq.w	80053cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800522a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00b      	beq.n	800524e <HAL_UART_IRQHandler+0xae>
 8005236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800523a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005246:	f043 0201 	orr.w	r2, r3, #1
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800524e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <HAL_UART_IRQHandler+0xd2>
 800525a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800525e:	f003 0301 	and.w	r3, r3, #1
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800526a:	f043 0202 	orr.w	r2, r3, #2
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00b      	beq.n	8005296 <HAL_UART_IRQHandler+0xf6>
 800527e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800528e:	f043 0204 	orr.w	r2, r3, #4
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d011      	beq.n	80052c6 <HAL_UART_IRQHandler+0x126>
 80052a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d105      	bne.n	80052ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80052ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d005      	beq.n	80052c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052be:	f043 0208 	orr.w	r2, r3, #8
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 820a 	beq.w	80056e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052d4:	f003 0320 	and.w	r3, r3, #32
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d008      	beq.n	80052ee <HAL_UART_IRQHandler+0x14e>
 80052dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e0:	f003 0320 	and.w	r3, r3, #32
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d002      	beq.n	80052ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 fd2d 	bl	8005d48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f8:	2b40      	cmp	r3, #64	@ 0x40
 80052fa:	bf0c      	ite	eq
 80052fc:	2301      	moveq	r3, #1
 80052fe:	2300      	movne	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d103      	bne.n	800531a <HAL_UART_IRQHandler+0x17a>
 8005312:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005316:	2b00      	cmp	r3, #0
 8005318:	d04f      	beq.n	80053ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 fc38 	bl	8005b90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532a:	2b40      	cmp	r3, #64	@ 0x40
 800532c:	d141      	bne.n	80053b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3314      	adds	r3, #20
 8005334:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005338:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800533c:	e853 3f00 	ldrex	r3, [r3]
 8005340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005344:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005348:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800534c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3314      	adds	r3, #20
 8005356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800535a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800535e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800536a:	e841 2300 	strex	r3, r2, [r1]
 800536e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1d9      	bne.n	800532e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d013      	beq.n	80053aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005386:	4a8a      	ldr	r2, [pc, #552]	@ (80055b0 <HAL_UART_IRQHandler+0x410>)
 8005388:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538e:	4618      	mov	r0, r3
 8005390:	f7fe f834 	bl	80033fc <HAL_DMA_Abort_IT>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d016      	beq.n	80053c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800539e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053a4:	4610      	mov	r0, r2
 80053a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a8:	e00e      	b.n	80053c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f9c0 	bl	8005730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b0:	e00a      	b.n	80053c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f9bc 	bl	8005730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b8:	e006      	b.n	80053c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f9b8 	bl	8005730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80053c6:	e18d      	b.n	80056e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c8:	bf00      	nop
    return;
 80053ca:	e18b      	b.n	80056e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	f040 8167 	bne.w	80056a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80053d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053da:	f003 0310 	and.w	r3, r3, #16
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f000 8160 	beq.w	80056a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80053e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053e8:	f003 0310 	and.w	r3, r3, #16
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 8159 	beq.w	80056a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053f2:	2300      	movs	r3, #0
 80053f4:	60bb      	str	r3, [r7, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	60bb      	str	r3, [r7, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	60bb      	str	r3, [r7, #8]
 8005406:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005412:	2b40      	cmp	r3, #64	@ 0x40
 8005414:	f040 80ce 	bne.w	80055b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005424:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 80a9 	beq.w	8005580 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005436:	429a      	cmp	r2, r3
 8005438:	f080 80a2 	bcs.w	8005580 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005442:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800544e:	f000 8088 	beq.w	8005562 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	330c      	adds	r3, #12
 8005458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005468:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800546c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	330c      	adds	r3, #12
 800547a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800547e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005482:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005486:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800548a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800548e:	e841 2300 	strex	r3, r2, [r1]
 8005492:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005496:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1d9      	bne.n	8005452 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	3314      	adds	r3, #20
 80054a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80054ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054b0:	f023 0301 	bic.w	r3, r3, #1
 80054b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3314      	adds	r3, #20
 80054be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80054c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80054ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054ce:	e841 2300 	strex	r3, r2, [r1]
 80054d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1e1      	bne.n	800549e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	3314      	adds	r3, #20
 80054e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054e4:	e853 3f00 	ldrex	r3, [r3]
 80054e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80054ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80054ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3314      	adds	r3, #20
 80054fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80054fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005500:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005502:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005504:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005506:	e841 2300 	strex	r3, r2, [r1]
 800550a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800550c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1e3      	bne.n	80054da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2220      	movs	r2, #32
 8005516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	330c      	adds	r3, #12
 8005526:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800552a:	e853 3f00 	ldrex	r3, [r3]
 800552e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005530:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005532:	f023 0310 	bic.w	r3, r3, #16
 8005536:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	330c      	adds	r3, #12
 8005540:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005544:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005546:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005548:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800554a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800554c:	e841 2300 	strex	r3, r2, [r1]
 8005550:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1e3      	bne.n	8005520 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800555c:	4618      	mov	r0, r3
 800555e:	f7fd fedd 	bl	800331c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2202      	movs	r2, #2
 8005566:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005570:	b29b      	uxth	r3, r3
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	b29b      	uxth	r3, r3
 8005576:	4619      	mov	r1, r3
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f7fd f9ad 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800557e:	e0b3      	b.n	80056e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005584:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005588:	429a      	cmp	r2, r3
 800558a:	f040 80ad 	bne.w	80056e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005592:	69db      	ldr	r3, [r3, #28]
 8005594:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005598:	f040 80a6 	bne.w	80056e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2202      	movs	r2, #2
 80055a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055a6:	4619      	mov	r1, r3
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7fd f995 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
      return;
 80055ae:	e09b      	b.n	80056e8 <HAL_UART_IRQHandler+0x548>
 80055b0:	08005c57 	.word	0x08005c57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055bc:	b29b      	uxth	r3, r3
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 808e 	beq.w	80056ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80055d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 8089 	beq.w	80056ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	330c      	adds	r3, #12
 80055e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80055fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005600:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005606:	e841 2300 	strex	r3, r2, [r1]
 800560a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800560c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1e3      	bne.n	80055da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3314      	adds	r3, #20
 8005618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	e853 3f00 	ldrex	r3, [r3]
 8005620:	623b      	str	r3, [r7, #32]
   return(result);
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	f023 0301 	bic.w	r3, r3, #1
 8005628:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3314      	adds	r3, #20
 8005632:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005636:	633a      	str	r2, [r7, #48]	@ 0x30
 8005638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800563c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e3      	bne.n	8005612 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2220      	movs	r2, #32
 800564e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	330c      	adds	r3, #12
 800565e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	60fb      	str	r3, [r7, #12]
   return(result);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0310 	bic.w	r3, r3, #16
 800566e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	330c      	adds	r3, #12
 8005678:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800567c:	61fa      	str	r2, [r7, #28]
 800567e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005680:	69b9      	ldr	r1, [r7, #24]
 8005682:	69fa      	ldr	r2, [r7, #28]
 8005684:	e841 2300 	strex	r3, r2, [r1]
 8005688:	617b      	str	r3, [r7, #20]
   return(result);
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1e3      	bne.n	8005658 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005696:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800569a:	4619      	mov	r1, r3
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7fd f91b 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056a2:	e023      	b.n	80056ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d009      	beq.n	80056c4 <HAL_UART_IRQHandler+0x524>
 80056b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f000 fadb 	bl	8005c78 <UART_Transmit_IT>
    return;
 80056c2:	e014      	b.n	80056ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00e      	beq.n	80056ee <HAL_UART_IRQHandler+0x54e>
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d008      	beq.n	80056ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fb1b 	bl	8005d18 <UART_EndTransmit_IT>
    return;
 80056e2:	e004      	b.n	80056ee <HAL_UART_IRQHandler+0x54e>
    return;
 80056e4:	bf00      	nop
 80056e6:	e002      	b.n	80056ee <HAL_UART_IRQHandler+0x54e>
      return;
 80056e8:	bf00      	nop
 80056ea:	e000      	b.n	80056ee <HAL_UART_IRQHandler+0x54e>
      return;
 80056ec:	bf00      	nop
  }
}
 80056ee:	37e8      	adds	r7, #232	@ 0xe8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005738:	bf00      	nop
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b09c      	sub	sp, #112	@ 0x70
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005750:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575c:	2b00      	cmp	r3, #0
 800575e:	d172      	bne.n	8005846 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005760:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005762:	2200      	movs	r2, #0
 8005764:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005778:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800577c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800577e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	330c      	adds	r3, #12
 8005784:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005786:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005788:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800578c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800578e:	e841 2300 	strex	r3, r2, [r1]
 8005792:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005794:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1e5      	bne.n	8005766 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800579a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	3314      	adds	r3, #20
 80057a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a4:	e853 3f00 	ldrex	r3, [r3]
 80057a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ac:	f023 0301 	bic.w	r3, r3, #1
 80057b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80057b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3314      	adds	r3, #20
 80057b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80057ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80057bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057c2:	e841 2300 	strex	r3, r2, [r1]
 80057c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e5      	bne.n	800579a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3314      	adds	r3, #20
 80057d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d8:	e853 3f00 	ldrex	r3, [r3]
 80057dc:	623b      	str	r3, [r7, #32]
   return(result);
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80057e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	3314      	adds	r3, #20
 80057ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80057ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80057f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f6:	e841 2300 	strex	r3, r2, [r1]
 80057fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1e5      	bne.n	80057ce <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005802:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005804:	2220      	movs	r2, #32
 8005806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800580a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800580c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580e:	2b01      	cmp	r3, #1
 8005810:	d119      	bne.n	8005846 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	330c      	adds	r3, #12
 8005818:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	60fb      	str	r3, [r7, #12]
   return(result);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f023 0310 	bic.w	r3, r3, #16
 8005828:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800582a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	330c      	adds	r3, #12
 8005830:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005832:	61fa      	str	r2, [r7, #28]
 8005834:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005836:	69b9      	ldr	r1, [r7, #24]
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	e841 2300 	strex	r3, r2, [r1]
 800583e:	617b      	str	r3, [r7, #20]
   return(result);
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1e5      	bne.n	8005812 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005846:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005848:	2200      	movs	r2, #0
 800584a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800584c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800584e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005850:	2b01      	cmp	r3, #1
 8005852:	d106      	bne.n	8005862 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005856:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005858:	4619      	mov	r1, r3
 800585a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800585c:	f7fd f83c 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005860:	e002      	b.n	8005868 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005862:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005864:	f7ff ff50 	bl	8005708 <HAL_UART_RxCpltCallback>
}
 8005868:	bf00      	nop
 800586a:	3770      	adds	r7, #112	@ 0x70
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005888:	2b01      	cmp	r3, #1
 800588a:	d108      	bne.n	800589e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005890:	085b      	lsrs	r3, r3, #1
 8005892:	b29b      	uxth	r3, r3
 8005894:	4619      	mov	r1, r3
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7fd f81e 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800589c:	e002      	b.n	80058a4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f7ff ff3c 	bl	800571c <HAL_UART_RxHalfCpltCallback>
}
 80058a4:	bf00      	nop
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	695b      	ldr	r3, [r3, #20]
 80058c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058c8:	2b80      	cmp	r3, #128	@ 0x80
 80058ca:	bf0c      	ite	eq
 80058cc:	2301      	moveq	r3, #1
 80058ce:	2300      	movne	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b21      	cmp	r3, #33	@ 0x21
 80058de:	d108      	bne.n	80058f2 <UART_DMAError+0x46>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d005      	beq.n	80058f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80058ec:	68b8      	ldr	r0, [r7, #8]
 80058ee:	f000 f927 	bl	8005b40 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058fc:	2b40      	cmp	r3, #64	@ 0x40
 80058fe:	bf0c      	ite	eq
 8005900:	2301      	moveq	r3, #1
 8005902:	2300      	movne	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b22      	cmp	r3, #34	@ 0x22
 8005912:	d108      	bne.n	8005926 <UART_DMAError+0x7a>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d005      	beq.n	8005926 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	2200      	movs	r2, #0
 800591e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005920:	68b8      	ldr	r0, [r7, #8]
 8005922:	f000 f935 	bl	8005b90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800592a:	f043 0210 	orr.w	r2, r3, #16
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005932:	68b8      	ldr	r0, [r7, #8]
 8005934:	f7ff fefc 	bl	8005730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005938:	bf00      	nop
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	4613      	mov	r3, r2
 800594e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005950:	e03b      	b.n	80059ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005958:	d037      	beq.n	80059ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595a:	f7fd fa7b 	bl	8002e54 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	6a3a      	ldr	r2, [r7, #32]
 8005966:	429a      	cmp	r2, r3
 8005968:	d302      	bcc.n	8005970 <UART_WaitOnFlagUntilTimeout+0x30>
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e03a      	b.n	80059ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f003 0304 	and.w	r3, r3, #4
 800597e:	2b00      	cmp	r3, #0
 8005980:	d023      	beq.n	80059ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	2b80      	cmp	r3, #128	@ 0x80
 8005986:	d020      	beq.n	80059ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2b40      	cmp	r3, #64	@ 0x40
 800598c:	d01d      	beq.n	80059ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0308 	and.w	r3, r3, #8
 8005998:	2b08      	cmp	r3, #8
 800599a:	d116      	bne.n	80059ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800599c:	2300      	movs	r3, #0
 800599e:	617b      	str	r3, [r7, #20]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	617b      	str	r3, [r7, #20]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 f8ec 	bl	8005b90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2208      	movs	r2, #8
 80059bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e00f      	b.n	80059ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	4013      	ands	r3, r2
 80059d4:	68ba      	ldr	r2, [r7, #8]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	bf0c      	ite	eq
 80059da:	2301      	moveq	r3, #1
 80059dc:	2300      	movne	r3, #0
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	461a      	mov	r2, r3
 80059e2:	79fb      	ldrb	r3, [r7, #7]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d0b4      	beq.n	8005952 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3718      	adds	r7, #24
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b098      	sub	sp, #96	@ 0x60
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	4613      	mov	r3, r2
 8005a00:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005a02:	68ba      	ldr	r2, [r7, #8]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	88fa      	ldrh	r2, [r7, #6]
 8005a0c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2222      	movs	r2, #34	@ 0x22
 8005a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a20:	4a44      	ldr	r2, [pc, #272]	@ (8005b34 <UART_Start_Receive_DMA+0x140>)
 8005a22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a28:	4a43      	ldr	r2, [pc, #268]	@ (8005b38 <UART_Start_Receive_DMA+0x144>)
 8005a2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a30:	4a42      	ldr	r2, [pc, #264]	@ (8005b3c <UART_Start_Receive_DMA+0x148>)
 8005a32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a38:	2200      	movs	r2, #0
 8005a3a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005a3c:	f107 0308 	add.w	r3, r7, #8
 8005a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	88fb      	ldrh	r3, [r7, #6]
 8005a54:	f7fd fc0a 	bl	800326c <HAL_DMA_Start_IT>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d008      	beq.n	8005a70 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2210      	movs	r2, #16
 8005a62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2220      	movs	r2, #32
 8005a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e05d      	b.n	8005b2c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005a70:	2300      	movs	r3, #0
 8005a72:	613b      	str	r3, [r7, #16]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	613b      	str	r3, [r7, #16]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	613b      	str	r3, [r7, #16]
 8005a84:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d019      	beq.n	8005ac2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	330c      	adds	r3, #12
 8005a94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a98:	e853 3f00 	ldrex	r3, [r3]
 8005a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aa4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	330c      	adds	r3, #12
 8005aac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005aae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005ab4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ab6:	e841 2300 	strex	r3, r2, [r1]
 8005aba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d1e5      	bne.n	8005a8e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3314      	adds	r3, #20
 8005ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005acc:	e853 3f00 	ldrex	r3, [r3]
 8005ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad4:	f043 0301 	orr.w	r3, r3, #1
 8005ad8:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3314      	adds	r3, #20
 8005ae0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ae2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005ae4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005ae8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005aea:	e841 2300 	strex	r3, r2, [r1]
 8005aee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1e5      	bne.n	8005ac2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3314      	adds	r3, #20
 8005afc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	e853 3f00 	ldrex	r3, [r3]
 8005b04:	617b      	str	r3, [r7, #20]
   return(result);
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3314      	adds	r3, #20
 8005b14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005b16:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1a:	6a39      	ldr	r1, [r7, #32]
 8005b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b1e:	e841 2300 	strex	r3, r2, [r1]
 8005b22:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1e5      	bne.n	8005af6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3760      	adds	r7, #96	@ 0x60
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	08005745 	.word	0x08005745
 8005b38:	08005871 	.word	0x08005871
 8005b3c:	080058ad 	.word	0x080058ad

08005b40 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b089      	sub	sp, #36	@ 0x24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	330c      	adds	r3, #12
 8005b4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	e853 3f00 	ldrex	r3, [r3]
 8005b56:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005b5e:	61fb      	str	r3, [r7, #28]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	330c      	adds	r3, #12
 8005b66:	69fa      	ldr	r2, [r7, #28]
 8005b68:	61ba      	str	r2, [r7, #24]
 8005b6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6c:	6979      	ldr	r1, [r7, #20]
 8005b6e:	69ba      	ldr	r2, [r7, #24]
 8005b70:	e841 2300 	strex	r3, r2, [r1]
 8005b74:	613b      	str	r3, [r7, #16]
   return(result);
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1e5      	bne.n	8005b48 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005b84:	bf00      	nop
 8005b86:	3724      	adds	r7, #36	@ 0x24
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b095      	sub	sp, #84	@ 0x54
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba2:	e853 3f00 	ldrex	r3, [r3]
 8005ba6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005baa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	330c      	adds	r3, #12
 8005bb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8005bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bc0:	e841 2300 	strex	r3, r2, [r1]
 8005bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d1e5      	bne.n	8005b98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	3314      	adds	r3, #20
 8005bd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd4:	6a3b      	ldr	r3, [r7, #32]
 8005bd6:	e853 3f00 	ldrex	r3, [r3]
 8005bda:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	f023 0301 	bic.w	r3, r3, #1
 8005be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3314      	adds	r3, #20
 8005bea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bf4:	e841 2300 	strex	r3, r2, [r1]
 8005bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1e5      	bne.n	8005bcc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d119      	bne.n	8005c3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	330c      	adds	r3, #12
 8005c0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	e853 3f00 	ldrex	r3, [r3]
 8005c16:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f023 0310 	bic.w	r3, r3, #16
 8005c1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	330c      	adds	r3, #12
 8005c26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c28:	61ba      	str	r2, [r7, #24]
 8005c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2c:	6979      	ldr	r1, [r7, #20]
 8005c2e:	69ba      	ldr	r2, [r7, #24]
 8005c30:	e841 2300 	strex	r3, r2, [r1]
 8005c34:	613b      	str	r3, [r7, #16]
   return(result);
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d1e5      	bne.n	8005c08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c4a:	bf00      	nop
 8005c4c:	3754      	adds	r7, #84	@ 0x54
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b084      	sub	sp, #16
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	f7ff fd60 	bl	8005730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c70:	bf00      	nop
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b21      	cmp	r3, #33	@ 0x21
 8005c8a:	d13e      	bne.n	8005d0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c94:	d114      	bne.n	8005cc0 <UART_Transmit_IT+0x48>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d110      	bne.n	8005cc0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	881b      	ldrh	r3, [r3, #0]
 8005ca8:	461a      	mov	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cb2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	1c9a      	adds	r2, r3, #2
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	621a      	str	r2, [r3, #32]
 8005cbe:	e008      	b.n	8005cd2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a1b      	ldr	r3, [r3, #32]
 8005cc4:	1c59      	adds	r1, r3, #1
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	6211      	str	r1, [r2, #32]
 8005cca:	781a      	ldrb	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	4619      	mov	r1, r3
 8005ce0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10f      	bne.n	8005d06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68da      	ldr	r2, [r3, #12]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cf4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d06:	2300      	movs	r3, #0
 8005d08:	e000      	b.n	8005d0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d0a:	2302      	movs	r3, #2
  }
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2220      	movs	r2, #32
 8005d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f7ff fcdb 	bl	80056f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b08c      	sub	sp, #48	@ 0x30
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005d54:	2300      	movs	r3, #0
 8005d56:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b22      	cmp	r3, #34	@ 0x22
 8005d62:	f040 80aa 	bne.w	8005eba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d6e:	d115      	bne.n	8005d9c <UART_Receive_IT+0x54>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d111      	bne.n	8005d9c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d94:	1c9a      	adds	r2, r3, #2
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d9a:	e024      	b.n	8005de6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005daa:	d007      	beq.n	8005dbc <UART_Receive_IT+0x74>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10a      	bne.n	8005dca <UART_Receive_IT+0x82>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d106      	bne.n	8005dca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc6:	701a      	strb	r2, [r3, #0]
 8005dc8:	e008      	b.n	8005ddc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dd6:	b2da      	uxtb	r2, r3
 8005dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dda:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	4619      	mov	r1, r3
 8005df4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d15d      	bne.n	8005eb6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0220 	bic.w	r2, r2, #32
 8005e08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	695a      	ldr	r2, [r3, #20]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 0201 	bic.w	r2, r2, #1
 8005e28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d135      	bne.n	8005eac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	330c      	adds	r3, #12
 8005e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	613b      	str	r3, [r7, #16]
   return(result);
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f023 0310 	bic.w	r3, r3, #16
 8005e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	330c      	adds	r3, #12
 8005e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e66:	623a      	str	r2, [r7, #32]
 8005e68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	69f9      	ldr	r1, [r7, #28]
 8005e6c:	6a3a      	ldr	r2, [r7, #32]
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e5      	bne.n	8005e46 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0310 	and.w	r3, r3, #16
 8005e84:	2b10      	cmp	r3, #16
 8005e86:	d10a      	bne.n	8005e9e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	60fb      	str	r3, [r7, #12]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7fc fd17 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
 8005eaa:	e002      	b.n	8005eb2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f7ff fc2b 	bl	8005708 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	e002      	b.n	8005ebc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	e000      	b.n	8005ebc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005eba:	2302      	movs	r3, #2
  }
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3730      	adds	r7, #48	@ 0x30
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ec8:	b0c0      	sub	sp, #256	@ 0x100
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee0:	68d9      	ldr	r1, [r3, #12]
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	ea40 0301 	orr.w	r3, r0, r1
 8005eec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef2:	689a      	ldr	r2, [r3, #8]
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	431a      	orrs	r2, r3
 8005efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	431a      	orrs	r2, r3
 8005f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f1c:	f021 010c 	bic.w	r1, r1, #12
 8005f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f2a:	430b      	orrs	r3, r1
 8005f2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3e:	6999      	ldr	r1, [r3, #24]
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	ea40 0301 	orr.w	r3, r0, r1
 8005f4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	4b8f      	ldr	r3, [pc, #572]	@ (8006190 <UART_SetConfig+0x2cc>)
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d005      	beq.n	8005f64 <UART_SetConfig+0xa0>
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	4b8d      	ldr	r3, [pc, #564]	@ (8006194 <UART_SetConfig+0x2d0>)
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d104      	bne.n	8005f6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f64:	f7fe fa6e 	bl	8004444 <HAL_RCC_GetPCLK2Freq>
 8005f68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f6c:	e003      	b.n	8005f76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f6e:	f7fe fa55 	bl	800441c <HAL_RCC_GetPCLK1Freq>
 8005f72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f80:	f040 810c 	bne.w	800619c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f96:	4622      	mov	r2, r4
 8005f98:	462b      	mov	r3, r5
 8005f9a:	1891      	adds	r1, r2, r2
 8005f9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f9e:	415b      	adcs	r3, r3
 8005fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fa2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	eb12 0801 	adds.w	r8, r2, r1
 8005fac:	4629      	mov	r1, r5
 8005fae:	eb43 0901 	adc.w	r9, r3, r1
 8005fb2:	f04f 0200 	mov.w	r2, #0
 8005fb6:	f04f 0300 	mov.w	r3, #0
 8005fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fc6:	4690      	mov	r8, r2
 8005fc8:	4699      	mov	r9, r3
 8005fca:	4623      	mov	r3, r4
 8005fcc:	eb18 0303 	adds.w	r3, r8, r3
 8005fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fd4:	462b      	mov	r3, r5
 8005fd6:	eb49 0303 	adc.w	r3, r9, r3
 8005fda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005fea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005fee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	18db      	adds	r3, r3, r3
 8005ff6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	eb42 0303 	adc.w	r3, r2, r3
 8005ffe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006000:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006004:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006008:	f7fa f95a 	bl	80002c0 <__aeabi_uldivmod>
 800600c:	4602      	mov	r2, r0
 800600e:	460b      	mov	r3, r1
 8006010:	4b61      	ldr	r3, [pc, #388]	@ (8006198 <UART_SetConfig+0x2d4>)
 8006012:	fba3 2302 	umull	r2, r3, r3, r2
 8006016:	095b      	lsrs	r3, r3, #5
 8006018:	011c      	lsls	r4, r3, #4
 800601a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800601e:	2200      	movs	r2, #0
 8006020:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006024:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006028:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800602c:	4642      	mov	r2, r8
 800602e:	464b      	mov	r3, r9
 8006030:	1891      	adds	r1, r2, r2
 8006032:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006034:	415b      	adcs	r3, r3
 8006036:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006038:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800603c:	4641      	mov	r1, r8
 800603e:	eb12 0a01 	adds.w	sl, r2, r1
 8006042:	4649      	mov	r1, r9
 8006044:	eb43 0b01 	adc.w	fp, r3, r1
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006054:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006058:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800605c:	4692      	mov	sl, r2
 800605e:	469b      	mov	fp, r3
 8006060:	4643      	mov	r3, r8
 8006062:	eb1a 0303 	adds.w	r3, sl, r3
 8006066:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800606a:	464b      	mov	r3, r9
 800606c:	eb4b 0303 	adc.w	r3, fp, r3
 8006070:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006080:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006084:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006088:	460b      	mov	r3, r1
 800608a:	18db      	adds	r3, r3, r3
 800608c:	643b      	str	r3, [r7, #64]	@ 0x40
 800608e:	4613      	mov	r3, r2
 8006090:	eb42 0303 	adc.w	r3, r2, r3
 8006094:	647b      	str	r3, [r7, #68]	@ 0x44
 8006096:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800609a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800609e:	f7fa f90f 	bl	80002c0 <__aeabi_uldivmod>
 80060a2:	4602      	mov	r2, r0
 80060a4:	460b      	mov	r3, r1
 80060a6:	4611      	mov	r1, r2
 80060a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006198 <UART_SetConfig+0x2d4>)
 80060aa:	fba3 2301 	umull	r2, r3, r3, r1
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	2264      	movs	r2, #100	@ 0x64
 80060b2:	fb02 f303 	mul.w	r3, r2, r3
 80060b6:	1acb      	subs	r3, r1, r3
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80060be:	4b36      	ldr	r3, [pc, #216]	@ (8006198 <UART_SetConfig+0x2d4>)
 80060c0:	fba3 2302 	umull	r2, r3, r3, r2
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	005b      	lsls	r3, r3, #1
 80060c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80060cc:	441c      	add	r4, r3
 80060ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060d2:	2200      	movs	r2, #0
 80060d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80060dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80060e0:	4642      	mov	r2, r8
 80060e2:	464b      	mov	r3, r9
 80060e4:	1891      	adds	r1, r2, r2
 80060e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80060e8:	415b      	adcs	r3, r3
 80060ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80060f0:	4641      	mov	r1, r8
 80060f2:	1851      	adds	r1, r2, r1
 80060f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80060f6:	4649      	mov	r1, r9
 80060f8:	414b      	adcs	r3, r1
 80060fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006108:	4659      	mov	r1, fp
 800610a:	00cb      	lsls	r3, r1, #3
 800610c:	4651      	mov	r1, sl
 800610e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006112:	4651      	mov	r1, sl
 8006114:	00ca      	lsls	r2, r1, #3
 8006116:	4610      	mov	r0, r2
 8006118:	4619      	mov	r1, r3
 800611a:	4603      	mov	r3, r0
 800611c:	4642      	mov	r2, r8
 800611e:	189b      	adds	r3, r3, r2
 8006120:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006124:	464b      	mov	r3, r9
 8006126:	460a      	mov	r2, r1
 8006128:	eb42 0303 	adc.w	r3, r2, r3
 800612c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800613c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006140:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006144:	460b      	mov	r3, r1
 8006146:	18db      	adds	r3, r3, r3
 8006148:	62bb      	str	r3, [r7, #40]	@ 0x28
 800614a:	4613      	mov	r3, r2
 800614c:	eb42 0303 	adc.w	r3, r2, r3
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006152:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006156:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800615a:	f7fa f8b1 	bl	80002c0 <__aeabi_uldivmod>
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	4b0d      	ldr	r3, [pc, #52]	@ (8006198 <UART_SetConfig+0x2d4>)
 8006164:	fba3 1302 	umull	r1, r3, r3, r2
 8006168:	095b      	lsrs	r3, r3, #5
 800616a:	2164      	movs	r1, #100	@ 0x64
 800616c:	fb01 f303 	mul.w	r3, r1, r3
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	00db      	lsls	r3, r3, #3
 8006174:	3332      	adds	r3, #50	@ 0x32
 8006176:	4a08      	ldr	r2, [pc, #32]	@ (8006198 <UART_SetConfig+0x2d4>)
 8006178:	fba2 2303 	umull	r2, r3, r2, r3
 800617c:	095b      	lsrs	r3, r3, #5
 800617e:	f003 0207 	and.w	r2, r3, #7
 8006182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4422      	add	r2, r4
 800618a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800618c:	e106      	b.n	800639c <UART_SetConfig+0x4d8>
 800618e:	bf00      	nop
 8006190:	40011000 	.word	0x40011000
 8006194:	40011400 	.word	0x40011400
 8006198:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800619c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061a0:	2200      	movs	r2, #0
 80061a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80061a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80061aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80061ae:	4642      	mov	r2, r8
 80061b0:	464b      	mov	r3, r9
 80061b2:	1891      	adds	r1, r2, r2
 80061b4:	6239      	str	r1, [r7, #32]
 80061b6:	415b      	adcs	r3, r3
 80061b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061be:	4641      	mov	r1, r8
 80061c0:	1854      	adds	r4, r2, r1
 80061c2:	4649      	mov	r1, r9
 80061c4:	eb43 0501 	adc.w	r5, r3, r1
 80061c8:	f04f 0200 	mov.w	r2, #0
 80061cc:	f04f 0300 	mov.w	r3, #0
 80061d0:	00eb      	lsls	r3, r5, #3
 80061d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061d6:	00e2      	lsls	r2, r4, #3
 80061d8:	4614      	mov	r4, r2
 80061da:	461d      	mov	r5, r3
 80061dc:	4643      	mov	r3, r8
 80061de:	18e3      	adds	r3, r4, r3
 80061e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061e4:	464b      	mov	r3, r9
 80061e6:	eb45 0303 	adc.w	r3, r5, r3
 80061ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80061ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061fe:	f04f 0200 	mov.w	r2, #0
 8006202:	f04f 0300 	mov.w	r3, #0
 8006206:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800620a:	4629      	mov	r1, r5
 800620c:	008b      	lsls	r3, r1, #2
 800620e:	4621      	mov	r1, r4
 8006210:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006214:	4621      	mov	r1, r4
 8006216:	008a      	lsls	r2, r1, #2
 8006218:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800621c:	f7fa f850 	bl	80002c0 <__aeabi_uldivmod>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	4b60      	ldr	r3, [pc, #384]	@ (80063a8 <UART_SetConfig+0x4e4>)
 8006226:	fba3 2302 	umull	r2, r3, r3, r2
 800622a:	095b      	lsrs	r3, r3, #5
 800622c:	011c      	lsls	r4, r3, #4
 800622e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006232:	2200      	movs	r2, #0
 8006234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006238:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800623c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006240:	4642      	mov	r2, r8
 8006242:	464b      	mov	r3, r9
 8006244:	1891      	adds	r1, r2, r2
 8006246:	61b9      	str	r1, [r7, #24]
 8006248:	415b      	adcs	r3, r3
 800624a:	61fb      	str	r3, [r7, #28]
 800624c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006250:	4641      	mov	r1, r8
 8006252:	1851      	adds	r1, r2, r1
 8006254:	6139      	str	r1, [r7, #16]
 8006256:	4649      	mov	r1, r9
 8006258:	414b      	adcs	r3, r1
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	f04f 0200 	mov.w	r2, #0
 8006260:	f04f 0300 	mov.w	r3, #0
 8006264:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006268:	4659      	mov	r1, fp
 800626a:	00cb      	lsls	r3, r1, #3
 800626c:	4651      	mov	r1, sl
 800626e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006272:	4651      	mov	r1, sl
 8006274:	00ca      	lsls	r2, r1, #3
 8006276:	4610      	mov	r0, r2
 8006278:	4619      	mov	r1, r3
 800627a:	4603      	mov	r3, r0
 800627c:	4642      	mov	r2, r8
 800627e:	189b      	adds	r3, r3, r2
 8006280:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006284:	464b      	mov	r3, r9
 8006286:	460a      	mov	r2, r1
 8006288:	eb42 0303 	adc.w	r3, r2, r3
 800628c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	67bb      	str	r3, [r7, #120]	@ 0x78
 800629a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80062a8:	4649      	mov	r1, r9
 80062aa:	008b      	lsls	r3, r1, #2
 80062ac:	4641      	mov	r1, r8
 80062ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062b2:	4641      	mov	r1, r8
 80062b4:	008a      	lsls	r2, r1, #2
 80062b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80062ba:	f7fa f801 	bl	80002c0 <__aeabi_uldivmod>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	4611      	mov	r1, r2
 80062c4:	4b38      	ldr	r3, [pc, #224]	@ (80063a8 <UART_SetConfig+0x4e4>)
 80062c6:	fba3 2301 	umull	r2, r3, r3, r1
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	2264      	movs	r2, #100	@ 0x64
 80062ce:	fb02 f303 	mul.w	r3, r2, r3
 80062d2:	1acb      	subs	r3, r1, r3
 80062d4:	011b      	lsls	r3, r3, #4
 80062d6:	3332      	adds	r3, #50	@ 0x32
 80062d8:	4a33      	ldr	r2, [pc, #204]	@ (80063a8 <UART_SetConfig+0x4e4>)
 80062da:	fba2 2303 	umull	r2, r3, r2, r3
 80062de:	095b      	lsrs	r3, r3, #5
 80062e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062e4:	441c      	add	r4, r3
 80062e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ea:	2200      	movs	r2, #0
 80062ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80062ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80062f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80062f4:	4642      	mov	r2, r8
 80062f6:	464b      	mov	r3, r9
 80062f8:	1891      	adds	r1, r2, r2
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	415b      	adcs	r3, r3
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006304:	4641      	mov	r1, r8
 8006306:	1851      	adds	r1, r2, r1
 8006308:	6039      	str	r1, [r7, #0]
 800630a:	4649      	mov	r1, r9
 800630c:	414b      	adcs	r3, r1
 800630e:	607b      	str	r3, [r7, #4]
 8006310:	f04f 0200 	mov.w	r2, #0
 8006314:	f04f 0300 	mov.w	r3, #0
 8006318:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800631c:	4659      	mov	r1, fp
 800631e:	00cb      	lsls	r3, r1, #3
 8006320:	4651      	mov	r1, sl
 8006322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006326:	4651      	mov	r1, sl
 8006328:	00ca      	lsls	r2, r1, #3
 800632a:	4610      	mov	r0, r2
 800632c:	4619      	mov	r1, r3
 800632e:	4603      	mov	r3, r0
 8006330:	4642      	mov	r2, r8
 8006332:	189b      	adds	r3, r3, r2
 8006334:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006336:	464b      	mov	r3, r9
 8006338:	460a      	mov	r2, r1
 800633a:	eb42 0303 	adc.w	r3, r2, r3
 800633e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	663b      	str	r3, [r7, #96]	@ 0x60
 800634a:	667a      	str	r2, [r7, #100]	@ 0x64
 800634c:	f04f 0200 	mov.w	r2, #0
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006358:	4649      	mov	r1, r9
 800635a:	008b      	lsls	r3, r1, #2
 800635c:	4641      	mov	r1, r8
 800635e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006362:	4641      	mov	r1, r8
 8006364:	008a      	lsls	r2, r1, #2
 8006366:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800636a:	f7f9 ffa9 	bl	80002c0 <__aeabi_uldivmod>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <UART_SetConfig+0x4e4>)
 8006374:	fba3 1302 	umull	r1, r3, r3, r2
 8006378:	095b      	lsrs	r3, r3, #5
 800637a:	2164      	movs	r1, #100	@ 0x64
 800637c:	fb01 f303 	mul.w	r3, r1, r3
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	3332      	adds	r3, #50	@ 0x32
 8006386:	4a08      	ldr	r2, [pc, #32]	@ (80063a8 <UART_SetConfig+0x4e4>)
 8006388:	fba2 2303 	umull	r2, r3, r2, r3
 800638c:	095b      	lsrs	r3, r3, #5
 800638e:	f003 020f 	and.w	r2, r3, #15
 8006392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4422      	add	r2, r4
 800639a:	609a      	str	r2, [r3, #8]
}
 800639c:	bf00      	nop
 800639e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80063a2:	46bd      	mov	sp, r7
 80063a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063a8:	51eb851f 	.word	0x51eb851f

080063ac <atoi>:
 80063ac:	220a      	movs	r2, #10
 80063ae:	2100      	movs	r1, #0
 80063b0:	f000 b87c 	b.w	80064ac <strtol>

080063b4 <_strtol_l.isra.0>:
 80063b4:	2b24      	cmp	r3, #36	@ 0x24
 80063b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063ba:	4686      	mov	lr, r0
 80063bc:	4690      	mov	r8, r2
 80063be:	d801      	bhi.n	80063c4 <_strtol_l.isra.0+0x10>
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d106      	bne.n	80063d2 <_strtol_l.isra.0+0x1e>
 80063c4:	f000 f98c 	bl	80066e0 <__errno>
 80063c8:	2316      	movs	r3, #22
 80063ca:	6003      	str	r3, [r0, #0]
 80063cc:	2000      	movs	r0, #0
 80063ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d2:	4834      	ldr	r0, [pc, #208]	@ (80064a4 <_strtol_l.isra.0+0xf0>)
 80063d4:	460d      	mov	r5, r1
 80063d6:	462a      	mov	r2, r5
 80063d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80063dc:	5d06      	ldrb	r6, [r0, r4]
 80063de:	f016 0608 	ands.w	r6, r6, #8
 80063e2:	d1f8      	bne.n	80063d6 <_strtol_l.isra.0+0x22>
 80063e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80063e6:	d110      	bne.n	800640a <_strtol_l.isra.0+0x56>
 80063e8:	782c      	ldrb	r4, [r5, #0]
 80063ea:	2601      	movs	r6, #1
 80063ec:	1c95      	adds	r5, r2, #2
 80063ee:	f033 0210 	bics.w	r2, r3, #16
 80063f2:	d115      	bne.n	8006420 <_strtol_l.isra.0+0x6c>
 80063f4:	2c30      	cmp	r4, #48	@ 0x30
 80063f6:	d10d      	bne.n	8006414 <_strtol_l.isra.0+0x60>
 80063f8:	782a      	ldrb	r2, [r5, #0]
 80063fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80063fe:	2a58      	cmp	r2, #88	@ 0x58
 8006400:	d108      	bne.n	8006414 <_strtol_l.isra.0+0x60>
 8006402:	786c      	ldrb	r4, [r5, #1]
 8006404:	3502      	adds	r5, #2
 8006406:	2310      	movs	r3, #16
 8006408:	e00a      	b.n	8006420 <_strtol_l.isra.0+0x6c>
 800640a:	2c2b      	cmp	r4, #43	@ 0x2b
 800640c:	bf04      	itt	eq
 800640e:	782c      	ldrbeq	r4, [r5, #0]
 8006410:	1c95      	addeq	r5, r2, #2
 8006412:	e7ec      	b.n	80063ee <_strtol_l.isra.0+0x3a>
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1f6      	bne.n	8006406 <_strtol_l.isra.0+0x52>
 8006418:	2c30      	cmp	r4, #48	@ 0x30
 800641a:	bf14      	ite	ne
 800641c:	230a      	movne	r3, #10
 800641e:	2308      	moveq	r3, #8
 8006420:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006424:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006428:	2200      	movs	r2, #0
 800642a:	fbbc f9f3 	udiv	r9, ip, r3
 800642e:	4610      	mov	r0, r2
 8006430:	fb03 ca19 	mls	sl, r3, r9, ip
 8006434:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006438:	2f09      	cmp	r7, #9
 800643a:	d80f      	bhi.n	800645c <_strtol_l.isra.0+0xa8>
 800643c:	463c      	mov	r4, r7
 800643e:	42a3      	cmp	r3, r4
 8006440:	dd1b      	ble.n	800647a <_strtol_l.isra.0+0xc6>
 8006442:	1c57      	adds	r7, r2, #1
 8006444:	d007      	beq.n	8006456 <_strtol_l.isra.0+0xa2>
 8006446:	4581      	cmp	r9, r0
 8006448:	d314      	bcc.n	8006474 <_strtol_l.isra.0+0xc0>
 800644a:	d101      	bne.n	8006450 <_strtol_l.isra.0+0x9c>
 800644c:	45a2      	cmp	sl, r4
 800644e:	db11      	blt.n	8006474 <_strtol_l.isra.0+0xc0>
 8006450:	fb00 4003 	mla	r0, r0, r3, r4
 8006454:	2201      	movs	r2, #1
 8006456:	f815 4b01 	ldrb.w	r4, [r5], #1
 800645a:	e7eb      	b.n	8006434 <_strtol_l.isra.0+0x80>
 800645c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006460:	2f19      	cmp	r7, #25
 8006462:	d801      	bhi.n	8006468 <_strtol_l.isra.0+0xb4>
 8006464:	3c37      	subs	r4, #55	@ 0x37
 8006466:	e7ea      	b.n	800643e <_strtol_l.isra.0+0x8a>
 8006468:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800646c:	2f19      	cmp	r7, #25
 800646e:	d804      	bhi.n	800647a <_strtol_l.isra.0+0xc6>
 8006470:	3c57      	subs	r4, #87	@ 0x57
 8006472:	e7e4      	b.n	800643e <_strtol_l.isra.0+0x8a>
 8006474:	f04f 32ff 	mov.w	r2, #4294967295
 8006478:	e7ed      	b.n	8006456 <_strtol_l.isra.0+0xa2>
 800647a:	1c53      	adds	r3, r2, #1
 800647c:	d108      	bne.n	8006490 <_strtol_l.isra.0+0xdc>
 800647e:	2322      	movs	r3, #34	@ 0x22
 8006480:	f8ce 3000 	str.w	r3, [lr]
 8006484:	4660      	mov	r0, ip
 8006486:	f1b8 0f00 	cmp.w	r8, #0
 800648a:	d0a0      	beq.n	80063ce <_strtol_l.isra.0+0x1a>
 800648c:	1e69      	subs	r1, r5, #1
 800648e:	e006      	b.n	800649e <_strtol_l.isra.0+0xea>
 8006490:	b106      	cbz	r6, 8006494 <_strtol_l.isra.0+0xe0>
 8006492:	4240      	negs	r0, r0
 8006494:	f1b8 0f00 	cmp.w	r8, #0
 8006498:	d099      	beq.n	80063ce <_strtol_l.isra.0+0x1a>
 800649a:	2a00      	cmp	r2, #0
 800649c:	d1f6      	bne.n	800648c <_strtol_l.isra.0+0xd8>
 800649e:	f8c8 1000 	str.w	r1, [r8]
 80064a2:	e794      	b.n	80063ce <_strtol_l.isra.0+0x1a>
 80064a4:	08008f91 	.word	0x08008f91

080064a8 <_strtol_r>:
 80064a8:	f7ff bf84 	b.w	80063b4 <_strtol_l.isra.0>

080064ac <strtol>:
 80064ac:	4613      	mov	r3, r2
 80064ae:	460a      	mov	r2, r1
 80064b0:	4601      	mov	r1, r0
 80064b2:	4802      	ldr	r0, [pc, #8]	@ (80064bc <strtol+0x10>)
 80064b4:	6800      	ldr	r0, [r0, #0]
 80064b6:	f7ff bf7d 	b.w	80063b4 <_strtol_l.isra.0>
 80064ba:	bf00      	nop
 80064bc:	20000030 	.word	0x20000030

080064c0 <sniprintf>:
 80064c0:	b40c      	push	{r2, r3}
 80064c2:	b530      	push	{r4, r5, lr}
 80064c4:	4b18      	ldr	r3, [pc, #96]	@ (8006528 <sniprintf+0x68>)
 80064c6:	1e0c      	subs	r4, r1, #0
 80064c8:	681d      	ldr	r5, [r3, #0]
 80064ca:	b09d      	sub	sp, #116	@ 0x74
 80064cc:	da08      	bge.n	80064e0 <sniprintf+0x20>
 80064ce:	238b      	movs	r3, #139	@ 0x8b
 80064d0:	602b      	str	r3, [r5, #0]
 80064d2:	f04f 30ff 	mov.w	r0, #4294967295
 80064d6:	b01d      	add	sp, #116	@ 0x74
 80064d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064dc:	b002      	add	sp, #8
 80064de:	4770      	bx	lr
 80064e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80064e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80064ee:	bf14      	ite	ne
 80064f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80064f4:	4623      	moveq	r3, r4
 80064f6:	9304      	str	r3, [sp, #16]
 80064f8:	9307      	str	r3, [sp, #28]
 80064fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80064fe:	9002      	str	r0, [sp, #8]
 8006500:	9006      	str	r0, [sp, #24]
 8006502:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006506:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006508:	ab21      	add	r3, sp, #132	@ 0x84
 800650a:	a902      	add	r1, sp, #8
 800650c:	4628      	mov	r0, r5
 800650e:	9301      	str	r3, [sp, #4]
 8006510:	f000 fa74 	bl	80069fc <_svfiprintf_r>
 8006514:	1c43      	adds	r3, r0, #1
 8006516:	bfbc      	itt	lt
 8006518:	238b      	movlt	r3, #139	@ 0x8b
 800651a:	602b      	strlt	r3, [r5, #0]
 800651c:	2c00      	cmp	r4, #0
 800651e:	d0da      	beq.n	80064d6 <sniprintf+0x16>
 8006520:	9b02      	ldr	r3, [sp, #8]
 8006522:	2200      	movs	r2, #0
 8006524:	701a      	strb	r2, [r3, #0]
 8006526:	e7d6      	b.n	80064d6 <sniprintf+0x16>
 8006528:	20000030 	.word	0x20000030

0800652c <siprintf>:
 800652c:	b40e      	push	{r1, r2, r3}
 800652e:	b510      	push	{r4, lr}
 8006530:	b09d      	sub	sp, #116	@ 0x74
 8006532:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006534:	9002      	str	r0, [sp, #8]
 8006536:	9006      	str	r0, [sp, #24]
 8006538:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800653c:	480a      	ldr	r0, [pc, #40]	@ (8006568 <siprintf+0x3c>)
 800653e:	9107      	str	r1, [sp, #28]
 8006540:	9104      	str	r1, [sp, #16]
 8006542:	490a      	ldr	r1, [pc, #40]	@ (800656c <siprintf+0x40>)
 8006544:	f853 2b04 	ldr.w	r2, [r3], #4
 8006548:	9105      	str	r1, [sp, #20]
 800654a:	2400      	movs	r4, #0
 800654c:	a902      	add	r1, sp, #8
 800654e:	6800      	ldr	r0, [r0, #0]
 8006550:	9301      	str	r3, [sp, #4]
 8006552:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006554:	f000 fa52 	bl	80069fc <_svfiprintf_r>
 8006558:	9b02      	ldr	r3, [sp, #8]
 800655a:	701c      	strb	r4, [r3, #0]
 800655c:	b01d      	add	sp, #116	@ 0x74
 800655e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006562:	b003      	add	sp, #12
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	20000030 	.word	0x20000030
 800656c:	ffff0208 	.word	0xffff0208

08006570 <siscanf>:
 8006570:	b40e      	push	{r1, r2, r3}
 8006572:	b570      	push	{r4, r5, r6, lr}
 8006574:	b09d      	sub	sp, #116	@ 0x74
 8006576:	ac21      	add	r4, sp, #132	@ 0x84
 8006578:	2500      	movs	r5, #0
 800657a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800657e:	f854 6b04 	ldr.w	r6, [r4], #4
 8006582:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006586:	951b      	str	r5, [sp, #108]	@ 0x6c
 8006588:	9002      	str	r0, [sp, #8]
 800658a:	9006      	str	r0, [sp, #24]
 800658c:	f7f9 fe40 	bl	8000210 <strlen>
 8006590:	4b0b      	ldr	r3, [pc, #44]	@ (80065c0 <siscanf+0x50>)
 8006592:	9003      	str	r0, [sp, #12]
 8006594:	9007      	str	r0, [sp, #28]
 8006596:	480b      	ldr	r0, [pc, #44]	@ (80065c4 <siscanf+0x54>)
 8006598:	930b      	str	r3, [sp, #44]	@ 0x2c
 800659a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800659e:	f8ad 3016 	strh.w	r3, [sp, #22]
 80065a2:	4632      	mov	r2, r6
 80065a4:	4623      	mov	r3, r4
 80065a6:	a902      	add	r1, sp, #8
 80065a8:	6800      	ldr	r0, [r0, #0]
 80065aa:	950f      	str	r5, [sp, #60]	@ 0x3c
 80065ac:	9514      	str	r5, [sp, #80]	@ 0x50
 80065ae:	9401      	str	r4, [sp, #4]
 80065b0:	f000 fb7a 	bl	8006ca8 <__ssvfiscanf_r>
 80065b4:	b01d      	add	sp, #116	@ 0x74
 80065b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80065ba:	b003      	add	sp, #12
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	080065c9 	.word	0x080065c9
 80065c4:	20000030 	.word	0x20000030

080065c8 <__seofread>:
 80065c8:	2000      	movs	r0, #0
 80065ca:	4770      	bx	lr

080065cc <_vsniprintf_r>:
 80065cc:	b530      	push	{r4, r5, lr}
 80065ce:	4614      	mov	r4, r2
 80065d0:	2c00      	cmp	r4, #0
 80065d2:	b09b      	sub	sp, #108	@ 0x6c
 80065d4:	4605      	mov	r5, r0
 80065d6:	461a      	mov	r2, r3
 80065d8:	da05      	bge.n	80065e6 <_vsniprintf_r+0x1a>
 80065da:	238b      	movs	r3, #139	@ 0x8b
 80065dc:	6003      	str	r3, [r0, #0]
 80065de:	f04f 30ff 	mov.w	r0, #4294967295
 80065e2:	b01b      	add	sp, #108	@ 0x6c
 80065e4:	bd30      	pop	{r4, r5, pc}
 80065e6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80065ea:	f8ad 300c 	strh.w	r3, [sp, #12]
 80065ee:	f04f 0300 	mov.w	r3, #0
 80065f2:	9319      	str	r3, [sp, #100]	@ 0x64
 80065f4:	bf14      	ite	ne
 80065f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80065fa:	4623      	moveq	r3, r4
 80065fc:	9302      	str	r3, [sp, #8]
 80065fe:	9305      	str	r3, [sp, #20]
 8006600:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006604:	9100      	str	r1, [sp, #0]
 8006606:	9104      	str	r1, [sp, #16]
 8006608:	f8ad 300e 	strh.w	r3, [sp, #14]
 800660c:	4669      	mov	r1, sp
 800660e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006610:	f000 f9f4 	bl	80069fc <_svfiprintf_r>
 8006614:	1c43      	adds	r3, r0, #1
 8006616:	bfbc      	itt	lt
 8006618:	238b      	movlt	r3, #139	@ 0x8b
 800661a:	602b      	strlt	r3, [r5, #0]
 800661c:	2c00      	cmp	r4, #0
 800661e:	d0e0      	beq.n	80065e2 <_vsniprintf_r+0x16>
 8006620:	9b00      	ldr	r3, [sp, #0]
 8006622:	2200      	movs	r2, #0
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	e7dc      	b.n	80065e2 <_vsniprintf_r+0x16>

08006628 <vsniprintf>:
 8006628:	b507      	push	{r0, r1, r2, lr}
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	4613      	mov	r3, r2
 800662e:	460a      	mov	r2, r1
 8006630:	4601      	mov	r1, r0
 8006632:	4803      	ldr	r0, [pc, #12]	@ (8006640 <vsniprintf+0x18>)
 8006634:	6800      	ldr	r0, [r0, #0]
 8006636:	f7ff ffc9 	bl	80065cc <_vsniprintf_r>
 800663a:	b003      	add	sp, #12
 800663c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006640:	20000030 	.word	0x20000030

08006644 <memcmp>:
 8006644:	b510      	push	{r4, lr}
 8006646:	3901      	subs	r1, #1
 8006648:	4402      	add	r2, r0
 800664a:	4290      	cmp	r0, r2
 800664c:	d101      	bne.n	8006652 <memcmp+0xe>
 800664e:	2000      	movs	r0, #0
 8006650:	e005      	b.n	800665e <memcmp+0x1a>
 8006652:	7803      	ldrb	r3, [r0, #0]
 8006654:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006658:	42a3      	cmp	r3, r4
 800665a:	d001      	beq.n	8006660 <memcmp+0x1c>
 800665c:	1b18      	subs	r0, r3, r4
 800665e:	bd10      	pop	{r4, pc}
 8006660:	3001      	adds	r0, #1
 8006662:	e7f2      	b.n	800664a <memcmp+0x6>

08006664 <memset>:
 8006664:	4402      	add	r2, r0
 8006666:	4603      	mov	r3, r0
 8006668:	4293      	cmp	r3, r2
 800666a:	d100      	bne.n	800666e <memset+0xa>
 800666c:	4770      	bx	lr
 800666e:	f803 1b01 	strb.w	r1, [r3], #1
 8006672:	e7f9      	b.n	8006668 <memset+0x4>

08006674 <strchr>:
 8006674:	b2c9      	uxtb	r1, r1
 8006676:	4603      	mov	r3, r0
 8006678:	4618      	mov	r0, r3
 800667a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800667e:	b112      	cbz	r2, 8006686 <strchr+0x12>
 8006680:	428a      	cmp	r2, r1
 8006682:	d1f9      	bne.n	8006678 <strchr+0x4>
 8006684:	4770      	bx	lr
 8006686:	2900      	cmp	r1, #0
 8006688:	bf18      	it	ne
 800668a:	2000      	movne	r0, #0
 800668c:	4770      	bx	lr

0800668e <strncpy>:
 800668e:	b510      	push	{r4, lr}
 8006690:	3901      	subs	r1, #1
 8006692:	4603      	mov	r3, r0
 8006694:	b132      	cbz	r2, 80066a4 <strncpy+0x16>
 8006696:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800669a:	f803 4b01 	strb.w	r4, [r3], #1
 800669e:	3a01      	subs	r2, #1
 80066a0:	2c00      	cmp	r4, #0
 80066a2:	d1f7      	bne.n	8006694 <strncpy+0x6>
 80066a4:	441a      	add	r2, r3
 80066a6:	2100      	movs	r1, #0
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d100      	bne.n	80066ae <strncpy+0x20>
 80066ac:	bd10      	pop	{r4, pc}
 80066ae:	f803 1b01 	strb.w	r1, [r3], #1
 80066b2:	e7f9      	b.n	80066a8 <strncpy+0x1a>

080066b4 <strstr>:
 80066b4:	780a      	ldrb	r2, [r1, #0]
 80066b6:	b570      	push	{r4, r5, r6, lr}
 80066b8:	b96a      	cbnz	r2, 80066d6 <strstr+0x22>
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	429a      	cmp	r2, r3
 80066be:	d109      	bne.n	80066d4 <strstr+0x20>
 80066c0:	460c      	mov	r4, r1
 80066c2:	4605      	mov	r5, r0
 80066c4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d0f6      	beq.n	80066ba <strstr+0x6>
 80066cc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80066d0:	429e      	cmp	r6, r3
 80066d2:	d0f7      	beq.n	80066c4 <strstr+0x10>
 80066d4:	3001      	adds	r0, #1
 80066d6:	7803      	ldrb	r3, [r0, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1ef      	bne.n	80066bc <strstr+0x8>
 80066dc:	4618      	mov	r0, r3
 80066de:	e7ec      	b.n	80066ba <strstr+0x6>

080066e0 <__errno>:
 80066e0:	4b01      	ldr	r3, [pc, #4]	@ (80066e8 <__errno+0x8>)
 80066e2:	6818      	ldr	r0, [r3, #0]
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	20000030 	.word	0x20000030

080066ec <__libc_init_array>:
 80066ec:	b570      	push	{r4, r5, r6, lr}
 80066ee:	4d0d      	ldr	r5, [pc, #52]	@ (8006724 <__libc_init_array+0x38>)
 80066f0:	4c0d      	ldr	r4, [pc, #52]	@ (8006728 <__libc_init_array+0x3c>)
 80066f2:	1b64      	subs	r4, r4, r5
 80066f4:	10a4      	asrs	r4, r4, #2
 80066f6:	2600      	movs	r6, #0
 80066f8:	42a6      	cmp	r6, r4
 80066fa:	d109      	bne.n	8006710 <__libc_init_array+0x24>
 80066fc:	4d0b      	ldr	r5, [pc, #44]	@ (800672c <__libc_init_array+0x40>)
 80066fe:	4c0c      	ldr	r4, [pc, #48]	@ (8006730 <__libc_init_array+0x44>)
 8006700:	f001 f866 	bl	80077d0 <_init>
 8006704:	1b64      	subs	r4, r4, r5
 8006706:	10a4      	asrs	r4, r4, #2
 8006708:	2600      	movs	r6, #0
 800670a:	42a6      	cmp	r6, r4
 800670c:	d105      	bne.n	800671a <__libc_init_array+0x2e>
 800670e:	bd70      	pop	{r4, r5, r6, pc}
 8006710:	f855 3b04 	ldr.w	r3, [r5], #4
 8006714:	4798      	blx	r3
 8006716:	3601      	adds	r6, #1
 8006718:	e7ee      	b.n	80066f8 <__libc_init_array+0xc>
 800671a:	f855 3b04 	ldr.w	r3, [r5], #4
 800671e:	4798      	blx	r3
 8006720:	3601      	adds	r6, #1
 8006722:	e7f2      	b.n	800670a <__libc_init_array+0x1e>
 8006724:	080090e8 	.word	0x080090e8
 8006728:	080090e8 	.word	0x080090e8
 800672c:	080090e8 	.word	0x080090e8
 8006730:	080090ec 	.word	0x080090ec

08006734 <__retarget_lock_acquire_recursive>:
 8006734:	4770      	bx	lr

08006736 <__retarget_lock_release_recursive>:
 8006736:	4770      	bx	lr

08006738 <memcpy>:
 8006738:	440a      	add	r2, r1
 800673a:	4291      	cmp	r1, r2
 800673c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006740:	d100      	bne.n	8006744 <memcpy+0xc>
 8006742:	4770      	bx	lr
 8006744:	b510      	push	{r4, lr}
 8006746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800674a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800674e:	4291      	cmp	r1, r2
 8006750:	d1f9      	bne.n	8006746 <memcpy+0xe>
 8006752:	bd10      	pop	{r4, pc}

08006754 <_free_r>:
 8006754:	b538      	push	{r3, r4, r5, lr}
 8006756:	4605      	mov	r5, r0
 8006758:	2900      	cmp	r1, #0
 800675a:	d041      	beq.n	80067e0 <_free_r+0x8c>
 800675c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006760:	1f0c      	subs	r4, r1, #4
 8006762:	2b00      	cmp	r3, #0
 8006764:	bfb8      	it	lt
 8006766:	18e4      	addlt	r4, r4, r3
 8006768:	f000 f8e0 	bl	800692c <__malloc_lock>
 800676c:	4a1d      	ldr	r2, [pc, #116]	@ (80067e4 <_free_r+0x90>)
 800676e:	6813      	ldr	r3, [r2, #0]
 8006770:	b933      	cbnz	r3, 8006780 <_free_r+0x2c>
 8006772:	6063      	str	r3, [r4, #4]
 8006774:	6014      	str	r4, [r2, #0]
 8006776:	4628      	mov	r0, r5
 8006778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800677c:	f000 b8dc 	b.w	8006938 <__malloc_unlock>
 8006780:	42a3      	cmp	r3, r4
 8006782:	d908      	bls.n	8006796 <_free_r+0x42>
 8006784:	6820      	ldr	r0, [r4, #0]
 8006786:	1821      	adds	r1, r4, r0
 8006788:	428b      	cmp	r3, r1
 800678a:	bf01      	itttt	eq
 800678c:	6819      	ldreq	r1, [r3, #0]
 800678e:	685b      	ldreq	r3, [r3, #4]
 8006790:	1809      	addeq	r1, r1, r0
 8006792:	6021      	streq	r1, [r4, #0]
 8006794:	e7ed      	b.n	8006772 <_free_r+0x1e>
 8006796:	461a      	mov	r2, r3
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	b10b      	cbz	r3, 80067a0 <_free_r+0x4c>
 800679c:	42a3      	cmp	r3, r4
 800679e:	d9fa      	bls.n	8006796 <_free_r+0x42>
 80067a0:	6811      	ldr	r1, [r2, #0]
 80067a2:	1850      	adds	r0, r2, r1
 80067a4:	42a0      	cmp	r0, r4
 80067a6:	d10b      	bne.n	80067c0 <_free_r+0x6c>
 80067a8:	6820      	ldr	r0, [r4, #0]
 80067aa:	4401      	add	r1, r0
 80067ac:	1850      	adds	r0, r2, r1
 80067ae:	4283      	cmp	r3, r0
 80067b0:	6011      	str	r1, [r2, #0]
 80067b2:	d1e0      	bne.n	8006776 <_free_r+0x22>
 80067b4:	6818      	ldr	r0, [r3, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	6053      	str	r3, [r2, #4]
 80067ba:	4408      	add	r0, r1
 80067bc:	6010      	str	r0, [r2, #0]
 80067be:	e7da      	b.n	8006776 <_free_r+0x22>
 80067c0:	d902      	bls.n	80067c8 <_free_r+0x74>
 80067c2:	230c      	movs	r3, #12
 80067c4:	602b      	str	r3, [r5, #0]
 80067c6:	e7d6      	b.n	8006776 <_free_r+0x22>
 80067c8:	6820      	ldr	r0, [r4, #0]
 80067ca:	1821      	adds	r1, r4, r0
 80067cc:	428b      	cmp	r3, r1
 80067ce:	bf04      	itt	eq
 80067d0:	6819      	ldreq	r1, [r3, #0]
 80067d2:	685b      	ldreq	r3, [r3, #4]
 80067d4:	6063      	str	r3, [r4, #4]
 80067d6:	bf04      	itt	eq
 80067d8:	1809      	addeq	r1, r1, r0
 80067da:	6021      	streq	r1, [r4, #0]
 80067dc:	6054      	str	r4, [r2, #4]
 80067de:	e7ca      	b.n	8006776 <_free_r+0x22>
 80067e0:	bd38      	pop	{r3, r4, r5, pc}
 80067e2:	bf00      	nop
 80067e4:	20001784 	.word	0x20001784

080067e8 <sbrk_aligned>:
 80067e8:	b570      	push	{r4, r5, r6, lr}
 80067ea:	4e0f      	ldr	r6, [pc, #60]	@ (8006828 <sbrk_aligned+0x40>)
 80067ec:	460c      	mov	r4, r1
 80067ee:	6831      	ldr	r1, [r6, #0]
 80067f0:	4605      	mov	r5, r0
 80067f2:	b911      	cbnz	r1, 80067fa <sbrk_aligned+0x12>
 80067f4:	f000 ff36 	bl	8007664 <_sbrk_r>
 80067f8:	6030      	str	r0, [r6, #0]
 80067fa:	4621      	mov	r1, r4
 80067fc:	4628      	mov	r0, r5
 80067fe:	f000 ff31 	bl	8007664 <_sbrk_r>
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	d103      	bne.n	800680e <sbrk_aligned+0x26>
 8006806:	f04f 34ff 	mov.w	r4, #4294967295
 800680a:	4620      	mov	r0, r4
 800680c:	bd70      	pop	{r4, r5, r6, pc}
 800680e:	1cc4      	adds	r4, r0, #3
 8006810:	f024 0403 	bic.w	r4, r4, #3
 8006814:	42a0      	cmp	r0, r4
 8006816:	d0f8      	beq.n	800680a <sbrk_aligned+0x22>
 8006818:	1a21      	subs	r1, r4, r0
 800681a:	4628      	mov	r0, r5
 800681c:	f000 ff22 	bl	8007664 <_sbrk_r>
 8006820:	3001      	adds	r0, #1
 8006822:	d1f2      	bne.n	800680a <sbrk_aligned+0x22>
 8006824:	e7ef      	b.n	8006806 <sbrk_aligned+0x1e>
 8006826:	bf00      	nop
 8006828:	20001780 	.word	0x20001780

0800682c <_malloc_r>:
 800682c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006830:	1ccd      	adds	r5, r1, #3
 8006832:	f025 0503 	bic.w	r5, r5, #3
 8006836:	3508      	adds	r5, #8
 8006838:	2d0c      	cmp	r5, #12
 800683a:	bf38      	it	cc
 800683c:	250c      	movcc	r5, #12
 800683e:	2d00      	cmp	r5, #0
 8006840:	4606      	mov	r6, r0
 8006842:	db01      	blt.n	8006848 <_malloc_r+0x1c>
 8006844:	42a9      	cmp	r1, r5
 8006846:	d904      	bls.n	8006852 <_malloc_r+0x26>
 8006848:	230c      	movs	r3, #12
 800684a:	6033      	str	r3, [r6, #0]
 800684c:	2000      	movs	r0, #0
 800684e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006852:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006928 <_malloc_r+0xfc>
 8006856:	f000 f869 	bl	800692c <__malloc_lock>
 800685a:	f8d8 3000 	ldr.w	r3, [r8]
 800685e:	461c      	mov	r4, r3
 8006860:	bb44      	cbnz	r4, 80068b4 <_malloc_r+0x88>
 8006862:	4629      	mov	r1, r5
 8006864:	4630      	mov	r0, r6
 8006866:	f7ff ffbf 	bl	80067e8 <sbrk_aligned>
 800686a:	1c43      	adds	r3, r0, #1
 800686c:	4604      	mov	r4, r0
 800686e:	d158      	bne.n	8006922 <_malloc_r+0xf6>
 8006870:	f8d8 4000 	ldr.w	r4, [r8]
 8006874:	4627      	mov	r7, r4
 8006876:	2f00      	cmp	r7, #0
 8006878:	d143      	bne.n	8006902 <_malloc_r+0xd6>
 800687a:	2c00      	cmp	r4, #0
 800687c:	d04b      	beq.n	8006916 <_malloc_r+0xea>
 800687e:	6823      	ldr	r3, [r4, #0]
 8006880:	4639      	mov	r1, r7
 8006882:	4630      	mov	r0, r6
 8006884:	eb04 0903 	add.w	r9, r4, r3
 8006888:	f000 feec 	bl	8007664 <_sbrk_r>
 800688c:	4581      	cmp	r9, r0
 800688e:	d142      	bne.n	8006916 <_malloc_r+0xea>
 8006890:	6821      	ldr	r1, [r4, #0]
 8006892:	1a6d      	subs	r5, r5, r1
 8006894:	4629      	mov	r1, r5
 8006896:	4630      	mov	r0, r6
 8006898:	f7ff ffa6 	bl	80067e8 <sbrk_aligned>
 800689c:	3001      	adds	r0, #1
 800689e:	d03a      	beq.n	8006916 <_malloc_r+0xea>
 80068a0:	6823      	ldr	r3, [r4, #0]
 80068a2:	442b      	add	r3, r5
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	f8d8 3000 	ldr.w	r3, [r8]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	bb62      	cbnz	r2, 8006908 <_malloc_r+0xdc>
 80068ae:	f8c8 7000 	str.w	r7, [r8]
 80068b2:	e00f      	b.n	80068d4 <_malloc_r+0xa8>
 80068b4:	6822      	ldr	r2, [r4, #0]
 80068b6:	1b52      	subs	r2, r2, r5
 80068b8:	d420      	bmi.n	80068fc <_malloc_r+0xd0>
 80068ba:	2a0b      	cmp	r2, #11
 80068bc:	d917      	bls.n	80068ee <_malloc_r+0xc2>
 80068be:	1961      	adds	r1, r4, r5
 80068c0:	42a3      	cmp	r3, r4
 80068c2:	6025      	str	r5, [r4, #0]
 80068c4:	bf18      	it	ne
 80068c6:	6059      	strne	r1, [r3, #4]
 80068c8:	6863      	ldr	r3, [r4, #4]
 80068ca:	bf08      	it	eq
 80068cc:	f8c8 1000 	streq.w	r1, [r8]
 80068d0:	5162      	str	r2, [r4, r5]
 80068d2:	604b      	str	r3, [r1, #4]
 80068d4:	4630      	mov	r0, r6
 80068d6:	f000 f82f 	bl	8006938 <__malloc_unlock>
 80068da:	f104 000b 	add.w	r0, r4, #11
 80068de:	1d23      	adds	r3, r4, #4
 80068e0:	f020 0007 	bic.w	r0, r0, #7
 80068e4:	1ac2      	subs	r2, r0, r3
 80068e6:	bf1c      	itt	ne
 80068e8:	1a1b      	subne	r3, r3, r0
 80068ea:	50a3      	strne	r3, [r4, r2]
 80068ec:	e7af      	b.n	800684e <_malloc_r+0x22>
 80068ee:	6862      	ldr	r2, [r4, #4]
 80068f0:	42a3      	cmp	r3, r4
 80068f2:	bf0c      	ite	eq
 80068f4:	f8c8 2000 	streq.w	r2, [r8]
 80068f8:	605a      	strne	r2, [r3, #4]
 80068fa:	e7eb      	b.n	80068d4 <_malloc_r+0xa8>
 80068fc:	4623      	mov	r3, r4
 80068fe:	6864      	ldr	r4, [r4, #4]
 8006900:	e7ae      	b.n	8006860 <_malloc_r+0x34>
 8006902:	463c      	mov	r4, r7
 8006904:	687f      	ldr	r7, [r7, #4]
 8006906:	e7b6      	b.n	8006876 <_malloc_r+0x4a>
 8006908:	461a      	mov	r2, r3
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	42a3      	cmp	r3, r4
 800690e:	d1fb      	bne.n	8006908 <_malloc_r+0xdc>
 8006910:	2300      	movs	r3, #0
 8006912:	6053      	str	r3, [r2, #4]
 8006914:	e7de      	b.n	80068d4 <_malloc_r+0xa8>
 8006916:	230c      	movs	r3, #12
 8006918:	6033      	str	r3, [r6, #0]
 800691a:	4630      	mov	r0, r6
 800691c:	f000 f80c 	bl	8006938 <__malloc_unlock>
 8006920:	e794      	b.n	800684c <_malloc_r+0x20>
 8006922:	6005      	str	r5, [r0, #0]
 8006924:	e7d6      	b.n	80068d4 <_malloc_r+0xa8>
 8006926:	bf00      	nop
 8006928:	20001784 	.word	0x20001784

0800692c <__malloc_lock>:
 800692c:	4801      	ldr	r0, [pc, #4]	@ (8006934 <__malloc_lock+0x8>)
 800692e:	f7ff bf01 	b.w	8006734 <__retarget_lock_acquire_recursive>
 8006932:	bf00      	nop
 8006934:	2000177c 	.word	0x2000177c

08006938 <__malloc_unlock>:
 8006938:	4801      	ldr	r0, [pc, #4]	@ (8006940 <__malloc_unlock+0x8>)
 800693a:	f7ff befc 	b.w	8006736 <__retarget_lock_release_recursive>
 800693e:	bf00      	nop
 8006940:	2000177c 	.word	0x2000177c

08006944 <__ssputs_r>:
 8006944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006948:	688e      	ldr	r6, [r1, #8]
 800694a:	461f      	mov	r7, r3
 800694c:	42be      	cmp	r6, r7
 800694e:	680b      	ldr	r3, [r1, #0]
 8006950:	4682      	mov	sl, r0
 8006952:	460c      	mov	r4, r1
 8006954:	4690      	mov	r8, r2
 8006956:	d82d      	bhi.n	80069b4 <__ssputs_r+0x70>
 8006958:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800695c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006960:	d026      	beq.n	80069b0 <__ssputs_r+0x6c>
 8006962:	6965      	ldr	r5, [r4, #20]
 8006964:	6909      	ldr	r1, [r1, #16]
 8006966:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800696a:	eba3 0901 	sub.w	r9, r3, r1
 800696e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006972:	1c7b      	adds	r3, r7, #1
 8006974:	444b      	add	r3, r9
 8006976:	106d      	asrs	r5, r5, #1
 8006978:	429d      	cmp	r5, r3
 800697a:	bf38      	it	cc
 800697c:	461d      	movcc	r5, r3
 800697e:	0553      	lsls	r3, r2, #21
 8006980:	d527      	bpl.n	80069d2 <__ssputs_r+0x8e>
 8006982:	4629      	mov	r1, r5
 8006984:	f7ff ff52 	bl	800682c <_malloc_r>
 8006988:	4606      	mov	r6, r0
 800698a:	b360      	cbz	r0, 80069e6 <__ssputs_r+0xa2>
 800698c:	6921      	ldr	r1, [r4, #16]
 800698e:	464a      	mov	r2, r9
 8006990:	f7ff fed2 	bl	8006738 <memcpy>
 8006994:	89a3      	ldrh	r3, [r4, #12]
 8006996:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800699a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800699e:	81a3      	strh	r3, [r4, #12]
 80069a0:	6126      	str	r6, [r4, #16]
 80069a2:	6165      	str	r5, [r4, #20]
 80069a4:	444e      	add	r6, r9
 80069a6:	eba5 0509 	sub.w	r5, r5, r9
 80069aa:	6026      	str	r6, [r4, #0]
 80069ac:	60a5      	str	r5, [r4, #8]
 80069ae:	463e      	mov	r6, r7
 80069b0:	42be      	cmp	r6, r7
 80069b2:	d900      	bls.n	80069b6 <__ssputs_r+0x72>
 80069b4:	463e      	mov	r6, r7
 80069b6:	6820      	ldr	r0, [r4, #0]
 80069b8:	4632      	mov	r2, r6
 80069ba:	4641      	mov	r1, r8
 80069bc:	f000 fe37 	bl	800762e <memmove>
 80069c0:	68a3      	ldr	r3, [r4, #8]
 80069c2:	1b9b      	subs	r3, r3, r6
 80069c4:	60a3      	str	r3, [r4, #8]
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	4433      	add	r3, r6
 80069ca:	6023      	str	r3, [r4, #0]
 80069cc:	2000      	movs	r0, #0
 80069ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d2:	462a      	mov	r2, r5
 80069d4:	f000 fe56 	bl	8007684 <_realloc_r>
 80069d8:	4606      	mov	r6, r0
 80069da:	2800      	cmp	r0, #0
 80069dc:	d1e0      	bne.n	80069a0 <__ssputs_r+0x5c>
 80069de:	6921      	ldr	r1, [r4, #16]
 80069e0:	4650      	mov	r0, sl
 80069e2:	f7ff feb7 	bl	8006754 <_free_r>
 80069e6:	230c      	movs	r3, #12
 80069e8:	f8ca 3000 	str.w	r3, [sl]
 80069ec:	89a3      	ldrh	r3, [r4, #12]
 80069ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069f2:	81a3      	strh	r3, [r4, #12]
 80069f4:	f04f 30ff 	mov.w	r0, #4294967295
 80069f8:	e7e9      	b.n	80069ce <__ssputs_r+0x8a>
	...

080069fc <_svfiprintf_r>:
 80069fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a00:	4698      	mov	r8, r3
 8006a02:	898b      	ldrh	r3, [r1, #12]
 8006a04:	061b      	lsls	r3, r3, #24
 8006a06:	b09d      	sub	sp, #116	@ 0x74
 8006a08:	4607      	mov	r7, r0
 8006a0a:	460d      	mov	r5, r1
 8006a0c:	4614      	mov	r4, r2
 8006a0e:	d510      	bpl.n	8006a32 <_svfiprintf_r+0x36>
 8006a10:	690b      	ldr	r3, [r1, #16]
 8006a12:	b973      	cbnz	r3, 8006a32 <_svfiprintf_r+0x36>
 8006a14:	2140      	movs	r1, #64	@ 0x40
 8006a16:	f7ff ff09 	bl	800682c <_malloc_r>
 8006a1a:	6028      	str	r0, [r5, #0]
 8006a1c:	6128      	str	r0, [r5, #16]
 8006a1e:	b930      	cbnz	r0, 8006a2e <_svfiprintf_r+0x32>
 8006a20:	230c      	movs	r3, #12
 8006a22:	603b      	str	r3, [r7, #0]
 8006a24:	f04f 30ff 	mov.w	r0, #4294967295
 8006a28:	b01d      	add	sp, #116	@ 0x74
 8006a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2e:	2340      	movs	r3, #64	@ 0x40
 8006a30:	616b      	str	r3, [r5, #20]
 8006a32:	2300      	movs	r3, #0
 8006a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a36:	2320      	movs	r3, #32
 8006a38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a40:	2330      	movs	r3, #48	@ 0x30
 8006a42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006be0 <_svfiprintf_r+0x1e4>
 8006a46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a4a:	f04f 0901 	mov.w	r9, #1
 8006a4e:	4623      	mov	r3, r4
 8006a50:	469a      	mov	sl, r3
 8006a52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a56:	b10a      	cbz	r2, 8006a5c <_svfiprintf_r+0x60>
 8006a58:	2a25      	cmp	r2, #37	@ 0x25
 8006a5a:	d1f9      	bne.n	8006a50 <_svfiprintf_r+0x54>
 8006a5c:	ebba 0b04 	subs.w	fp, sl, r4
 8006a60:	d00b      	beq.n	8006a7a <_svfiprintf_r+0x7e>
 8006a62:	465b      	mov	r3, fp
 8006a64:	4622      	mov	r2, r4
 8006a66:	4629      	mov	r1, r5
 8006a68:	4638      	mov	r0, r7
 8006a6a:	f7ff ff6b 	bl	8006944 <__ssputs_r>
 8006a6e:	3001      	adds	r0, #1
 8006a70:	f000 80a7 	beq.w	8006bc2 <_svfiprintf_r+0x1c6>
 8006a74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a76:	445a      	add	r2, fp
 8006a78:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 809f 	beq.w	8006bc2 <_svfiprintf_r+0x1c6>
 8006a84:	2300      	movs	r3, #0
 8006a86:	f04f 32ff 	mov.w	r2, #4294967295
 8006a8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a8e:	f10a 0a01 	add.w	sl, sl, #1
 8006a92:	9304      	str	r3, [sp, #16]
 8006a94:	9307      	str	r3, [sp, #28]
 8006a96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a9c:	4654      	mov	r4, sl
 8006a9e:	2205      	movs	r2, #5
 8006aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa4:	484e      	ldr	r0, [pc, #312]	@ (8006be0 <_svfiprintf_r+0x1e4>)
 8006aa6:	f7f9 fbbb 	bl	8000220 <memchr>
 8006aaa:	9a04      	ldr	r2, [sp, #16]
 8006aac:	b9d8      	cbnz	r0, 8006ae6 <_svfiprintf_r+0xea>
 8006aae:	06d0      	lsls	r0, r2, #27
 8006ab0:	bf44      	itt	mi
 8006ab2:	2320      	movmi	r3, #32
 8006ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ab8:	0711      	lsls	r1, r2, #28
 8006aba:	bf44      	itt	mi
 8006abc:	232b      	movmi	r3, #43	@ 0x2b
 8006abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ac8:	d015      	beq.n	8006af6 <_svfiprintf_r+0xfa>
 8006aca:	9a07      	ldr	r2, [sp, #28]
 8006acc:	4654      	mov	r4, sl
 8006ace:	2000      	movs	r0, #0
 8006ad0:	f04f 0c0a 	mov.w	ip, #10
 8006ad4:	4621      	mov	r1, r4
 8006ad6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ada:	3b30      	subs	r3, #48	@ 0x30
 8006adc:	2b09      	cmp	r3, #9
 8006ade:	d94b      	bls.n	8006b78 <_svfiprintf_r+0x17c>
 8006ae0:	b1b0      	cbz	r0, 8006b10 <_svfiprintf_r+0x114>
 8006ae2:	9207      	str	r2, [sp, #28]
 8006ae4:	e014      	b.n	8006b10 <_svfiprintf_r+0x114>
 8006ae6:	eba0 0308 	sub.w	r3, r0, r8
 8006aea:	fa09 f303 	lsl.w	r3, r9, r3
 8006aee:	4313      	orrs	r3, r2
 8006af0:	9304      	str	r3, [sp, #16]
 8006af2:	46a2      	mov	sl, r4
 8006af4:	e7d2      	b.n	8006a9c <_svfiprintf_r+0xa0>
 8006af6:	9b03      	ldr	r3, [sp, #12]
 8006af8:	1d19      	adds	r1, r3, #4
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	9103      	str	r1, [sp, #12]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	bfbb      	ittet	lt
 8006b02:	425b      	neglt	r3, r3
 8006b04:	f042 0202 	orrlt.w	r2, r2, #2
 8006b08:	9307      	strge	r3, [sp, #28]
 8006b0a:	9307      	strlt	r3, [sp, #28]
 8006b0c:	bfb8      	it	lt
 8006b0e:	9204      	strlt	r2, [sp, #16]
 8006b10:	7823      	ldrb	r3, [r4, #0]
 8006b12:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b14:	d10a      	bne.n	8006b2c <_svfiprintf_r+0x130>
 8006b16:	7863      	ldrb	r3, [r4, #1]
 8006b18:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b1a:	d132      	bne.n	8006b82 <_svfiprintf_r+0x186>
 8006b1c:	9b03      	ldr	r3, [sp, #12]
 8006b1e:	1d1a      	adds	r2, r3, #4
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	9203      	str	r2, [sp, #12]
 8006b24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b28:	3402      	adds	r4, #2
 8006b2a:	9305      	str	r3, [sp, #20]
 8006b2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006bf0 <_svfiprintf_r+0x1f4>
 8006b30:	7821      	ldrb	r1, [r4, #0]
 8006b32:	2203      	movs	r2, #3
 8006b34:	4650      	mov	r0, sl
 8006b36:	f7f9 fb73 	bl	8000220 <memchr>
 8006b3a:	b138      	cbz	r0, 8006b4c <_svfiprintf_r+0x150>
 8006b3c:	9b04      	ldr	r3, [sp, #16]
 8006b3e:	eba0 000a 	sub.w	r0, r0, sl
 8006b42:	2240      	movs	r2, #64	@ 0x40
 8006b44:	4082      	lsls	r2, r0
 8006b46:	4313      	orrs	r3, r2
 8006b48:	3401      	adds	r4, #1
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b50:	4824      	ldr	r0, [pc, #144]	@ (8006be4 <_svfiprintf_r+0x1e8>)
 8006b52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b56:	2206      	movs	r2, #6
 8006b58:	f7f9 fb62 	bl	8000220 <memchr>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d036      	beq.n	8006bce <_svfiprintf_r+0x1d2>
 8006b60:	4b21      	ldr	r3, [pc, #132]	@ (8006be8 <_svfiprintf_r+0x1ec>)
 8006b62:	bb1b      	cbnz	r3, 8006bac <_svfiprintf_r+0x1b0>
 8006b64:	9b03      	ldr	r3, [sp, #12]
 8006b66:	3307      	adds	r3, #7
 8006b68:	f023 0307 	bic.w	r3, r3, #7
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	9303      	str	r3, [sp, #12]
 8006b70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b72:	4433      	add	r3, r6
 8006b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b76:	e76a      	b.n	8006a4e <_svfiprintf_r+0x52>
 8006b78:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	2001      	movs	r0, #1
 8006b80:	e7a8      	b.n	8006ad4 <_svfiprintf_r+0xd8>
 8006b82:	2300      	movs	r3, #0
 8006b84:	3401      	adds	r4, #1
 8006b86:	9305      	str	r3, [sp, #20]
 8006b88:	4619      	mov	r1, r3
 8006b8a:	f04f 0c0a 	mov.w	ip, #10
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b94:	3a30      	subs	r2, #48	@ 0x30
 8006b96:	2a09      	cmp	r2, #9
 8006b98:	d903      	bls.n	8006ba2 <_svfiprintf_r+0x1a6>
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0c6      	beq.n	8006b2c <_svfiprintf_r+0x130>
 8006b9e:	9105      	str	r1, [sp, #20]
 8006ba0:	e7c4      	b.n	8006b2c <_svfiprintf_r+0x130>
 8006ba2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e7f0      	b.n	8006b8e <_svfiprintf_r+0x192>
 8006bac:	ab03      	add	r3, sp, #12
 8006bae:	9300      	str	r3, [sp, #0]
 8006bb0:	462a      	mov	r2, r5
 8006bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8006bec <_svfiprintf_r+0x1f0>)
 8006bb4:	a904      	add	r1, sp, #16
 8006bb6:	4638      	mov	r0, r7
 8006bb8:	f3af 8000 	nop.w
 8006bbc:	1c42      	adds	r2, r0, #1
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	d1d6      	bne.n	8006b70 <_svfiprintf_r+0x174>
 8006bc2:	89ab      	ldrh	r3, [r5, #12]
 8006bc4:	065b      	lsls	r3, r3, #25
 8006bc6:	f53f af2d 	bmi.w	8006a24 <_svfiprintf_r+0x28>
 8006bca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bcc:	e72c      	b.n	8006a28 <_svfiprintf_r+0x2c>
 8006bce:	ab03      	add	r3, sp, #12
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	462a      	mov	r2, r5
 8006bd4:	4b05      	ldr	r3, [pc, #20]	@ (8006bec <_svfiprintf_r+0x1f0>)
 8006bd6:	a904      	add	r1, sp, #16
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f000 fa49 	bl	8007070 <_printf_i>
 8006bde:	e7ed      	b.n	8006bbc <_svfiprintf_r+0x1c0>
 8006be0:	08009091 	.word	0x08009091
 8006be4:	0800909b 	.word	0x0800909b
 8006be8:	00000000 	.word	0x00000000
 8006bec:	08006945 	.word	0x08006945
 8006bf0:	08009097 	.word	0x08009097

08006bf4 <_sungetc_r>:
 8006bf4:	b538      	push	{r3, r4, r5, lr}
 8006bf6:	1c4b      	adds	r3, r1, #1
 8006bf8:	4614      	mov	r4, r2
 8006bfa:	d103      	bne.n	8006c04 <_sungetc_r+0x10>
 8006bfc:	f04f 35ff 	mov.w	r5, #4294967295
 8006c00:	4628      	mov	r0, r5
 8006c02:	bd38      	pop	{r3, r4, r5, pc}
 8006c04:	8993      	ldrh	r3, [r2, #12]
 8006c06:	f023 0320 	bic.w	r3, r3, #32
 8006c0a:	8193      	strh	r3, [r2, #12]
 8006c0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c0e:	6852      	ldr	r2, [r2, #4]
 8006c10:	b2cd      	uxtb	r5, r1
 8006c12:	b18b      	cbz	r3, 8006c38 <_sungetc_r+0x44>
 8006c14:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006c16:	4293      	cmp	r3, r2
 8006c18:	dd08      	ble.n	8006c2c <_sungetc_r+0x38>
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	1e5a      	subs	r2, r3, #1
 8006c1e:	6022      	str	r2, [r4, #0]
 8006c20:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006c24:	6863      	ldr	r3, [r4, #4]
 8006c26:	3301      	adds	r3, #1
 8006c28:	6063      	str	r3, [r4, #4]
 8006c2a:	e7e9      	b.n	8006c00 <_sungetc_r+0xc>
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	f000 fcc4 	bl	80075ba <__submore>
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d0f1      	beq.n	8006c1a <_sungetc_r+0x26>
 8006c36:	e7e1      	b.n	8006bfc <_sungetc_r+0x8>
 8006c38:	6921      	ldr	r1, [r4, #16]
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	b151      	cbz	r1, 8006c54 <_sungetc_r+0x60>
 8006c3e:	4299      	cmp	r1, r3
 8006c40:	d208      	bcs.n	8006c54 <_sungetc_r+0x60>
 8006c42:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006c46:	42a9      	cmp	r1, r5
 8006c48:	d104      	bne.n	8006c54 <_sungetc_r+0x60>
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	3201      	adds	r2, #1
 8006c4e:	6023      	str	r3, [r4, #0]
 8006c50:	6062      	str	r2, [r4, #4]
 8006c52:	e7d5      	b.n	8006c00 <_sungetc_r+0xc>
 8006c54:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8006c58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c5e:	2303      	movs	r3, #3
 8006c60:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006c62:	4623      	mov	r3, r4
 8006c64:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e7dc      	b.n	8006c28 <_sungetc_r+0x34>

08006c6e <__ssrefill_r>:
 8006c6e:	b510      	push	{r4, lr}
 8006c70:	460c      	mov	r4, r1
 8006c72:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006c74:	b169      	cbz	r1, 8006c92 <__ssrefill_r+0x24>
 8006c76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c7a:	4299      	cmp	r1, r3
 8006c7c:	d001      	beq.n	8006c82 <__ssrefill_r+0x14>
 8006c7e:	f7ff fd69 	bl	8006754 <_free_r>
 8006c82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c84:	6063      	str	r3, [r4, #4]
 8006c86:	2000      	movs	r0, #0
 8006c88:	6360      	str	r0, [r4, #52]	@ 0x34
 8006c8a:	b113      	cbz	r3, 8006c92 <__ssrefill_r+0x24>
 8006c8c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006c8e:	6023      	str	r3, [r4, #0]
 8006c90:	bd10      	pop	{r4, pc}
 8006c92:	6923      	ldr	r3, [r4, #16]
 8006c94:	6023      	str	r3, [r4, #0]
 8006c96:	2300      	movs	r3, #0
 8006c98:	6063      	str	r3, [r4, #4]
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	f043 0320 	orr.w	r3, r3, #32
 8006ca0:	81a3      	strh	r3, [r4, #12]
 8006ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca6:	e7f3      	b.n	8006c90 <__ssrefill_r+0x22>

08006ca8 <__ssvfiscanf_r>:
 8006ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cac:	460c      	mov	r4, r1
 8006cae:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8006cb8:	49a6      	ldr	r1, [pc, #664]	@ (8006f54 <__ssvfiscanf_r+0x2ac>)
 8006cba:	91a0      	str	r1, [sp, #640]	@ 0x280
 8006cbc:	f10d 0804 	add.w	r8, sp, #4
 8006cc0:	49a5      	ldr	r1, [pc, #660]	@ (8006f58 <__ssvfiscanf_r+0x2b0>)
 8006cc2:	4fa6      	ldr	r7, [pc, #664]	@ (8006f5c <__ssvfiscanf_r+0x2b4>)
 8006cc4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8006cc8:	4606      	mov	r6, r0
 8006cca:	91a1      	str	r1, [sp, #644]	@ 0x284
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	f892 9000 	ldrb.w	r9, [r2]
 8006cd2:	f1b9 0f00 	cmp.w	r9, #0
 8006cd6:	f000 8158 	beq.w	8006f8a <__ssvfiscanf_r+0x2e2>
 8006cda:	f817 3009 	ldrb.w	r3, [r7, r9]
 8006cde:	f013 0308 	ands.w	r3, r3, #8
 8006ce2:	f102 0501 	add.w	r5, r2, #1
 8006ce6:	d019      	beq.n	8006d1c <__ssvfiscanf_r+0x74>
 8006ce8:	6863      	ldr	r3, [r4, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	dd0f      	ble.n	8006d0e <__ssvfiscanf_r+0x66>
 8006cee:	6823      	ldr	r3, [r4, #0]
 8006cf0:	781a      	ldrb	r2, [r3, #0]
 8006cf2:	5cba      	ldrb	r2, [r7, r2]
 8006cf4:	0712      	lsls	r2, r2, #28
 8006cf6:	d401      	bmi.n	8006cfc <__ssvfiscanf_r+0x54>
 8006cf8:	462a      	mov	r2, r5
 8006cfa:	e7e8      	b.n	8006cce <__ssvfiscanf_r+0x26>
 8006cfc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006cfe:	3201      	adds	r2, #1
 8006d00:	9245      	str	r2, [sp, #276]	@ 0x114
 8006d02:	6862      	ldr	r2, [r4, #4]
 8006d04:	3301      	adds	r3, #1
 8006d06:	3a01      	subs	r2, #1
 8006d08:	6062      	str	r2, [r4, #4]
 8006d0a:	6023      	str	r3, [r4, #0]
 8006d0c:	e7ec      	b.n	8006ce8 <__ssvfiscanf_r+0x40>
 8006d0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006d10:	4621      	mov	r1, r4
 8006d12:	4630      	mov	r0, r6
 8006d14:	4798      	blx	r3
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d0e9      	beq.n	8006cee <__ssvfiscanf_r+0x46>
 8006d1a:	e7ed      	b.n	8006cf8 <__ssvfiscanf_r+0x50>
 8006d1c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8006d20:	f040 8085 	bne.w	8006e2e <__ssvfiscanf_r+0x186>
 8006d24:	9341      	str	r3, [sp, #260]	@ 0x104
 8006d26:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006d28:	7853      	ldrb	r3, [r2, #1]
 8006d2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d2c:	bf02      	ittt	eq
 8006d2e:	2310      	moveq	r3, #16
 8006d30:	1c95      	addeq	r5, r2, #2
 8006d32:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006d34:	220a      	movs	r2, #10
 8006d36:	46aa      	mov	sl, r5
 8006d38:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006d3c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006d40:	2b09      	cmp	r3, #9
 8006d42:	d91e      	bls.n	8006d82 <__ssvfiscanf_r+0xda>
 8006d44:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8006f60 <__ssvfiscanf_r+0x2b8>
 8006d48:	2203      	movs	r2, #3
 8006d4a:	4658      	mov	r0, fp
 8006d4c:	f7f9 fa68 	bl	8000220 <memchr>
 8006d50:	b138      	cbz	r0, 8006d62 <__ssvfiscanf_r+0xba>
 8006d52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006d54:	eba0 000b 	sub.w	r0, r0, fp
 8006d58:	2301      	movs	r3, #1
 8006d5a:	4083      	lsls	r3, r0
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	9341      	str	r3, [sp, #260]	@ 0x104
 8006d60:	4655      	mov	r5, sl
 8006d62:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006d66:	2b78      	cmp	r3, #120	@ 0x78
 8006d68:	d806      	bhi.n	8006d78 <__ssvfiscanf_r+0xd0>
 8006d6a:	2b57      	cmp	r3, #87	@ 0x57
 8006d6c:	d810      	bhi.n	8006d90 <__ssvfiscanf_r+0xe8>
 8006d6e:	2b25      	cmp	r3, #37	@ 0x25
 8006d70:	d05d      	beq.n	8006e2e <__ssvfiscanf_r+0x186>
 8006d72:	d857      	bhi.n	8006e24 <__ssvfiscanf_r+0x17c>
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d075      	beq.n	8006e64 <__ssvfiscanf_r+0x1bc>
 8006d78:	2303      	movs	r3, #3
 8006d7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006d7c:	230a      	movs	r3, #10
 8006d7e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006d80:	e088      	b.n	8006e94 <__ssvfiscanf_r+0x1ec>
 8006d82:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006d84:	fb02 1103 	mla	r1, r2, r3, r1
 8006d88:	3930      	subs	r1, #48	@ 0x30
 8006d8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006d8c:	4655      	mov	r5, sl
 8006d8e:	e7d2      	b.n	8006d36 <__ssvfiscanf_r+0x8e>
 8006d90:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006d94:	2a20      	cmp	r2, #32
 8006d96:	d8ef      	bhi.n	8006d78 <__ssvfiscanf_r+0xd0>
 8006d98:	a101      	add	r1, pc, #4	@ (adr r1, 8006da0 <__ssvfiscanf_r+0xf8>)
 8006d9a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d9e:	bf00      	nop
 8006da0:	08006e73 	.word	0x08006e73
 8006da4:	08006d79 	.word	0x08006d79
 8006da8:	08006d79 	.word	0x08006d79
 8006dac:	08006ecd 	.word	0x08006ecd
 8006db0:	08006d79 	.word	0x08006d79
 8006db4:	08006d79 	.word	0x08006d79
 8006db8:	08006d79 	.word	0x08006d79
 8006dbc:	08006d79 	.word	0x08006d79
 8006dc0:	08006d79 	.word	0x08006d79
 8006dc4:	08006d79 	.word	0x08006d79
 8006dc8:	08006d79 	.word	0x08006d79
 8006dcc:	08006ee3 	.word	0x08006ee3
 8006dd0:	08006ec9 	.word	0x08006ec9
 8006dd4:	08006e2b 	.word	0x08006e2b
 8006dd8:	08006e2b 	.word	0x08006e2b
 8006ddc:	08006e2b 	.word	0x08006e2b
 8006de0:	08006d79 	.word	0x08006d79
 8006de4:	08006e85 	.word	0x08006e85
 8006de8:	08006d79 	.word	0x08006d79
 8006dec:	08006d79 	.word	0x08006d79
 8006df0:	08006d79 	.word	0x08006d79
 8006df4:	08006d79 	.word	0x08006d79
 8006df8:	08006ef3 	.word	0x08006ef3
 8006dfc:	08006e8d 	.word	0x08006e8d
 8006e00:	08006e6b 	.word	0x08006e6b
 8006e04:	08006d79 	.word	0x08006d79
 8006e08:	08006d79 	.word	0x08006d79
 8006e0c:	08006eef 	.word	0x08006eef
 8006e10:	08006d79 	.word	0x08006d79
 8006e14:	08006ec9 	.word	0x08006ec9
 8006e18:	08006d79 	.word	0x08006d79
 8006e1c:	08006d79 	.word	0x08006d79
 8006e20:	08006e73 	.word	0x08006e73
 8006e24:	3b45      	subs	r3, #69	@ 0x45
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d8a6      	bhi.n	8006d78 <__ssvfiscanf_r+0xd0>
 8006e2a:	2305      	movs	r3, #5
 8006e2c:	e031      	b.n	8006e92 <__ssvfiscanf_r+0x1ea>
 8006e2e:	6863      	ldr	r3, [r4, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	dd0d      	ble.n	8006e50 <__ssvfiscanf_r+0x1a8>
 8006e34:	6823      	ldr	r3, [r4, #0]
 8006e36:	781a      	ldrb	r2, [r3, #0]
 8006e38:	454a      	cmp	r2, r9
 8006e3a:	f040 80a6 	bne.w	8006f8a <__ssvfiscanf_r+0x2e2>
 8006e3e:	3301      	adds	r3, #1
 8006e40:	6862      	ldr	r2, [r4, #4]
 8006e42:	6023      	str	r3, [r4, #0]
 8006e44:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006e46:	3a01      	subs	r2, #1
 8006e48:	3301      	adds	r3, #1
 8006e4a:	6062      	str	r2, [r4, #4]
 8006e4c:	9345      	str	r3, [sp, #276]	@ 0x114
 8006e4e:	e753      	b.n	8006cf8 <__ssvfiscanf_r+0x50>
 8006e50:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006e52:	4621      	mov	r1, r4
 8006e54:	4630      	mov	r0, r6
 8006e56:	4798      	blx	r3
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	d0eb      	beq.n	8006e34 <__ssvfiscanf_r+0x18c>
 8006e5c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f040 808b 	bne.w	8006f7a <__ssvfiscanf_r+0x2d2>
 8006e64:	f04f 30ff 	mov.w	r0, #4294967295
 8006e68:	e08b      	b.n	8006f82 <__ssvfiscanf_r+0x2da>
 8006e6a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006e6c:	f042 0220 	orr.w	r2, r2, #32
 8006e70:	9241      	str	r2, [sp, #260]	@ 0x104
 8006e72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006e74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e78:	9241      	str	r2, [sp, #260]	@ 0x104
 8006e7a:	2210      	movs	r2, #16
 8006e7c:	2b6e      	cmp	r3, #110	@ 0x6e
 8006e7e:	9242      	str	r2, [sp, #264]	@ 0x108
 8006e80:	d902      	bls.n	8006e88 <__ssvfiscanf_r+0x1e0>
 8006e82:	e005      	b.n	8006e90 <__ssvfiscanf_r+0x1e8>
 8006e84:	2300      	movs	r3, #0
 8006e86:	9342      	str	r3, [sp, #264]	@ 0x108
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e002      	b.n	8006e92 <__ssvfiscanf_r+0x1ea>
 8006e8c:	2308      	movs	r3, #8
 8006e8e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006e90:	2304      	movs	r3, #4
 8006e92:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006e94:	6863      	ldr	r3, [r4, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	dd39      	ble.n	8006f0e <__ssvfiscanf_r+0x266>
 8006e9a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006e9c:	0659      	lsls	r1, r3, #25
 8006e9e:	d404      	bmi.n	8006eaa <__ssvfiscanf_r+0x202>
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	781a      	ldrb	r2, [r3, #0]
 8006ea4:	5cba      	ldrb	r2, [r7, r2]
 8006ea6:	0712      	lsls	r2, r2, #28
 8006ea8:	d438      	bmi.n	8006f1c <__ssvfiscanf_r+0x274>
 8006eaa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	dc47      	bgt.n	8006f40 <__ssvfiscanf_r+0x298>
 8006eb0:	466b      	mov	r3, sp
 8006eb2:	4622      	mov	r2, r4
 8006eb4:	a941      	add	r1, sp, #260	@ 0x104
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f000 f9f8 	bl	80072ac <_scanf_chars>
 8006ebc:	2801      	cmp	r0, #1
 8006ebe:	d064      	beq.n	8006f8a <__ssvfiscanf_r+0x2e2>
 8006ec0:	2802      	cmp	r0, #2
 8006ec2:	f47f af19 	bne.w	8006cf8 <__ssvfiscanf_r+0x50>
 8006ec6:	e7c9      	b.n	8006e5c <__ssvfiscanf_r+0x1b4>
 8006ec8:	220a      	movs	r2, #10
 8006eca:	e7d7      	b.n	8006e7c <__ssvfiscanf_r+0x1d4>
 8006ecc:	4629      	mov	r1, r5
 8006ece:	4640      	mov	r0, r8
 8006ed0:	f000 fb3a 	bl	8007548 <__sccl>
 8006ed4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eda:	9341      	str	r3, [sp, #260]	@ 0x104
 8006edc:	4605      	mov	r5, r0
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e7d7      	b.n	8006e92 <__ssvfiscanf_r+0x1ea>
 8006ee2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ee8:	9341      	str	r3, [sp, #260]	@ 0x104
 8006eea:	2300      	movs	r3, #0
 8006eec:	e7d1      	b.n	8006e92 <__ssvfiscanf_r+0x1ea>
 8006eee:	2302      	movs	r3, #2
 8006ef0:	e7cf      	b.n	8006e92 <__ssvfiscanf_r+0x1ea>
 8006ef2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006ef4:	06c3      	lsls	r3, r0, #27
 8006ef6:	f53f aeff 	bmi.w	8006cf8 <__ssvfiscanf_r+0x50>
 8006efa:	9b00      	ldr	r3, [sp, #0]
 8006efc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006efe:	1d19      	adds	r1, r3, #4
 8006f00:	9100      	str	r1, [sp, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	07c0      	lsls	r0, r0, #31
 8006f06:	bf4c      	ite	mi
 8006f08:	801a      	strhmi	r2, [r3, #0]
 8006f0a:	601a      	strpl	r2, [r3, #0]
 8006f0c:	e6f4      	b.n	8006cf8 <__ssvfiscanf_r+0x50>
 8006f0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006f10:	4621      	mov	r1, r4
 8006f12:	4630      	mov	r0, r6
 8006f14:	4798      	blx	r3
 8006f16:	2800      	cmp	r0, #0
 8006f18:	d0bf      	beq.n	8006e9a <__ssvfiscanf_r+0x1f2>
 8006f1a:	e79f      	b.n	8006e5c <__ssvfiscanf_r+0x1b4>
 8006f1c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006f1e:	3201      	adds	r2, #1
 8006f20:	9245      	str	r2, [sp, #276]	@ 0x114
 8006f22:	6862      	ldr	r2, [r4, #4]
 8006f24:	3a01      	subs	r2, #1
 8006f26:	2a00      	cmp	r2, #0
 8006f28:	6062      	str	r2, [r4, #4]
 8006f2a:	dd02      	ble.n	8006f32 <__ssvfiscanf_r+0x28a>
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	6023      	str	r3, [r4, #0]
 8006f30:	e7b6      	b.n	8006ea0 <__ssvfiscanf_r+0x1f8>
 8006f32:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006f34:	4621      	mov	r1, r4
 8006f36:	4630      	mov	r0, r6
 8006f38:	4798      	blx	r3
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d0b0      	beq.n	8006ea0 <__ssvfiscanf_r+0x1f8>
 8006f3e:	e78d      	b.n	8006e5c <__ssvfiscanf_r+0x1b4>
 8006f40:	2b04      	cmp	r3, #4
 8006f42:	dc0f      	bgt.n	8006f64 <__ssvfiscanf_r+0x2bc>
 8006f44:	466b      	mov	r3, sp
 8006f46:	4622      	mov	r2, r4
 8006f48:	a941      	add	r1, sp, #260	@ 0x104
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f000 fa08 	bl	8007360 <_scanf_i>
 8006f50:	e7b4      	b.n	8006ebc <__ssvfiscanf_r+0x214>
 8006f52:	bf00      	nop
 8006f54:	08006bf5 	.word	0x08006bf5
 8006f58:	08006c6f 	.word	0x08006c6f
 8006f5c:	08008f91 	.word	0x08008f91
 8006f60:	08009097 	.word	0x08009097
 8006f64:	4b0a      	ldr	r3, [pc, #40]	@ (8006f90 <__ssvfiscanf_r+0x2e8>)
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	f43f aec6 	beq.w	8006cf8 <__ssvfiscanf_r+0x50>
 8006f6c:	466b      	mov	r3, sp
 8006f6e:	4622      	mov	r2, r4
 8006f70:	a941      	add	r1, sp, #260	@ 0x104
 8006f72:	4630      	mov	r0, r6
 8006f74:	f3af 8000 	nop.w
 8006f78:	e7a0      	b.n	8006ebc <__ssvfiscanf_r+0x214>
 8006f7a:	89a3      	ldrh	r3, [r4, #12]
 8006f7c:	065b      	lsls	r3, r3, #25
 8006f7e:	f53f af71 	bmi.w	8006e64 <__ssvfiscanf_r+0x1bc>
 8006f82:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006f8c:	e7f9      	b.n	8006f82 <__ssvfiscanf_r+0x2da>
 8006f8e:	bf00      	nop
 8006f90:	00000000 	.word	0x00000000

08006f94 <_printf_common>:
 8006f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f98:	4616      	mov	r6, r2
 8006f9a:	4698      	mov	r8, r3
 8006f9c:	688a      	ldr	r2, [r1, #8]
 8006f9e:	690b      	ldr	r3, [r1, #16]
 8006fa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	bfb8      	it	lt
 8006fa8:	4613      	movlt	r3, r2
 8006faa:	6033      	str	r3, [r6, #0]
 8006fac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fb0:	4607      	mov	r7, r0
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	b10a      	cbz	r2, 8006fba <_printf_common+0x26>
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	6033      	str	r3, [r6, #0]
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	0699      	lsls	r1, r3, #26
 8006fbe:	bf42      	ittt	mi
 8006fc0:	6833      	ldrmi	r3, [r6, #0]
 8006fc2:	3302      	addmi	r3, #2
 8006fc4:	6033      	strmi	r3, [r6, #0]
 8006fc6:	6825      	ldr	r5, [r4, #0]
 8006fc8:	f015 0506 	ands.w	r5, r5, #6
 8006fcc:	d106      	bne.n	8006fdc <_printf_common+0x48>
 8006fce:	f104 0a19 	add.w	sl, r4, #25
 8006fd2:	68e3      	ldr	r3, [r4, #12]
 8006fd4:	6832      	ldr	r2, [r6, #0]
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	42ab      	cmp	r3, r5
 8006fda:	dc26      	bgt.n	800702a <_printf_common+0x96>
 8006fdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fe0:	6822      	ldr	r2, [r4, #0]
 8006fe2:	3b00      	subs	r3, #0
 8006fe4:	bf18      	it	ne
 8006fe6:	2301      	movne	r3, #1
 8006fe8:	0692      	lsls	r2, r2, #26
 8006fea:	d42b      	bmi.n	8007044 <_printf_common+0xb0>
 8006fec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	4638      	mov	r0, r7
 8006ff4:	47c8      	blx	r9
 8006ff6:	3001      	adds	r0, #1
 8006ff8:	d01e      	beq.n	8007038 <_printf_common+0xa4>
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	6922      	ldr	r2, [r4, #16]
 8006ffe:	f003 0306 	and.w	r3, r3, #6
 8007002:	2b04      	cmp	r3, #4
 8007004:	bf02      	ittt	eq
 8007006:	68e5      	ldreq	r5, [r4, #12]
 8007008:	6833      	ldreq	r3, [r6, #0]
 800700a:	1aed      	subeq	r5, r5, r3
 800700c:	68a3      	ldr	r3, [r4, #8]
 800700e:	bf0c      	ite	eq
 8007010:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007014:	2500      	movne	r5, #0
 8007016:	4293      	cmp	r3, r2
 8007018:	bfc4      	itt	gt
 800701a:	1a9b      	subgt	r3, r3, r2
 800701c:	18ed      	addgt	r5, r5, r3
 800701e:	2600      	movs	r6, #0
 8007020:	341a      	adds	r4, #26
 8007022:	42b5      	cmp	r5, r6
 8007024:	d11a      	bne.n	800705c <_printf_common+0xc8>
 8007026:	2000      	movs	r0, #0
 8007028:	e008      	b.n	800703c <_printf_common+0xa8>
 800702a:	2301      	movs	r3, #1
 800702c:	4652      	mov	r2, sl
 800702e:	4641      	mov	r1, r8
 8007030:	4638      	mov	r0, r7
 8007032:	47c8      	blx	r9
 8007034:	3001      	adds	r0, #1
 8007036:	d103      	bne.n	8007040 <_printf_common+0xac>
 8007038:	f04f 30ff 	mov.w	r0, #4294967295
 800703c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007040:	3501      	adds	r5, #1
 8007042:	e7c6      	b.n	8006fd2 <_printf_common+0x3e>
 8007044:	18e1      	adds	r1, r4, r3
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	2030      	movs	r0, #48	@ 0x30
 800704a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800704e:	4422      	add	r2, r4
 8007050:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007054:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007058:	3302      	adds	r3, #2
 800705a:	e7c7      	b.n	8006fec <_printf_common+0x58>
 800705c:	2301      	movs	r3, #1
 800705e:	4622      	mov	r2, r4
 8007060:	4641      	mov	r1, r8
 8007062:	4638      	mov	r0, r7
 8007064:	47c8      	blx	r9
 8007066:	3001      	adds	r0, #1
 8007068:	d0e6      	beq.n	8007038 <_printf_common+0xa4>
 800706a:	3601      	adds	r6, #1
 800706c:	e7d9      	b.n	8007022 <_printf_common+0x8e>
	...

08007070 <_printf_i>:
 8007070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007074:	7e0f      	ldrb	r7, [r1, #24]
 8007076:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007078:	2f78      	cmp	r7, #120	@ 0x78
 800707a:	4691      	mov	r9, r2
 800707c:	4680      	mov	r8, r0
 800707e:	460c      	mov	r4, r1
 8007080:	469a      	mov	sl, r3
 8007082:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007086:	d807      	bhi.n	8007098 <_printf_i+0x28>
 8007088:	2f62      	cmp	r7, #98	@ 0x62
 800708a:	d80a      	bhi.n	80070a2 <_printf_i+0x32>
 800708c:	2f00      	cmp	r7, #0
 800708e:	f000 80d1 	beq.w	8007234 <_printf_i+0x1c4>
 8007092:	2f58      	cmp	r7, #88	@ 0x58
 8007094:	f000 80b8 	beq.w	8007208 <_printf_i+0x198>
 8007098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800709c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070a0:	e03a      	b.n	8007118 <_printf_i+0xa8>
 80070a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070a6:	2b15      	cmp	r3, #21
 80070a8:	d8f6      	bhi.n	8007098 <_printf_i+0x28>
 80070aa:	a101      	add	r1, pc, #4	@ (adr r1, 80070b0 <_printf_i+0x40>)
 80070ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070b0:	08007109 	.word	0x08007109
 80070b4:	0800711d 	.word	0x0800711d
 80070b8:	08007099 	.word	0x08007099
 80070bc:	08007099 	.word	0x08007099
 80070c0:	08007099 	.word	0x08007099
 80070c4:	08007099 	.word	0x08007099
 80070c8:	0800711d 	.word	0x0800711d
 80070cc:	08007099 	.word	0x08007099
 80070d0:	08007099 	.word	0x08007099
 80070d4:	08007099 	.word	0x08007099
 80070d8:	08007099 	.word	0x08007099
 80070dc:	0800721b 	.word	0x0800721b
 80070e0:	08007147 	.word	0x08007147
 80070e4:	080071d5 	.word	0x080071d5
 80070e8:	08007099 	.word	0x08007099
 80070ec:	08007099 	.word	0x08007099
 80070f0:	0800723d 	.word	0x0800723d
 80070f4:	08007099 	.word	0x08007099
 80070f8:	08007147 	.word	0x08007147
 80070fc:	08007099 	.word	0x08007099
 8007100:	08007099 	.word	0x08007099
 8007104:	080071dd 	.word	0x080071dd
 8007108:	6833      	ldr	r3, [r6, #0]
 800710a:	1d1a      	adds	r2, r3, #4
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6032      	str	r2, [r6, #0]
 8007110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007114:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007118:	2301      	movs	r3, #1
 800711a:	e09c      	b.n	8007256 <_printf_i+0x1e6>
 800711c:	6833      	ldr	r3, [r6, #0]
 800711e:	6820      	ldr	r0, [r4, #0]
 8007120:	1d19      	adds	r1, r3, #4
 8007122:	6031      	str	r1, [r6, #0]
 8007124:	0606      	lsls	r6, r0, #24
 8007126:	d501      	bpl.n	800712c <_printf_i+0xbc>
 8007128:	681d      	ldr	r5, [r3, #0]
 800712a:	e003      	b.n	8007134 <_printf_i+0xc4>
 800712c:	0645      	lsls	r5, r0, #25
 800712e:	d5fb      	bpl.n	8007128 <_printf_i+0xb8>
 8007130:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007134:	2d00      	cmp	r5, #0
 8007136:	da03      	bge.n	8007140 <_printf_i+0xd0>
 8007138:	232d      	movs	r3, #45	@ 0x2d
 800713a:	426d      	negs	r5, r5
 800713c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007140:	4858      	ldr	r0, [pc, #352]	@ (80072a4 <_printf_i+0x234>)
 8007142:	230a      	movs	r3, #10
 8007144:	e011      	b.n	800716a <_printf_i+0xfa>
 8007146:	6821      	ldr	r1, [r4, #0]
 8007148:	6833      	ldr	r3, [r6, #0]
 800714a:	0608      	lsls	r0, r1, #24
 800714c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007150:	d402      	bmi.n	8007158 <_printf_i+0xe8>
 8007152:	0649      	lsls	r1, r1, #25
 8007154:	bf48      	it	mi
 8007156:	b2ad      	uxthmi	r5, r5
 8007158:	2f6f      	cmp	r7, #111	@ 0x6f
 800715a:	4852      	ldr	r0, [pc, #328]	@ (80072a4 <_printf_i+0x234>)
 800715c:	6033      	str	r3, [r6, #0]
 800715e:	bf14      	ite	ne
 8007160:	230a      	movne	r3, #10
 8007162:	2308      	moveq	r3, #8
 8007164:	2100      	movs	r1, #0
 8007166:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800716a:	6866      	ldr	r6, [r4, #4]
 800716c:	60a6      	str	r6, [r4, #8]
 800716e:	2e00      	cmp	r6, #0
 8007170:	db05      	blt.n	800717e <_printf_i+0x10e>
 8007172:	6821      	ldr	r1, [r4, #0]
 8007174:	432e      	orrs	r6, r5
 8007176:	f021 0104 	bic.w	r1, r1, #4
 800717a:	6021      	str	r1, [r4, #0]
 800717c:	d04b      	beq.n	8007216 <_printf_i+0x1a6>
 800717e:	4616      	mov	r6, r2
 8007180:	fbb5 f1f3 	udiv	r1, r5, r3
 8007184:	fb03 5711 	mls	r7, r3, r1, r5
 8007188:	5dc7      	ldrb	r7, [r0, r7]
 800718a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800718e:	462f      	mov	r7, r5
 8007190:	42bb      	cmp	r3, r7
 8007192:	460d      	mov	r5, r1
 8007194:	d9f4      	bls.n	8007180 <_printf_i+0x110>
 8007196:	2b08      	cmp	r3, #8
 8007198:	d10b      	bne.n	80071b2 <_printf_i+0x142>
 800719a:	6823      	ldr	r3, [r4, #0]
 800719c:	07df      	lsls	r7, r3, #31
 800719e:	d508      	bpl.n	80071b2 <_printf_i+0x142>
 80071a0:	6923      	ldr	r3, [r4, #16]
 80071a2:	6861      	ldr	r1, [r4, #4]
 80071a4:	4299      	cmp	r1, r3
 80071a6:	bfde      	ittt	le
 80071a8:	2330      	movle	r3, #48	@ 0x30
 80071aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071b2:	1b92      	subs	r2, r2, r6
 80071b4:	6122      	str	r2, [r4, #16]
 80071b6:	f8cd a000 	str.w	sl, [sp]
 80071ba:	464b      	mov	r3, r9
 80071bc:	aa03      	add	r2, sp, #12
 80071be:	4621      	mov	r1, r4
 80071c0:	4640      	mov	r0, r8
 80071c2:	f7ff fee7 	bl	8006f94 <_printf_common>
 80071c6:	3001      	adds	r0, #1
 80071c8:	d14a      	bne.n	8007260 <_printf_i+0x1f0>
 80071ca:	f04f 30ff 	mov.w	r0, #4294967295
 80071ce:	b004      	add	sp, #16
 80071d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	f043 0320 	orr.w	r3, r3, #32
 80071da:	6023      	str	r3, [r4, #0]
 80071dc:	4832      	ldr	r0, [pc, #200]	@ (80072a8 <_printf_i+0x238>)
 80071de:	2778      	movs	r7, #120	@ 0x78
 80071e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	6831      	ldr	r1, [r6, #0]
 80071e8:	061f      	lsls	r7, r3, #24
 80071ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80071ee:	d402      	bmi.n	80071f6 <_printf_i+0x186>
 80071f0:	065f      	lsls	r7, r3, #25
 80071f2:	bf48      	it	mi
 80071f4:	b2ad      	uxthmi	r5, r5
 80071f6:	6031      	str	r1, [r6, #0]
 80071f8:	07d9      	lsls	r1, r3, #31
 80071fa:	bf44      	itt	mi
 80071fc:	f043 0320 	orrmi.w	r3, r3, #32
 8007200:	6023      	strmi	r3, [r4, #0]
 8007202:	b11d      	cbz	r5, 800720c <_printf_i+0x19c>
 8007204:	2310      	movs	r3, #16
 8007206:	e7ad      	b.n	8007164 <_printf_i+0xf4>
 8007208:	4826      	ldr	r0, [pc, #152]	@ (80072a4 <_printf_i+0x234>)
 800720a:	e7e9      	b.n	80071e0 <_printf_i+0x170>
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	f023 0320 	bic.w	r3, r3, #32
 8007212:	6023      	str	r3, [r4, #0]
 8007214:	e7f6      	b.n	8007204 <_printf_i+0x194>
 8007216:	4616      	mov	r6, r2
 8007218:	e7bd      	b.n	8007196 <_printf_i+0x126>
 800721a:	6833      	ldr	r3, [r6, #0]
 800721c:	6825      	ldr	r5, [r4, #0]
 800721e:	6961      	ldr	r1, [r4, #20]
 8007220:	1d18      	adds	r0, r3, #4
 8007222:	6030      	str	r0, [r6, #0]
 8007224:	062e      	lsls	r6, r5, #24
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	d501      	bpl.n	800722e <_printf_i+0x1be>
 800722a:	6019      	str	r1, [r3, #0]
 800722c:	e002      	b.n	8007234 <_printf_i+0x1c4>
 800722e:	0668      	lsls	r0, r5, #25
 8007230:	d5fb      	bpl.n	800722a <_printf_i+0x1ba>
 8007232:	8019      	strh	r1, [r3, #0]
 8007234:	2300      	movs	r3, #0
 8007236:	6123      	str	r3, [r4, #16]
 8007238:	4616      	mov	r6, r2
 800723a:	e7bc      	b.n	80071b6 <_printf_i+0x146>
 800723c:	6833      	ldr	r3, [r6, #0]
 800723e:	1d1a      	adds	r2, r3, #4
 8007240:	6032      	str	r2, [r6, #0]
 8007242:	681e      	ldr	r6, [r3, #0]
 8007244:	6862      	ldr	r2, [r4, #4]
 8007246:	2100      	movs	r1, #0
 8007248:	4630      	mov	r0, r6
 800724a:	f7f8 ffe9 	bl	8000220 <memchr>
 800724e:	b108      	cbz	r0, 8007254 <_printf_i+0x1e4>
 8007250:	1b80      	subs	r0, r0, r6
 8007252:	6060      	str	r0, [r4, #4]
 8007254:	6863      	ldr	r3, [r4, #4]
 8007256:	6123      	str	r3, [r4, #16]
 8007258:	2300      	movs	r3, #0
 800725a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800725e:	e7aa      	b.n	80071b6 <_printf_i+0x146>
 8007260:	6923      	ldr	r3, [r4, #16]
 8007262:	4632      	mov	r2, r6
 8007264:	4649      	mov	r1, r9
 8007266:	4640      	mov	r0, r8
 8007268:	47d0      	blx	sl
 800726a:	3001      	adds	r0, #1
 800726c:	d0ad      	beq.n	80071ca <_printf_i+0x15a>
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	079b      	lsls	r3, r3, #30
 8007272:	d413      	bmi.n	800729c <_printf_i+0x22c>
 8007274:	68e0      	ldr	r0, [r4, #12]
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	4298      	cmp	r0, r3
 800727a:	bfb8      	it	lt
 800727c:	4618      	movlt	r0, r3
 800727e:	e7a6      	b.n	80071ce <_printf_i+0x15e>
 8007280:	2301      	movs	r3, #1
 8007282:	4632      	mov	r2, r6
 8007284:	4649      	mov	r1, r9
 8007286:	4640      	mov	r0, r8
 8007288:	47d0      	blx	sl
 800728a:	3001      	adds	r0, #1
 800728c:	d09d      	beq.n	80071ca <_printf_i+0x15a>
 800728e:	3501      	adds	r5, #1
 8007290:	68e3      	ldr	r3, [r4, #12]
 8007292:	9903      	ldr	r1, [sp, #12]
 8007294:	1a5b      	subs	r3, r3, r1
 8007296:	42ab      	cmp	r3, r5
 8007298:	dcf2      	bgt.n	8007280 <_printf_i+0x210>
 800729a:	e7eb      	b.n	8007274 <_printf_i+0x204>
 800729c:	2500      	movs	r5, #0
 800729e:	f104 0619 	add.w	r6, r4, #25
 80072a2:	e7f5      	b.n	8007290 <_printf_i+0x220>
 80072a4:	080090a2 	.word	0x080090a2
 80072a8:	080090b3 	.word	0x080090b3

080072ac <_scanf_chars>:
 80072ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072b0:	4615      	mov	r5, r2
 80072b2:	688a      	ldr	r2, [r1, #8]
 80072b4:	4680      	mov	r8, r0
 80072b6:	460c      	mov	r4, r1
 80072b8:	b932      	cbnz	r2, 80072c8 <_scanf_chars+0x1c>
 80072ba:	698a      	ldr	r2, [r1, #24]
 80072bc:	2a00      	cmp	r2, #0
 80072be:	bf14      	ite	ne
 80072c0:	f04f 32ff 	movne.w	r2, #4294967295
 80072c4:	2201      	moveq	r2, #1
 80072c6:	608a      	str	r2, [r1, #8]
 80072c8:	6822      	ldr	r2, [r4, #0]
 80072ca:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800735c <_scanf_chars+0xb0>
 80072ce:	06d1      	lsls	r1, r2, #27
 80072d0:	bf5f      	itttt	pl
 80072d2:	681a      	ldrpl	r2, [r3, #0]
 80072d4:	1d11      	addpl	r1, r2, #4
 80072d6:	6019      	strpl	r1, [r3, #0]
 80072d8:	6816      	ldrpl	r6, [r2, #0]
 80072da:	2700      	movs	r7, #0
 80072dc:	69a0      	ldr	r0, [r4, #24]
 80072de:	b188      	cbz	r0, 8007304 <_scanf_chars+0x58>
 80072e0:	2801      	cmp	r0, #1
 80072e2:	d107      	bne.n	80072f4 <_scanf_chars+0x48>
 80072e4:	682b      	ldr	r3, [r5, #0]
 80072e6:	781a      	ldrb	r2, [r3, #0]
 80072e8:	6963      	ldr	r3, [r4, #20]
 80072ea:	5c9b      	ldrb	r3, [r3, r2]
 80072ec:	b953      	cbnz	r3, 8007304 <_scanf_chars+0x58>
 80072ee:	2f00      	cmp	r7, #0
 80072f0:	d031      	beq.n	8007356 <_scanf_chars+0xaa>
 80072f2:	e022      	b.n	800733a <_scanf_chars+0x8e>
 80072f4:	2802      	cmp	r0, #2
 80072f6:	d120      	bne.n	800733a <_scanf_chars+0x8e>
 80072f8:	682b      	ldr	r3, [r5, #0]
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007300:	071b      	lsls	r3, r3, #28
 8007302:	d41a      	bmi.n	800733a <_scanf_chars+0x8e>
 8007304:	6823      	ldr	r3, [r4, #0]
 8007306:	06da      	lsls	r2, r3, #27
 8007308:	bf5e      	ittt	pl
 800730a:	682b      	ldrpl	r3, [r5, #0]
 800730c:	781b      	ldrbpl	r3, [r3, #0]
 800730e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007312:	682a      	ldr	r2, [r5, #0]
 8007314:	686b      	ldr	r3, [r5, #4]
 8007316:	3201      	adds	r2, #1
 8007318:	602a      	str	r2, [r5, #0]
 800731a:	68a2      	ldr	r2, [r4, #8]
 800731c:	3b01      	subs	r3, #1
 800731e:	3a01      	subs	r2, #1
 8007320:	606b      	str	r3, [r5, #4]
 8007322:	3701      	adds	r7, #1
 8007324:	60a2      	str	r2, [r4, #8]
 8007326:	b142      	cbz	r2, 800733a <_scanf_chars+0x8e>
 8007328:	2b00      	cmp	r3, #0
 800732a:	dcd7      	bgt.n	80072dc <_scanf_chars+0x30>
 800732c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007330:	4629      	mov	r1, r5
 8007332:	4640      	mov	r0, r8
 8007334:	4798      	blx	r3
 8007336:	2800      	cmp	r0, #0
 8007338:	d0d0      	beq.n	80072dc <_scanf_chars+0x30>
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	f013 0310 	ands.w	r3, r3, #16
 8007340:	d105      	bne.n	800734e <_scanf_chars+0xa2>
 8007342:	68e2      	ldr	r2, [r4, #12]
 8007344:	3201      	adds	r2, #1
 8007346:	60e2      	str	r2, [r4, #12]
 8007348:	69a2      	ldr	r2, [r4, #24]
 800734a:	b102      	cbz	r2, 800734e <_scanf_chars+0xa2>
 800734c:	7033      	strb	r3, [r6, #0]
 800734e:	6923      	ldr	r3, [r4, #16]
 8007350:	443b      	add	r3, r7
 8007352:	6123      	str	r3, [r4, #16]
 8007354:	2000      	movs	r0, #0
 8007356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800735a:	bf00      	nop
 800735c:	08008f91 	.word	0x08008f91

08007360 <_scanf_i>:
 8007360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007364:	4698      	mov	r8, r3
 8007366:	4b74      	ldr	r3, [pc, #464]	@ (8007538 <_scanf_i+0x1d8>)
 8007368:	460c      	mov	r4, r1
 800736a:	4682      	mov	sl, r0
 800736c:	4616      	mov	r6, r2
 800736e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007372:	b087      	sub	sp, #28
 8007374:	ab03      	add	r3, sp, #12
 8007376:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800737a:	4b70      	ldr	r3, [pc, #448]	@ (800753c <_scanf_i+0x1dc>)
 800737c:	69a1      	ldr	r1, [r4, #24]
 800737e:	4a70      	ldr	r2, [pc, #448]	@ (8007540 <_scanf_i+0x1e0>)
 8007380:	2903      	cmp	r1, #3
 8007382:	bf08      	it	eq
 8007384:	461a      	moveq	r2, r3
 8007386:	68a3      	ldr	r3, [r4, #8]
 8007388:	9201      	str	r2, [sp, #4]
 800738a:	1e5a      	subs	r2, r3, #1
 800738c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007390:	bf88      	it	hi
 8007392:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007396:	4627      	mov	r7, r4
 8007398:	bf82      	ittt	hi
 800739a:	eb03 0905 	addhi.w	r9, r3, r5
 800739e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80073a2:	60a3      	strhi	r3, [r4, #8]
 80073a4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80073a8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80073ac:	bf98      	it	ls
 80073ae:	f04f 0900 	movls.w	r9, #0
 80073b2:	6023      	str	r3, [r4, #0]
 80073b4:	463d      	mov	r5, r7
 80073b6:	f04f 0b00 	mov.w	fp, #0
 80073ba:	6831      	ldr	r1, [r6, #0]
 80073bc:	ab03      	add	r3, sp, #12
 80073be:	7809      	ldrb	r1, [r1, #0]
 80073c0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80073c4:	2202      	movs	r2, #2
 80073c6:	f7f8 ff2b 	bl	8000220 <memchr>
 80073ca:	b328      	cbz	r0, 8007418 <_scanf_i+0xb8>
 80073cc:	f1bb 0f01 	cmp.w	fp, #1
 80073d0:	d159      	bne.n	8007486 <_scanf_i+0x126>
 80073d2:	6862      	ldr	r2, [r4, #4]
 80073d4:	b92a      	cbnz	r2, 80073e2 <_scanf_i+0x82>
 80073d6:	6822      	ldr	r2, [r4, #0]
 80073d8:	2108      	movs	r1, #8
 80073da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073de:	6061      	str	r1, [r4, #4]
 80073e0:	6022      	str	r2, [r4, #0]
 80073e2:	6822      	ldr	r2, [r4, #0]
 80073e4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80073e8:	6022      	str	r2, [r4, #0]
 80073ea:	68a2      	ldr	r2, [r4, #8]
 80073ec:	1e51      	subs	r1, r2, #1
 80073ee:	60a1      	str	r1, [r4, #8]
 80073f0:	b192      	cbz	r2, 8007418 <_scanf_i+0xb8>
 80073f2:	6832      	ldr	r2, [r6, #0]
 80073f4:	1c51      	adds	r1, r2, #1
 80073f6:	6031      	str	r1, [r6, #0]
 80073f8:	7812      	ldrb	r2, [r2, #0]
 80073fa:	f805 2b01 	strb.w	r2, [r5], #1
 80073fe:	6872      	ldr	r2, [r6, #4]
 8007400:	3a01      	subs	r2, #1
 8007402:	2a00      	cmp	r2, #0
 8007404:	6072      	str	r2, [r6, #4]
 8007406:	dc07      	bgt.n	8007418 <_scanf_i+0xb8>
 8007408:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800740c:	4631      	mov	r1, r6
 800740e:	4650      	mov	r0, sl
 8007410:	4790      	blx	r2
 8007412:	2800      	cmp	r0, #0
 8007414:	f040 8085 	bne.w	8007522 <_scanf_i+0x1c2>
 8007418:	f10b 0b01 	add.w	fp, fp, #1
 800741c:	f1bb 0f03 	cmp.w	fp, #3
 8007420:	d1cb      	bne.n	80073ba <_scanf_i+0x5a>
 8007422:	6863      	ldr	r3, [r4, #4]
 8007424:	b90b      	cbnz	r3, 800742a <_scanf_i+0xca>
 8007426:	230a      	movs	r3, #10
 8007428:	6063      	str	r3, [r4, #4]
 800742a:	6863      	ldr	r3, [r4, #4]
 800742c:	4945      	ldr	r1, [pc, #276]	@ (8007544 <_scanf_i+0x1e4>)
 800742e:	6960      	ldr	r0, [r4, #20]
 8007430:	1ac9      	subs	r1, r1, r3
 8007432:	f000 f889 	bl	8007548 <__sccl>
 8007436:	f04f 0b00 	mov.w	fp, #0
 800743a:	68a3      	ldr	r3, [r4, #8]
 800743c:	6822      	ldr	r2, [r4, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d03d      	beq.n	80074be <_scanf_i+0x15e>
 8007442:	6831      	ldr	r1, [r6, #0]
 8007444:	6960      	ldr	r0, [r4, #20]
 8007446:	f891 c000 	ldrb.w	ip, [r1]
 800744a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800744e:	2800      	cmp	r0, #0
 8007450:	d035      	beq.n	80074be <_scanf_i+0x15e>
 8007452:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007456:	d124      	bne.n	80074a2 <_scanf_i+0x142>
 8007458:	0510      	lsls	r0, r2, #20
 800745a:	d522      	bpl.n	80074a2 <_scanf_i+0x142>
 800745c:	f10b 0b01 	add.w	fp, fp, #1
 8007460:	f1b9 0f00 	cmp.w	r9, #0
 8007464:	d003      	beq.n	800746e <_scanf_i+0x10e>
 8007466:	3301      	adds	r3, #1
 8007468:	f109 39ff 	add.w	r9, r9, #4294967295
 800746c:	60a3      	str	r3, [r4, #8]
 800746e:	6873      	ldr	r3, [r6, #4]
 8007470:	3b01      	subs	r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	6073      	str	r3, [r6, #4]
 8007476:	dd1b      	ble.n	80074b0 <_scanf_i+0x150>
 8007478:	6833      	ldr	r3, [r6, #0]
 800747a:	3301      	adds	r3, #1
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	68a3      	ldr	r3, [r4, #8]
 8007480:	3b01      	subs	r3, #1
 8007482:	60a3      	str	r3, [r4, #8]
 8007484:	e7d9      	b.n	800743a <_scanf_i+0xda>
 8007486:	f1bb 0f02 	cmp.w	fp, #2
 800748a:	d1ae      	bne.n	80073ea <_scanf_i+0x8a>
 800748c:	6822      	ldr	r2, [r4, #0]
 800748e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007492:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007496:	d1c4      	bne.n	8007422 <_scanf_i+0xc2>
 8007498:	2110      	movs	r1, #16
 800749a:	6061      	str	r1, [r4, #4]
 800749c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074a0:	e7a2      	b.n	80073e8 <_scanf_i+0x88>
 80074a2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80074a6:	6022      	str	r2, [r4, #0]
 80074a8:	780b      	ldrb	r3, [r1, #0]
 80074aa:	f805 3b01 	strb.w	r3, [r5], #1
 80074ae:	e7de      	b.n	800746e <_scanf_i+0x10e>
 80074b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80074b4:	4631      	mov	r1, r6
 80074b6:	4650      	mov	r0, sl
 80074b8:	4798      	blx	r3
 80074ba:	2800      	cmp	r0, #0
 80074bc:	d0df      	beq.n	800747e <_scanf_i+0x11e>
 80074be:	6823      	ldr	r3, [r4, #0]
 80074c0:	05d9      	lsls	r1, r3, #23
 80074c2:	d50d      	bpl.n	80074e0 <_scanf_i+0x180>
 80074c4:	42bd      	cmp	r5, r7
 80074c6:	d909      	bls.n	80074dc <_scanf_i+0x17c>
 80074c8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80074cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074d0:	4632      	mov	r2, r6
 80074d2:	4650      	mov	r0, sl
 80074d4:	4798      	blx	r3
 80074d6:	f105 39ff 	add.w	r9, r5, #4294967295
 80074da:	464d      	mov	r5, r9
 80074dc:	42bd      	cmp	r5, r7
 80074de:	d028      	beq.n	8007532 <_scanf_i+0x1d2>
 80074e0:	6822      	ldr	r2, [r4, #0]
 80074e2:	f012 0210 	ands.w	r2, r2, #16
 80074e6:	d113      	bne.n	8007510 <_scanf_i+0x1b0>
 80074e8:	702a      	strb	r2, [r5, #0]
 80074ea:	6863      	ldr	r3, [r4, #4]
 80074ec:	9e01      	ldr	r6, [sp, #4]
 80074ee:	4639      	mov	r1, r7
 80074f0:	4650      	mov	r0, sl
 80074f2:	47b0      	blx	r6
 80074f4:	f8d8 3000 	ldr.w	r3, [r8]
 80074f8:	6821      	ldr	r1, [r4, #0]
 80074fa:	1d1a      	adds	r2, r3, #4
 80074fc:	f8c8 2000 	str.w	r2, [r8]
 8007500:	f011 0f20 	tst.w	r1, #32
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	d00f      	beq.n	8007528 <_scanf_i+0x1c8>
 8007508:	6018      	str	r0, [r3, #0]
 800750a:	68e3      	ldr	r3, [r4, #12]
 800750c:	3301      	adds	r3, #1
 800750e:	60e3      	str	r3, [r4, #12]
 8007510:	6923      	ldr	r3, [r4, #16]
 8007512:	1bed      	subs	r5, r5, r7
 8007514:	445d      	add	r5, fp
 8007516:	442b      	add	r3, r5
 8007518:	6123      	str	r3, [r4, #16]
 800751a:	2000      	movs	r0, #0
 800751c:	b007      	add	sp, #28
 800751e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007522:	f04f 0b00 	mov.w	fp, #0
 8007526:	e7ca      	b.n	80074be <_scanf_i+0x15e>
 8007528:	07ca      	lsls	r2, r1, #31
 800752a:	bf4c      	ite	mi
 800752c:	8018      	strhmi	r0, [r3, #0]
 800752e:	6018      	strpl	r0, [r3, #0]
 8007530:	e7eb      	b.n	800750a <_scanf_i+0x1aa>
 8007532:	2001      	movs	r0, #1
 8007534:	e7f2      	b.n	800751c <_scanf_i+0x1bc>
 8007536:	bf00      	nop
 8007538:	08008f64 	.word	0x08008f64
 800753c:	080064a9 	.word	0x080064a9
 8007540:	080077bd 	.word	0x080077bd
 8007544:	080090d4 	.word	0x080090d4

08007548 <__sccl>:
 8007548:	b570      	push	{r4, r5, r6, lr}
 800754a:	780b      	ldrb	r3, [r1, #0]
 800754c:	4604      	mov	r4, r0
 800754e:	2b5e      	cmp	r3, #94	@ 0x5e
 8007550:	bf0b      	itete	eq
 8007552:	784b      	ldrbeq	r3, [r1, #1]
 8007554:	1c4a      	addne	r2, r1, #1
 8007556:	1c8a      	addeq	r2, r1, #2
 8007558:	2100      	movne	r1, #0
 800755a:	bf08      	it	eq
 800755c:	2101      	moveq	r1, #1
 800755e:	3801      	subs	r0, #1
 8007560:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007564:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007568:	42a8      	cmp	r0, r5
 800756a:	d1fb      	bne.n	8007564 <__sccl+0x1c>
 800756c:	b90b      	cbnz	r3, 8007572 <__sccl+0x2a>
 800756e:	1e50      	subs	r0, r2, #1
 8007570:	bd70      	pop	{r4, r5, r6, pc}
 8007572:	f081 0101 	eor.w	r1, r1, #1
 8007576:	54e1      	strb	r1, [r4, r3]
 8007578:	4610      	mov	r0, r2
 800757a:	4602      	mov	r2, r0
 800757c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007580:	2d2d      	cmp	r5, #45	@ 0x2d
 8007582:	d005      	beq.n	8007590 <__sccl+0x48>
 8007584:	2d5d      	cmp	r5, #93	@ 0x5d
 8007586:	d016      	beq.n	80075b6 <__sccl+0x6e>
 8007588:	2d00      	cmp	r5, #0
 800758a:	d0f1      	beq.n	8007570 <__sccl+0x28>
 800758c:	462b      	mov	r3, r5
 800758e:	e7f2      	b.n	8007576 <__sccl+0x2e>
 8007590:	7846      	ldrb	r6, [r0, #1]
 8007592:	2e5d      	cmp	r6, #93	@ 0x5d
 8007594:	d0fa      	beq.n	800758c <__sccl+0x44>
 8007596:	42b3      	cmp	r3, r6
 8007598:	dcf8      	bgt.n	800758c <__sccl+0x44>
 800759a:	3002      	adds	r0, #2
 800759c:	461a      	mov	r2, r3
 800759e:	3201      	adds	r2, #1
 80075a0:	4296      	cmp	r6, r2
 80075a2:	54a1      	strb	r1, [r4, r2]
 80075a4:	dcfb      	bgt.n	800759e <__sccl+0x56>
 80075a6:	1af2      	subs	r2, r6, r3
 80075a8:	3a01      	subs	r2, #1
 80075aa:	1c5d      	adds	r5, r3, #1
 80075ac:	42b3      	cmp	r3, r6
 80075ae:	bfa8      	it	ge
 80075b0:	2200      	movge	r2, #0
 80075b2:	18ab      	adds	r3, r5, r2
 80075b4:	e7e1      	b.n	800757a <__sccl+0x32>
 80075b6:	4610      	mov	r0, r2
 80075b8:	e7da      	b.n	8007570 <__sccl+0x28>

080075ba <__submore>:
 80075ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075be:	460c      	mov	r4, r1
 80075c0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80075c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075c6:	4299      	cmp	r1, r3
 80075c8:	d11d      	bne.n	8007606 <__submore+0x4c>
 80075ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80075ce:	f7ff f92d 	bl	800682c <_malloc_r>
 80075d2:	b918      	cbnz	r0, 80075dc <__submore+0x22>
 80075d4:	f04f 30ff 	mov.w	r0, #4294967295
 80075d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075e0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80075e2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80075e6:	6360      	str	r0, [r4, #52]	@ 0x34
 80075e8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80075ec:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80075f0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80075f4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80075f8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80075fc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007600:	6020      	str	r0, [r4, #0]
 8007602:	2000      	movs	r0, #0
 8007604:	e7e8      	b.n	80075d8 <__submore+0x1e>
 8007606:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007608:	0077      	lsls	r7, r6, #1
 800760a:	463a      	mov	r2, r7
 800760c:	f000 f83a 	bl	8007684 <_realloc_r>
 8007610:	4605      	mov	r5, r0
 8007612:	2800      	cmp	r0, #0
 8007614:	d0de      	beq.n	80075d4 <__submore+0x1a>
 8007616:	eb00 0806 	add.w	r8, r0, r6
 800761a:	4601      	mov	r1, r0
 800761c:	4632      	mov	r2, r6
 800761e:	4640      	mov	r0, r8
 8007620:	f7ff f88a 	bl	8006738 <memcpy>
 8007624:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007628:	f8c4 8000 	str.w	r8, [r4]
 800762c:	e7e9      	b.n	8007602 <__submore+0x48>

0800762e <memmove>:
 800762e:	4288      	cmp	r0, r1
 8007630:	b510      	push	{r4, lr}
 8007632:	eb01 0402 	add.w	r4, r1, r2
 8007636:	d902      	bls.n	800763e <memmove+0x10>
 8007638:	4284      	cmp	r4, r0
 800763a:	4623      	mov	r3, r4
 800763c:	d807      	bhi.n	800764e <memmove+0x20>
 800763e:	1e43      	subs	r3, r0, #1
 8007640:	42a1      	cmp	r1, r4
 8007642:	d008      	beq.n	8007656 <memmove+0x28>
 8007644:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007648:	f803 2f01 	strb.w	r2, [r3, #1]!
 800764c:	e7f8      	b.n	8007640 <memmove+0x12>
 800764e:	4402      	add	r2, r0
 8007650:	4601      	mov	r1, r0
 8007652:	428a      	cmp	r2, r1
 8007654:	d100      	bne.n	8007658 <memmove+0x2a>
 8007656:	bd10      	pop	{r4, pc}
 8007658:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800765c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007660:	e7f7      	b.n	8007652 <memmove+0x24>
	...

08007664 <_sbrk_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	4d06      	ldr	r5, [pc, #24]	@ (8007680 <_sbrk_r+0x1c>)
 8007668:	2300      	movs	r3, #0
 800766a:	4604      	mov	r4, r0
 800766c:	4608      	mov	r0, r1
 800766e:	602b      	str	r3, [r5, #0]
 8007670:	f7fb fb18 	bl	8002ca4 <_sbrk>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	d102      	bne.n	800767e <_sbrk_r+0x1a>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	b103      	cbz	r3, 800767e <_sbrk_r+0x1a>
 800767c:	6023      	str	r3, [r4, #0]
 800767e:	bd38      	pop	{r3, r4, r5, pc}
 8007680:	20001778 	.word	0x20001778

08007684 <_realloc_r>:
 8007684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007688:	4607      	mov	r7, r0
 800768a:	4614      	mov	r4, r2
 800768c:	460d      	mov	r5, r1
 800768e:	b921      	cbnz	r1, 800769a <_realloc_r+0x16>
 8007690:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007694:	4611      	mov	r1, r2
 8007696:	f7ff b8c9 	b.w	800682c <_malloc_r>
 800769a:	b92a      	cbnz	r2, 80076a8 <_realloc_r+0x24>
 800769c:	f7ff f85a 	bl	8006754 <_free_r>
 80076a0:	4625      	mov	r5, r4
 80076a2:	4628      	mov	r0, r5
 80076a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076a8:	f000 f88a 	bl	80077c0 <_malloc_usable_size_r>
 80076ac:	4284      	cmp	r4, r0
 80076ae:	4606      	mov	r6, r0
 80076b0:	d802      	bhi.n	80076b8 <_realloc_r+0x34>
 80076b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076b6:	d8f4      	bhi.n	80076a2 <_realloc_r+0x1e>
 80076b8:	4621      	mov	r1, r4
 80076ba:	4638      	mov	r0, r7
 80076bc:	f7ff f8b6 	bl	800682c <_malloc_r>
 80076c0:	4680      	mov	r8, r0
 80076c2:	b908      	cbnz	r0, 80076c8 <_realloc_r+0x44>
 80076c4:	4645      	mov	r5, r8
 80076c6:	e7ec      	b.n	80076a2 <_realloc_r+0x1e>
 80076c8:	42b4      	cmp	r4, r6
 80076ca:	4622      	mov	r2, r4
 80076cc:	4629      	mov	r1, r5
 80076ce:	bf28      	it	cs
 80076d0:	4632      	movcs	r2, r6
 80076d2:	f7ff f831 	bl	8006738 <memcpy>
 80076d6:	4629      	mov	r1, r5
 80076d8:	4638      	mov	r0, r7
 80076da:	f7ff f83b 	bl	8006754 <_free_r>
 80076de:	e7f1      	b.n	80076c4 <_realloc_r+0x40>

080076e0 <_strtoul_l.isra.0>:
 80076e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80076e4:	4e34      	ldr	r6, [pc, #208]	@ (80077b8 <_strtoul_l.isra.0+0xd8>)
 80076e6:	4686      	mov	lr, r0
 80076e8:	460d      	mov	r5, r1
 80076ea:	4628      	mov	r0, r5
 80076ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076f0:	5d37      	ldrb	r7, [r6, r4]
 80076f2:	f017 0708 	ands.w	r7, r7, #8
 80076f6:	d1f8      	bne.n	80076ea <_strtoul_l.isra.0+0xa>
 80076f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80076fa:	d110      	bne.n	800771e <_strtoul_l.isra.0+0x3e>
 80076fc:	782c      	ldrb	r4, [r5, #0]
 80076fe:	2701      	movs	r7, #1
 8007700:	1c85      	adds	r5, r0, #2
 8007702:	f033 0010 	bics.w	r0, r3, #16
 8007706:	d115      	bne.n	8007734 <_strtoul_l.isra.0+0x54>
 8007708:	2c30      	cmp	r4, #48	@ 0x30
 800770a:	d10d      	bne.n	8007728 <_strtoul_l.isra.0+0x48>
 800770c:	7828      	ldrb	r0, [r5, #0]
 800770e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007712:	2858      	cmp	r0, #88	@ 0x58
 8007714:	d108      	bne.n	8007728 <_strtoul_l.isra.0+0x48>
 8007716:	786c      	ldrb	r4, [r5, #1]
 8007718:	3502      	adds	r5, #2
 800771a:	2310      	movs	r3, #16
 800771c:	e00a      	b.n	8007734 <_strtoul_l.isra.0+0x54>
 800771e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007720:	bf04      	itt	eq
 8007722:	782c      	ldrbeq	r4, [r5, #0]
 8007724:	1c85      	addeq	r5, r0, #2
 8007726:	e7ec      	b.n	8007702 <_strtoul_l.isra.0+0x22>
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1f6      	bne.n	800771a <_strtoul_l.isra.0+0x3a>
 800772c:	2c30      	cmp	r4, #48	@ 0x30
 800772e:	bf14      	ite	ne
 8007730:	230a      	movne	r3, #10
 8007732:	2308      	moveq	r3, #8
 8007734:	f04f 38ff 	mov.w	r8, #4294967295
 8007738:	2600      	movs	r6, #0
 800773a:	fbb8 f8f3 	udiv	r8, r8, r3
 800773e:	fb03 f908 	mul.w	r9, r3, r8
 8007742:	ea6f 0909 	mvn.w	r9, r9
 8007746:	4630      	mov	r0, r6
 8007748:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800774c:	f1bc 0f09 	cmp.w	ip, #9
 8007750:	d810      	bhi.n	8007774 <_strtoul_l.isra.0+0x94>
 8007752:	4664      	mov	r4, ip
 8007754:	42a3      	cmp	r3, r4
 8007756:	dd1e      	ble.n	8007796 <_strtoul_l.isra.0+0xb6>
 8007758:	f1b6 3fff 	cmp.w	r6, #4294967295
 800775c:	d007      	beq.n	800776e <_strtoul_l.isra.0+0x8e>
 800775e:	4580      	cmp	r8, r0
 8007760:	d316      	bcc.n	8007790 <_strtoul_l.isra.0+0xb0>
 8007762:	d101      	bne.n	8007768 <_strtoul_l.isra.0+0x88>
 8007764:	45a1      	cmp	r9, r4
 8007766:	db13      	blt.n	8007790 <_strtoul_l.isra.0+0xb0>
 8007768:	fb00 4003 	mla	r0, r0, r3, r4
 800776c:	2601      	movs	r6, #1
 800776e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007772:	e7e9      	b.n	8007748 <_strtoul_l.isra.0+0x68>
 8007774:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007778:	f1bc 0f19 	cmp.w	ip, #25
 800777c:	d801      	bhi.n	8007782 <_strtoul_l.isra.0+0xa2>
 800777e:	3c37      	subs	r4, #55	@ 0x37
 8007780:	e7e8      	b.n	8007754 <_strtoul_l.isra.0+0x74>
 8007782:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007786:	f1bc 0f19 	cmp.w	ip, #25
 800778a:	d804      	bhi.n	8007796 <_strtoul_l.isra.0+0xb6>
 800778c:	3c57      	subs	r4, #87	@ 0x57
 800778e:	e7e1      	b.n	8007754 <_strtoul_l.isra.0+0x74>
 8007790:	f04f 36ff 	mov.w	r6, #4294967295
 8007794:	e7eb      	b.n	800776e <_strtoul_l.isra.0+0x8e>
 8007796:	1c73      	adds	r3, r6, #1
 8007798:	d106      	bne.n	80077a8 <_strtoul_l.isra.0+0xc8>
 800779a:	2322      	movs	r3, #34	@ 0x22
 800779c:	f8ce 3000 	str.w	r3, [lr]
 80077a0:	4630      	mov	r0, r6
 80077a2:	b932      	cbnz	r2, 80077b2 <_strtoul_l.isra.0+0xd2>
 80077a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077a8:	b107      	cbz	r7, 80077ac <_strtoul_l.isra.0+0xcc>
 80077aa:	4240      	negs	r0, r0
 80077ac:	2a00      	cmp	r2, #0
 80077ae:	d0f9      	beq.n	80077a4 <_strtoul_l.isra.0+0xc4>
 80077b0:	b106      	cbz	r6, 80077b4 <_strtoul_l.isra.0+0xd4>
 80077b2:	1e69      	subs	r1, r5, #1
 80077b4:	6011      	str	r1, [r2, #0]
 80077b6:	e7f5      	b.n	80077a4 <_strtoul_l.isra.0+0xc4>
 80077b8:	08008f91 	.word	0x08008f91

080077bc <_strtoul_r>:
 80077bc:	f7ff bf90 	b.w	80076e0 <_strtoul_l.isra.0>

080077c0 <_malloc_usable_size_r>:
 80077c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077c4:	1f18      	subs	r0, r3, #4
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	bfbc      	itt	lt
 80077ca:	580b      	ldrlt	r3, [r1, r0]
 80077cc:	18c0      	addlt	r0, r0, r3
 80077ce:	4770      	bx	lr

080077d0 <_init>:
 80077d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d2:	bf00      	nop
 80077d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077d6:	bc08      	pop	{r3}
 80077d8:	469e      	mov	lr, r3
 80077da:	4770      	bx	lr

080077dc <_fini>:
 80077dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077de:	bf00      	nop
 80077e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077e2:	bc08      	pop	{r3}
 80077e4:	469e      	mov	lr, r3
 80077e6:	4770      	bx	lr
