name: variable_redeclare
description: Variable redeclaration tests
should_fail: 1
tags: 6.5
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.5--variable_redeclare.sv
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/tests/chapter-6/6.5--variable_redeclare.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
