/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [28:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [15:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [7:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [26:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_18z[0] ? celloutsig_0_32z : celloutsig_0_6z[6]);
  assign celloutsig_0_40z = !(celloutsig_0_19z ? celloutsig_0_28z[3] : celloutsig_0_26z);
  assign celloutsig_0_42z = !(celloutsig_0_20z[3] ? celloutsig_0_10z[11] : celloutsig_0_38z);
  assign celloutsig_0_44z = !(celloutsig_0_6z[1] ? celloutsig_0_41z : celloutsig_0_42z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[15] ? celloutsig_1_0z[18] : in_data[132]);
  assign celloutsig_1_9z = !(celloutsig_1_0z[7] ? celloutsig_1_7z[1] : celloutsig_1_7z[1]);
  assign celloutsig_0_7z = !(celloutsig_0_6z[3] ? celloutsig_0_1z : celloutsig_0_6z[8]);
  assign celloutsig_0_17z = !(celloutsig_0_11z ? celloutsig_0_0z[4] : celloutsig_0_15z[16]);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? celloutsig_0_0z[5] : in_data[61]);
  assign celloutsig_0_4z = { in_data[42:28], celloutsig_0_1z } + in_data[23:8];
  assign celloutsig_0_5z = in_data[78:63] + { celloutsig_0_4z[13:4], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[13:1], celloutsig_1_4z, celloutsig_1_4z } + { celloutsig_1_3z[12:0], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_3z[9:5], celloutsig_1_7z } + celloutsig_1_8z[12:5];
  assign celloutsig_1_16z = { celloutsig_1_8z[12], celloutsig_1_7z, celloutsig_1_8z } + { in_data[130:112], celloutsig_1_12z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_4z[14:4];
  assign celloutsig_1_19z = ! { celloutsig_1_16z[18:16], celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_1z = ! in_data[37:32];
  assign celloutsig_0_21z = ! celloutsig_0_12z;
  assign celloutsig_1_18z = { celloutsig_1_10z[6:4], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z } < celloutsig_1_16z[21:11];
  assign celloutsig_0_19z = { celloutsig_0_0z[1], celloutsig_0_12z } < { celloutsig_0_15z[17:15], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_10z[18:6], celloutsig_0_21z, celloutsig_0_1z } < { celloutsig_0_5z[4:2], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_24z };
  assign celloutsig_0_45z = { celloutsig_0_25z[3:2], celloutsig_0_38z, celloutsig_0_40z } % { 1'h1, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_1_7z = { celloutsig_1_6z[8:7], celloutsig_1_1z } % { 1'h1, celloutsig_1_6z[3:2] };
  assign celloutsig_0_14z = celloutsig_0_4z[14:12] % { 1'h1, celloutsig_0_6z[6:5] };
  assign celloutsig_0_0z = in_data[38:33] * in_data[24:19];
  assign celloutsig_1_6z = in_data[178:169] * celloutsig_1_3z[12:3];
  assign celloutsig_1_13z = { celloutsig_1_3z[10], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z } * { in_data[100:98], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[61:42], celloutsig_0_6z } * { celloutsig_0_6z[4], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_10z[22], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_2z } * { celloutsig_0_6z[8:1], celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_4z[4:2] != celloutsig_0_10z[13:11];
  assign celloutsig_1_2z = in_data[132:126] != celloutsig_1_0z[26:20];
  assign celloutsig_1_11z = { celloutsig_1_4z[2:1], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z } != celloutsig_1_8z[17:3];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_4z } != { celloutsig_0_6z[6:0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_15z[13:11], celloutsig_0_14z } != { celloutsig_0_5z[6:2], celloutsig_0_8z };
  assign celloutsig_0_20z = - { celloutsig_0_4z[3:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_24z = - celloutsig_0_22z[4:0];
  assign celloutsig_0_25z = - { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_41z = { celloutsig_0_16z[6:4], celloutsig_0_32z } !== { celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_6z !== { celloutsig_0_6z[5:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_2z = ^ in_data[53:26];
  assign celloutsig_1_0z = in_data[180:154] >>> in_data[182:156];
  assign celloutsig_1_4z = { celloutsig_1_3z[3:1], celloutsig_1_2z, celloutsig_1_2z } >>> { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = in_data[42:34] >>> { celloutsig_0_5z[5:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_14z[1:0], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z } >>> { celloutsig_0_5z[8:6], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[123:110] - celloutsig_1_0z[23:10];
  assign celloutsig_0_12z = celloutsig_0_4z[14:12] - { celloutsig_0_5z[15], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_4z[15:3], celloutsig_0_8z } ~^ celloutsig_0_5z[14:1];
  assign celloutsig_0_28z = { celloutsig_0_15z[11:5], celloutsig_0_27z } ~^ { _00_[9:3], celloutsig_0_19z };
  assign celloutsig_0_18z = { celloutsig_0_15z[3:2], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z } ^ celloutsig_0_6z[8:2];
  always_latch
    if (clkin_data[32]) celloutsig_1_12z = 8'h00;
    else if (clkin_data[64]) celloutsig_1_12z = { celloutsig_1_10z[5:2], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_11z = ~((celloutsig_0_0z[1] & celloutsig_0_1z) | (celloutsig_0_6z[8] & in_data[77]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z[3] & celloutsig_0_4z[11]) | (in_data[80] & celloutsig_0_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
