0.6
2019.1
May 24 2019
15:06:07
D:/Projects/Verilog_practice/UART_SEND_HELLO/UART_SEND_HELLO.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Projects/Verilog_practice/UART_SEND_HELLO/UART_SEND_HELLO.srcs/sources_1/new/top.v,1740934433,verilog,,,,top;top_tb,,,,,,,,
