

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 18 17:28:36 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Brutal_matrix_multiplication
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133185|   133185| 1.332 ms | 1.332 ms |  133185|  133185|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row         |   133184|   133184|      4162|          -|          -|    32|    no    |
        | + col        |     4160|     4160|       130|          -|          -|    32|    no    |
        |  ++ product  |      128|      128|         4|          -|          -|    32|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    173|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|     193|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     193|    250|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln17_fu_224_p2    |     *    |      3|  0|  20|          32|          32|
    |ABij_fu_228_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln17_1_fu_214_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln17_fu_192_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln19_fu_166_p2    |     +    |      0|  0|  12|          12|          12|
    |i_fu_132_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_156_p2           |     +    |      0|  0|  15|           6|           1|
    |k_fu_182_p2           |     +    |      0|  0|  15|           6|           1|
    |icmp_ln11_fu_126_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln12_fu_150_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln15_fu_176_p2   |   icmp   |      0|  0|  11|           6|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 173|         136|         124|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ABij_0_reg_102  |   9|          2|   32|         64|
    |ap_NS_fsm       |  41|          8|    1|          8|
    |i_0_reg_80      |   9|          2|    6|         12|
    |j_0_reg_91      |   9|          2|    6|         12|
    |k_0_reg_115     |   9|          2|    6|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  77|         16|   51|        108|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |AB_addr_reg_260    |  10|   0|   10|          0|
    |ABij_0_reg_102     |  32|   0|   32|          0|
    |A_load_reg_283     |  32|   0|   32|          0|
    |B_load_reg_288     |  32|   0|   32|          0|
    |ap_CS_fsm          |   7|   0|    7|          0|
    |i_0_reg_80         |   6|   0|    6|          0|
    |i_reg_236          |   6|   0|    6|          0|
    |j_0_reg_91         |   6|   0|    6|          0|
    |j_reg_250          |   6|   0|    6|          0|
    |k_0_reg_115        |   6|   0|    6|          0|
    |k_reg_268          |   6|   0|    6|          0|
    |mul_ln17_reg_293   |  32|   0|   32|          0|
    |zext_ln12_reg_241  |   6|   0|   12|          6|
    |zext_ln19_reg_255  |   6|   0|   12|          6|
    +-------------------+----+----+-----+-----------+
    |Total              | 193|   0|  205|         12|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|A_address0   | out |   10|  ap_memory |       A      |     array    |
|A_ce0        | out |    1|  ap_memory |       A      |     array    |
|A_q0         |  in |   32|  ap_memory |       A      |     array    |
|B_address0   | out |   10|  ap_memory |       B      |     array    |
|B_ce0        | out |    1|  ap_memory |       B      |     array    |
|B_q0         |  in |   32|  ap_memory |       B      |     array    |
|AB_address0  | out |   10|  ap_memory |      AB      |     array    |
|AB_ce0       | out |    1|  ap_memory |      AB      |     array    |
|AB_we0       | out |    1|  ap_memory |      AB      |     array    |
|AB_d0        | out |   32|  ap_memory |      AB      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

