Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 21 15:59:00 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   635 |
|    Minimum number of control sets                        |   635 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   635 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   606 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             163 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             208 |           38 |
| Yes          | No                    | No                     |           19220 |         3141 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+-----------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+-----------------------+------------------+----------------+
|  clk         | fsm15/r1_write_en                      |                       |                1 |              1 |
|  clk         | fsm11/fsm11_write_en                   |                       |                2 |              2 |
|  clk         | fsm0/fsm0_write_en                     |                       |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                     |                       |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                     |                       |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                     |                       |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                   |                       |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                     |                       |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                     |                       |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                     |                       |                2 |              2 |
|  clk         | fsm15/fsm15_write_en                   |                       |                2 |              3 |
|  clk         | fsm10/fsm10_write_en                   |                       |                2 |              3 |
|  clk         | fsm1/fsm1_write_en                     |                       |                1 |              3 |
|  clk         | fsm13/fsm13_write_en                   |                       |                1 |              3 |
|  clk         | fsm14/fsm14_write_en                   |                       |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                     |                       |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                     |                       |                1 |              3 |
|  clk         | fsm15/r1_write_en                      | fsm15/out_reg[1]_1    |                1 |              3 |
|  clk         | s1/s1_write_en                         | s1/out[3]_i_1__12_n_0 |                1 |              4 |
|  clk         | fsm10/p1_write_en                      | fsm10/done_reg_0      |                1 |              4 |
|  clk         | fsm11/q1_write_en                      | fsm11/out_reg[0]_9    |                1 |              4 |
|  clk         | fsm10/p0_write_en                      | fsm10/done_reg        |                1 |              4 |
|  clk         | fsm1/s0_write_en                       | fsm1/done_reg_0       |                1 |              4 |
|  clk         | fsm15/E[0]                             |                       |                1 |              4 |
|  clk         |                                        | fsm11/out_reg[0]_0    |                4 |              4 |
|  clk         | fsm15/out_reg[1]_0[0]                  |                       |                2 |              4 |
|  clk         | fsm13/s2_write_en                      | fsm13/out_reg[2]_1    |                1 |              4 |
|  clk         | fsm2/q0_write_en                       | fsm2/out_reg[0]_6     |                1 |              4 |
|  clk         | fsm14/E[0]                             |                       |                1 |              4 |
|  clk         | cond_stored0/out_reg[0]_53[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_54[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_48[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_52[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_51[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_36[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_106[0]         |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_23[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_24[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_25[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[0]_26[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_27[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_29[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_3[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_30[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_31[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_32[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_33[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_34[0]          |                       |               12 |             32 |
|  clk         | cond_stored0/out_reg[0]_50[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_37[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_38[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_39[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_4[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_40[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_41[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_43[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[0]_44[0]          |                       |               13 |             32 |
|  clk         | cond_stored0/out_reg[0]_45[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_46[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[0]_47[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[0]_22[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_5[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_85[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_76[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_78[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_79[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_8[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_80[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_81[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_82[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_83[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_75[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_86[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_87[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_88[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[0]_89[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_9[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_90[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_92[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_93[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_65[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_57[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_58[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[0]_59[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_6[0]           |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_60[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[0]_61[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_62[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_64[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_55[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_66[0]          |                       |               13 |             32 |
|  clk         | cond_stored0/out_reg[0]_67[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_68[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[0]_69[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_71[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_72[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_73[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_74[0]          |                       |               21 |             32 |
|  clk         | cond_computed5/out_reg[2]_6            |                       |               25 |             32 |
|  clk         | cond_computed5/out_reg[2]_13           |                       |               25 |             32 |
|  clk         | cond_computed5/out_reg[2]_14           |                       |               23 |             32 |
|  clk         | cond_computed5/out_reg[2]_15           |                       |               21 |             32 |
|  clk         | cond_computed5/out_reg[2]_16           |                       |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_2            |                       |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_3            |                       |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_4            |                       |               21 |             32 |
|  clk         | cond_computed5/out_reg[2]_5            |                       |               25 |             32 |
|  clk         | cond_computed5/out_reg[2]_12           |                       |               25 |             32 |
|  clk         | cond_computed5/out_reg[2]_7            |                       |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_8            |                       |               22 |             32 |
|  clk         | cond_computed5/out_reg[2]_9            |                       |               23 |             32 |
|  clk         | cond_computed6/out_reg[2]_1            |                       |               22 |             32 |
|  clk         | cond_computed6/out_reg[2]_10           |                       |               20 |             32 |
|  clk         | cond_computed6/out_reg[2]_11           |                       |               19 |             32 |
|  clk         | cond_computed6/out_reg[2]_12           |                       |               21 |             32 |
|  clk         | cond_computed6/out_reg[2]_13           |                       |               20 |             32 |
|  clk         | cond_computed4/out_reg[2]_5            |                       |               20 |             32 |
|  clk         | cond_computed4/out_reg[2]_12           |                       |               22 |             32 |
|  clk         | cond_computed4/out_reg[2]_13           |                       |               23 |             32 |
|  clk         | cond_computed4/out_reg[2]_14           |                       |               22 |             32 |
|  clk         | cond_computed4/out_reg[2]_15           |                       |               23 |             32 |
|  clk         | cond_computed4/out_reg[2]_16           |                       |               23 |             32 |
|  clk         | cond_computed4/out_reg[2]_2            |                       |               24 |             32 |
|  clk         | cond_computed4/out_reg[2]_3            |                       |               26 |             32 |
|  clk         | cond_computed4/out_reg[2]_4            |                       |               21 |             32 |
|  clk         | cond_computed6/out_reg[2]_14           |                       |               17 |             32 |
|  clk         | cond_computed4/out_reg[2]_6            |                       |               21 |             32 |
|  clk         | cond_computed4/out_reg[2]_7            |                       |               23 |             32 |
|  clk         | cond_computed4/out_reg[2]_8            |                       |               24 |             32 |
|  clk         | cond_computed4/out_reg[2]_9            |                       |               26 |             32 |
|  clk         | cond_computed5/out_reg[2]_1            |                       |               23 |             32 |
|  clk         | cond_computed5/out_reg[2]_10           |                       |               24 |             32 |
|  clk         | cond_computed5/out_reg[2]_11           |                       |               23 |             32 |
|  clk         | cond_stored0/out_reg[0]_12[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_104[0]         |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_95[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_107[0]         |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_108[0]         |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_109[0]         |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_11[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[0]_110[0]         |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_111[0]         |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[0]_103[0]         |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_13[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_15[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_16[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_17[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_18[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[0]_19[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_2[0]           |                       |               16 |             32 |
|  clk         | cond_computed6/out_reg[2]_8            |                       |               22 |             32 |
|  clk         | cond_computed6/out_reg[2]_15           |                       |               20 |             32 |
|  clk         | cond_computed6/out_reg[2]_16           |                       |               21 |             32 |
|  clk         | cond_computed6/out_reg[2]_2            |                       |               24 |             32 |
|  clk         | cond_computed6/out_reg[2]_3            |                       |               20 |             32 |
|  clk         | cond_computed6/out_reg[2]_4            |                       |               22 |             32 |
|  clk         | cond_computed6/out_reg[2]_5            |                       |               18 |             32 |
|  clk         | cond_computed6/out_reg[2]_6            |                       |               21 |             32 |
|  clk         | cond_computed6/out_reg[2]_7            |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_20[0]          |                       |               19 |             32 |
|  clk         | cond_computed6/out_reg[2]_9            |                       |               20 |             32 |
|  clk         | cond_stored0/E[0]                      |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_1[0]           |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_10[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[0]_100[0]         |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[0]_101[0]         |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[0]_102[0]         |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_2[0]           |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[2]_10[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[2]_11[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_12[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_13[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_14[0]          |                       |               13 |             32 |
|  clk         | cond_stored0/out_reg[2]_15[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[2]_16[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_17[0]          |                       |               12 |             32 |
|  clk         | cond_stored0/out_reg[2]_18[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[2]_19[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_1[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_20[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_21[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_22[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_23[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[2]_24[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_25[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[2]_26[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_27[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_28[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_88[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[1]_79[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_8[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_80[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_81[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_82[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_83[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_84[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_85[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_86[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_87[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_29[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_89[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_9[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_90[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_91[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_92[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_93[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_94[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2][0]             |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_0[0]           |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_57[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[2]_48[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_49[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_5[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_50[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[2]_51[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_52[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_53[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_54[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[2]_55[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_56[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[2]_47[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_58[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_59[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_6[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_60[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_61[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_7[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_8[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_9[0]           |                       |               19 |             32 |
|  clk         | cond_stored20/E[0]                     |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_38[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_3[0]           |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[2]_30[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_31[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_32[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[2]_33[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_34[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_35[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_36[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[2]_37[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[1]_78[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_39[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[2]_4[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_40[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_41[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[2]_42[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[2]_43[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[2]_44[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[2]_45[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[2]_46[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_31[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_22[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_23[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[1]_24[0]          |                       |               12 |             32 |
|  clk         | cond_stored0/out_reg[1]_25[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_26[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[1]_27[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_28[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_29[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_3[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_30[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_21[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_32[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_33[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[1]_34[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[1]_35[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_36[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_37[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_38[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_39[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_4[0]           |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_12[0]          |                       |               15 |             32 |
|  clk         | q2/out_reg[1]_5                        |                       |               24 |             32 |
|  clk         | cond_stored0/out_reg[0]_96[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[0]_97[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[0]_99[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1][0]             |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_0[0]           |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_1[0]           |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_10[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_11[0]          |                       |               13 |             32 |
|  clk         | cond_stored0/out_reg[1]_40[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[1]_13[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_14[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_15[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_16[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_17[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_18[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_19[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_2[0]           |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_20[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_69[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_6[0]           |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_60[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[1]_61[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[1]_62[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_63[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_64[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_65[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_66[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_67[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[1]_68[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[1]_59[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_7[0]           |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_70[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_71[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_72[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_73[0]          |                       |               21 |             32 |
|  clk         | cond_stored0/out_reg[1]_74[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[1]_75[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_76[0]          |                       |               22 |             32 |
|  clk         | cond_stored0/out_reg[1]_77[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_5[0]           |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_41[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_42[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_43[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_44[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_45[0]          |                       |               17 |             32 |
|  clk         | cond_stored0/out_reg[1]_46[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_47[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[1]_48[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_49[0]          |                       |               19 |             32 |
|  clk         | cond_stored0/out_reg[0]_94[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_50[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_51[0]          |                       |               14 |             32 |
|  clk         | cond_stored0/out_reg[1]_52[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_53[0]          |                       |               15 |             32 |
|  clk         | cond_stored0/out_reg[1]_54[0]          |                       |               16 |             32 |
|  clk         | cond_stored0/out_reg[1]_55[0]          |                       |               13 |             32 |
|  clk         | cond_stored0/out_reg[1]_56[0]          |                       |               18 |             32 |
|  clk         | cond_stored0/out_reg[1]_57[0]          |                       |               20 |             32 |
|  clk         | cond_stored0/out_reg[1]_58[0]          |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_0[0]                  |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_9[0]                  |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_91[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_92[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[0]_93[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_94[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[0]_95[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_96[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[0]_98[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_99[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_89[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[1]_1[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_10[0]                 |                       |               14 |             32 |
|  clk         | fsm12/out_reg[1]_100[0]                |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_101[0]                |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_102[0]                |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_103[0]                |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_105[0]                |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_106[0]                |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_8[0]                  |                       |               13 |             32 |
|  clk         | fsm12/out_reg[0]_70[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_71[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_72[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_73[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[0]_74[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[0]_75[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_77[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_78[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_79[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_107[0]                |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_80[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_81[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_82[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_84[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_85[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[0]_86[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[0]_87[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_88[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[1]_37[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_28[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_29[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_3[0]                  |                       |               24 |             32 |
|  clk         | fsm12/out_reg[1]_30[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_31[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_32[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_33[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_35[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_36[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_26[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[1]_38[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_39[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_4[0]                  |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_40[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_42[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_43[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_44[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_45[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_17[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[1]_108[0]                |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_109[0]                |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_11[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_110[0]                |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_12[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_14[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_15[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_16[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_7[0]                  |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_18[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_19[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_2[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_21[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_22[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_23[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_24[0]                 |                       |               14 |             32 |
|  clk         | fsm12/out_reg[1]_25[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[0]_2[0]                  |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_11[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_110[0]                |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_12[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_14[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_15[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_16[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_17[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_18[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_19[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_109[0]                |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_21[0]                 |                       |               14 |             32 |
|  clk         | fsm12/out_reg[0]_22[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_23[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[0]_24[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[0]_25[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_26[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_28[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_29[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_10[0]                 |                       |               19 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en        |                       |                9 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en        |                       |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en        |                       |                8 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en        |                       |                7 |             32 |
|  clk         | A_int_read0_0/A_int_read0_0_write_en   |                       |                4 |             32 |
|  clk         | fsm12/E[0]                             |                       |               19 |             32 |
|  clk         | fsm12/done_reg_1[0]                    |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_0[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_1[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_3[0]                  |                       |               18 |             32 |
|  clk         | fsm12/out_reg[0]_100[0]                |                       |               16 |             32 |
|  clk         | fsm12/out_reg[0]_101[0]                |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_102[0]                |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_103[0]                |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_105[0]                |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_106[0]                |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_107[0]                |                       |               24 |             32 |
|  clk         | fsm12/out_reg[0]_108[0]                |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_59[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_5[0]                  |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_50[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_51[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[0]_52[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[0]_53[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_54[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[0]_56[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_57[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[0]_58[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_49[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[0]_60[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_61[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_63[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_64[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_65[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[0]_66[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_67[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_68[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_39[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_30[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[0]_31[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_32[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_33[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[0]_35[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_36[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_37[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[0]_38[0]                 |                       |               23 |             32 |
|  clk         | cond_computed4/out_reg[2]_10           |                       |               22 |             32 |
|  clk         | fsm12/out_reg[0]_4[0]                  |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_40[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[0]_42[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[0]_43[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[0]_44[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[0]_45[0]                 |                       |               14 |             32 |
|  clk         | fsm12/out_reg[0]_46[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[0]_47[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_55[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[2]_47[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[2]_48[0]                 |                       |               14 |             32 |
|  clk         | fsm12/out_reg[2]_49[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_5[0]                  |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_50[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[2]_51[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_52[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_53[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[2]_54[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_46[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_56[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_57[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[2]_58[0]                 |                       |               27 |             32 |
|  clk         | fsm12/out_reg[2]_59[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_6[0]                  |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_60[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_61[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_7[0]                  |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_38[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[2]_30[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[2]_31[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[2]_32[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_33[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_34[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[2]_35[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_36[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[2]_37[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[2]_8[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_39[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[2]_4[0]                  |                       |               15 |             32 |
|  clk         | fsm12/out_reg[2]_40[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_41[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_42[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_43[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_44[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_45[0]                 |                       |               20 |             32 |
|  clk         | par_done_reg13/C4_read0_1_00_write_en  |                       |               32 |             32 |
|  clk         | q2/out_reg[1]_14                       |                       |               26 |             32 |
|  clk         | q2/out_reg[1]_15                       |                       |               24 |             32 |
|  clk         | q2/out_reg[1]_2                        |                       |               24 |             32 |
|  clk         | q2/out_reg[1]_3                        |                       |               25 |             32 |
|  clk         | q2/out_reg[1]_4                        |                       |               26 |             32 |
|  clk         | q2/out_reg[1]_6                        |                       |               24 |             32 |
|  clk         | q2/out_reg[1]_7                        |                       |               25 |             32 |
|  clk         | q2/out_reg[1]_8                        |                       |               26 |             32 |
|  clk         | q2/out_reg[1]_9                        |                       |               25 |             32 |
|  clk         | q2/out_reg[1]_13                       |                       |               25 |             32 |
|  clk         | par_done_reg14/C4_read0_0_10_write_en  |                       |               32 |             32 |
|  clk         | par_done_reg15/C4_read0_1_10_write_en  |                       |               32 |             32 |
|  clk         | par_reset2/sum0_write_en               |                       |                2 |             32 |
|  clk         | par_reset2/sum1_write_en               |                       |                2 |             32 |
|  clk         | par_reset7/sum_read0_00_write_en       |                       |                7 |             32 |
|  clk         | par_reset7/sum_read0_10_write_en       |                       |                6 |             32 |
|  clk         | cond_computed4/out_reg[2]_1            |                       |               20 |             32 |
|  clk         | cond_computed4/out_reg[2]_11           |                       |               25 |             32 |
|  clk         | fsm11/A_read0_0_10_write_en            |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_9[0]                  |                       |               20 |             32 |
|  clk         | sum_sh_read0_0/sum_sh_read0_0_write_en |                       |                9 |             32 |
|  clk         | v_0_00/v_0_00_write_en                 |                       |                6 |             32 |
|  clk         | v_0_10/v_0_10_write_en                 |                       |               10 |             32 |
|  clk         | v_1_00/v_1_00_write_en                 |                       |                9 |             32 |
|  clk         | v_1_10/v_1_10_write_en                 |                       |                7 |             32 |
|  clk         | fsm1/C4_int_read0_0_write_en           |                       |                6 |             32 |
|  clk         | fsm11/A_read0_0_00_write_en            |                       |               13 |             32 |
|  clk         | fsm12/out_reg[1]_47[0]                 |                       |               20 |             32 |
|  clk         | fsm11/A_read0_1_00_write_en            |                       |               11 |             32 |
|  clk         | fsm11/A_read0_1_10_write_en            |                       |               14 |             32 |
|  clk         | fsm11/C4_read0_0_00_write_en           |                       |               32 |             32 |
|  clk         | q2/out_reg[1]_0                        |                       |               26 |             32 |
|  clk         | q2/out_reg[1]_1                        |                       |               24 |             32 |
|  clk         | q2/out_reg[1]_10                       |                       |               27 |             32 |
|  clk         | q2/out_reg[1]_11                       |                       |               29 |             32 |
|  clk         | q2/out_reg[1]_12                       |                       |               25 |             32 |
|  clk         | fsm12/out_reg[1]_77[0]                 |                       |               25 |             32 |
|  clk         | fsm12/out_reg[1]_67[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_68[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_7[0]                  |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_70[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_71[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[1]_72[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_73[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_74[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_75[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_66[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_78[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_79[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_8[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_80[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_81[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_82[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_84[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_85[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_56[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_46[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_49[0]                 |                       |               14 |             32 |
|  clk         | fsm12/out_reg[1]_5[0]                  |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_50[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_51[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_52[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_53[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_54[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_29[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_57[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_58[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[1]_59[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_60[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_61[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_63[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[1]_64[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_65[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[2]_21[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_13[0]                 |                       |               15 |             32 |
|  clk         | fsm12/out_reg[2]_14[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[2]_15[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_16[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_17[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[2]_18[0]                 |                       |               24 |             32 |
|  clk         | fsm12/out_reg[2]_19[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_2[0]                  |                       |               16 |             32 |
|  clk         | fsm12/out_reg[2]_20[0]                 |                       |               23 |             32 |
|  clk         | fsm12/out_reg[1]_87[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_22[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[2]_23[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_24[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[2]_25[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_26[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_27[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[2]_28[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_3[0]                  |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_11[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[1]_86[0]                 |                       |               17 |             32 |
|  clk         | fsm12/out_reg[1]_88[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_89[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_9[0]                  |                       |               16 |             32 |
|  clk         | fsm12/out_reg[1]_91[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[1]_92[0]                 |                       |               20 |             32 |
|  clk         | fsm12/out_reg[1]_93[0]                 |                       |               18 |             32 |
|  clk         | fsm12/out_reg[1]_94[0]                 |                       |               21 |             32 |
|  clk         | fsm12/out_reg[1]_95[0]                 |                       |               22 |             32 |
|  clk         | fsm12/out_reg[1]_96[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_98[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[1]_99[0]                 |                       |               16 |             32 |
|  clk         | fsm12/out_reg[2][0]                    |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_0[0]                  |                       |               21 |             32 |
|  clk         | fsm12/out_reg[2]_1[0]                  |                       |               22 |             32 |
|  clk         | fsm12/out_reg[2]_10[0]                 |                       |               19 |             32 |
|  clk         | fsm12/out_reg[2]_12[0]                 |                       |               12 |             32 |
|  clk         |                                        | fsm11/done_reg_6      |               10 |             51 |
|  clk         |                                        | fsm11/done_reg_5      |               10 |             51 |
|  clk         |                                        | fsm11/done_reg_4      |                9 |             51 |
|  clk         |                                        | fsm11/RSTP            |                9 |             51 |
|  clk         |                                        |                       |               54 |            163 |
+--------------+----------------------------------------+-----------------------+------------------+----------------+


