-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgG_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_empty_n : IN STD_LOGIC;
    imgG_read : OUT STD_LOGIC;
    imgRB_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_full_n : IN STD_LOGIC;
    imgRB_write : OUT STD_LOGIC;
    p_0_2_0_0_09101515_lcssa1552_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09091513_lcssa1550_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09081511_lcssa1548_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_114981510_lcssa1546_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_114961508_lcssa1544_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_114941506_lcssa1542_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_09161503_lcssa1540_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09151501_lcssa1538_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09141499_lcssa1536_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_21438_lcssa1470_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_21435_lcssa1468_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_21432_lcssa1466_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09481408_lcssa1458_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09491405_lcssa1456_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09501402_lcssa1454_i : IN STD_LOGIC_VECTOR (9 downto 0);
    loopWidth_i : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp203_i : IN STD_LOGIC_VECTOR (0 downto 0);
    empty_51 : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    empty : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    red_i : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_2_0_0_09101516_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_09101516_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_09091514_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09091514_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_09081512_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09081512_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0948_114981509_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_114981509_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0949_114961507_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_114961507_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0950_114941505_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_114941505_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_09161504_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_09161504_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_09151502_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_09151502_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_09141500_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_09141500_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0948_21437_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0948_21437_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0949_21434_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0949_21434_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0950_21431_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0950_21431_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09481407_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09481407_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09491404_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09491404_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09501401_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_09501401_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln633_reg_2118 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_2122 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_2107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op100_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln833_reg_2161 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2161_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln633_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRB_blk_n : STD_LOGIC;
    signal p_0_0_0949_21484_ph_i_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_3_reg_536 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_3_reg_536_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_3_reg_536_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_3_reg_536_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_4_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_4_reg_600_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_610_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln633_reg_2118_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2118_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2118_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2118_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2118_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_2122_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_addr_reg_2126 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_addr_reg_2132 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_addr_reg_2132_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp161_i_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_2138 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_2138_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2157 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2157_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2157_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2157_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2157_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2157_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2161_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2161_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2161_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2161_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_0_0_09151502_i_load_reg_2165 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09091514_i_load_reg_2172 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln654_fu_922_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln654_reg_2179 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_i1_reg_2187 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_i2_reg_2194 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln654_1_fu_947_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln654_1_reg_2202 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_i3_reg_2209 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i4_reg_2215 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln666_fu_971_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09141500_i_load_reg_2232 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09161504_i_load_reg_2237 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_114941505_i_load_reg_2242 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_114961507_i_load_reg_2248 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_114981509_i_load_reg_2253 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09081512_i_load_reg_2259 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09101516_i_load_reg_2264 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09501401_i_load_reg_2269 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09491404_i_load_reg_2275 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09481407_i_load_reg_2280 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_21431_i_load_reg_2286 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_21434_i_load_reg_2292 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_21437_i_load_reg_2297 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_fu_1052_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_2_fu_1065_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_3_fu_1071_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_5_fu_1084_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_9_fu_1110_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_11_fu_1125_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln790_1_fu_1224_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln790_1_reg_2333 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_fu_1252_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_reg_2338 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln791_fu_1260_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln791_reg_2345 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_1_fu_1288_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_1_reg_2350 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln792_fu_1296_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln792_reg_2357 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_2_fu_1324_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_2_reg_2362 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln793_fu_1332_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln793_reg_2369 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_3_fu_1360_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_3_reg_2374 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_7_fu_1514_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_7_reg_2381 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln817_fu_1545_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln817_reg_2385 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_fu_1561_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln818_reg_2390 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_fu_1577_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln819_reg_2395 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_fu_1593_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_reg_2400 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln820_1_fu_1686_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln820_1_reg_2405 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln763_fu_1692_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln765_fu_1696_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_fu_1766_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_reg_2422 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_fu_1773_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_reg_2427 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal lineBuffer_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_q1 : STD_LOGIC_VECTOR (29 downto 0);
    signal lineBuffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_q1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_482 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_downleft_1_phi_fu_503_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_10_fu_1117_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_1_reg_500 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_12_fu_1132_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_13_fu_1140_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_14_fu_1147_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_3_phi_fu_539_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_1_fu_1058_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_3_reg_536 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_upleft_1_phi_fu_549_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_4_fu_1077_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_1_reg_546 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_6_fu_1090_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_7_fu_1097_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln710_8_fu_1103_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_2_reg_582 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_2_reg_582 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_2_reg_582 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_2_reg_582 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_reg_591 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_reg_591 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_reg_591 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_reg_591 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_4_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_4_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_4_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_4_reg_600 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_reg_610 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_2_reg_620 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_2_reg_620 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_2_reg_620 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_2_reg_620 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_en_rgd_3_phi_fu_641_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_3_reg_638 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_2_phi_fu_667_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_2_reg_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_1_phi_fu_693_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_1_reg_690 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_phi_fu_719_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_reg_716 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_r_1_phi_fu_745_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_r_1_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_b_1_phi_fu_754_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_b_1_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln633_fu_859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal x_fu_220 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal x_5_fu_849_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (10 downto 0);
    signal p_0_0_0_0_09141500_i_fu_224 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_09151502_i_fu_228 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_09161504_i_fu_232 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0950_114941505_i_fu_236 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0949_114961507_i_fu_240 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0948_114981509_i_fu_244 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0_0_09081512_i_fu_248 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_09091514_i_fu_252 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_09101516_i_fu_256 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_09501401_i_fu_260 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_09491404_i_fu_264 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_09481407_i_fu_268 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0950_21431_i_fu_272 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0949_21434_i_fu_276 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0948_21437_i_fu_280 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal imgG_read_local : STD_LOGIC;
    signal or_ln835_3_i_fu_1892_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgRB_write_local : STD_LOGIC;
    signal lineBuffer_ce1_local : STD_LOGIC;
    signal lineBuffer_we0_local : STD_LOGIC;
    signal lineBuffer_ce0_local : STD_LOGIC;
    signal lineBuffer_1_ce1_local : STD_LOGIC;
    signal lineBuffer_1_we0_local : STD_LOGIC;
    signal LineBufVal_2_fu_1173_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal lineBuffer_1_ce0_local : STD_LOGIC;
    signal trunc_ln633_fu_855_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln772_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln772_1_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln772_fu_889_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln833_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_2_fu_1155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_1_fu_1161_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_fu_1167_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln790_fu_1220_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln790_fu_1228_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_1234_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_1238_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln791_fu_1264_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_1_fu_1270_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_1280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_1_fu_1274_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln792_fu_1300_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_2_fu_1306_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_1316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_2_fu_1310_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln793_fu_1336_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_3_fu_1342_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_1352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_3_fu_1346_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln796_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_i_fu_1410_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_fu_1402_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_1_fu_1418_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln797_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_2_fu_1434_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_1_fu_1426_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_3_fu_1442_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1_i_fu_1458_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_2_fu_1450_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_4_fu_1466_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln799_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_5_fu_1482_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_3_fu_1474_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_6_fu_1490_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln800_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln2_i_fu_1506_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_4_fu_1498_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln817_fu_1534_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_fu_1541_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_fu_1550_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln818_fu_1557_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln819_fu_1566_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln819_fu_1573_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_fu_1582_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln820_fu_1589_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln817_1_fu_1598_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln817_fu_1606_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln818_1_fu_1615_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln818_fu_1623_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln817_fu_1628_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln818_fu_1611_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln819_1_fu_1638_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln817_fu_1632_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln819_fu_1646_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln820_1_fu_1659_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln820_fu_1667_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln820_fu_1655_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_1_fu_1672_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln820_fu_1676_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln820_2_fu_1682_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln818_1_fu_1651_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal CH_fu_1700_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln820_1_fu_1718_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln820_1_i_fu_1723_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_1711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln820_2_fu_1733_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln820_2_i_fu_1739_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln817_1_fu_1756_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln820_2_fu_1748_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln788_fu_1707_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_fu_1760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_1788_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_fu_1814_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln827_fu_1804_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_1844_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_1836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_fu_1854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_fu_1870_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln829_fu_1860_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln829_1_fu_1884_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln827_1_fu_1828_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op77_load_state1 : BOOLEAN;
    signal ap_enable_operation_77 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op91_load_state2 : BOOLEAN;
    signal ap_enable_operation_91 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op104_store_state2 : BOOLEAN;
    signal ap_enable_operation_104 : BOOLEAN;
    signal ap_predicate_op79_load_state1 : BOOLEAN;
    signal ap_enable_operation_79 : BOOLEAN;
    signal ap_predicate_op95_load_state2 : BOOLEAN;
    signal ap_enable_operation_95 : BOOLEAN;
    signal ap_predicate_op147_store_state3 : BOOLEAN;
    signal ap_enable_operation_147 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_60 : BOOLEAN;
    signal ap_condition_507 : BOOLEAN;
    signal ap_condition_326 : BOOLEAN;
    signal ap_condition_1610 : BOOLEAN;
    signal ap_condition_1613 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (29 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    lineBuffer_1_U : component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 30,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_1_address0,
        ce0 => lineBuffer_1_ce0_local,
        we0 => lineBuffer_1_we0_local,
        d0 => LineBufVal_2_fu_1173_p4,
        address1 => lineBuffer_1_address1,
        ce1 => lineBuffer_1_ce1_local,
        q1 => lineBuffer_1_q1);

    lineBuffer_U : component design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 30,
        AddressRange => 1921,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_address0,
        ce0 => lineBuffer_ce0_local,
        we0 => lineBuffer_we0_local,
        d0 => imgG_dout,
        address1 => lineBuffer_address1,
        ce1 => lineBuffer_ce1_local,
        q1 => lineBuffer_q1);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_326)) then
                if ((ap_const_boolean_1 = ap_condition_507)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 <= lineBuffer_q1(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_condition_60)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 <= imgG_dout(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_326)) then
                if ((ap_const_boolean_1 = ap_condition_507)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 <= trunc_ln654_fu_922_p1;
                elsif ((ap_const_boolean_1 = ap_condition_60)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 <= trunc_ln666_fu_971_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_downleft_2_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_2_reg_582 <= p_0_0_0948_21437_i_fu_280;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_2_reg_582 <= select_ln710_9_fu_1110_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_downleft_2_reg_582 <= ap_phi_reg_pp0_iter2_downleft_2_reg_582;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_downleft_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_reg_591 <= p_0_0_0950_21431_i_fu_272;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_reg_591 <= select_ln710_11_fu_1125_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_downleft_reg_591 <= ap_phi_reg_pp0_iter2_downleft_reg_591;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_4_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_4_reg_600 <= p_0_0_0948_114981509_i_fu_244;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_4_reg_600 <= select_ln710_2_fu_1065_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pix_4_reg_600 <= ap_phi_reg_pp0_iter2_pix_4_reg_600;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_reg_610 <= p_0_0_0950_114941505_i_fu_236;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_reg_610 <= select_ln710_fu_1052_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pix_reg_610 <= ap_phi_reg_pp0_iter2_pix_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_upleft_2_reg_620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_2_reg_620 <= p_0_0_09481407_i_fu_268;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_2_reg_620 <= select_ln710_3_fu_1071_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_upleft_2_reg_620 <= ap_phi_reg_pp0_iter2_upleft_2_reg_620;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_upleft_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_reg_629 <= p_0_0_09501401_i_fu_260;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_reg_629 <= select_ln710_5_fu_1084_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_upleft_reg_629 <= ap_phi_reg_pp0_iter2_upleft_reg_629;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_b_1_reg_751_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((icmp_ln772_reg_2157_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_b_1_reg_751 <= zext_ln765_fu_1696_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_b_1_reg_751 <= ap_phi_reg_pp0_iter5_b_1_reg_751;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_r_1_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((icmp_ln772_reg_2157_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_r_1_reg_742 <= zext_ln763_fu_1692_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_r_1_reg_742 <= ap_phi_reg_pp0_iter5_r_1_reg_742;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09481407_i_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_09481407_i_fu_268 <= p_0_0_09481408_lcssa1458_i;
                elsif (((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_09481407_i_fu_268 <= ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0948_114981509_i_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0948_114981509_i_fu_244 <= p_0_0_0948_114981510_lcssa1546_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_0_0948_114981509_i_fu_244 <= tmp_7_i2_reg_2194;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0948_21437_i_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0948_21437_i_fu_280 <= p_0_0_0948_21438_lcssa1470_i;
                elsif (((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0948_21437_i_fu_280 <= ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09491404_i_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_09491404_i_fu_264 <= p_0_0_09491405_lcssa1456_i;
                elsif (((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_09491404_i_fu_264 <= ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_114961507_i_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0949_114961507_i_fu_240 <= p_0_0_0949_114961508_lcssa1544_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_0_0949_114961507_i_fu_240 <= tmp_6_i1_reg_2187;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_21434_i_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0949_21434_i_fu_276 <= p_0_0_0949_21435_lcssa1468_i;
                elsif (((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0949_21434_i_fu_276 <= ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_21484_ph_i_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_326)) then
                if ((ap_const_boolean_1 = ap_condition_507)) then 
                    p_0_0_0949_21484_ph_i_reg_472 <= lineBuffer_q1(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_condition_60)) then 
                    p_0_0_0949_21484_ph_i_reg_472 <= imgG_dout(19 downto 10);
                elsif (not((icmp_ln633_reg_2118 = ap_const_lv1_1))) then 
                    p_0_0_0949_21484_ph_i_reg_472 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09501401_i_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_09501401_i_fu_260 <= p_0_0_09501402_lcssa1454_i;
                elsif (((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_09501401_i_fu_260 <= ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0950_114941505_i_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0950_114941505_i_fu_236 <= p_0_0_0950_114941506_lcssa1542_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_0_0950_114941505_i_fu_236 <= trunc_ln654_reg_2179;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0950_21431_i_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0950_21431_i_fu_272 <= p_0_0_0950_21432_lcssa1466_i;
                elsif (((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0950_21431_i_fu_272 <= ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_09081512_i_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_09081512_i_fu_248 <= p_0_0_0_0_09081511_lcssa1548_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_0_0_0_09081512_i_fu_248 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_09141500_i_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_09141500_i_fu_224 <= p_0_0_0_0_09141499_lcssa1536_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_0_0_0_09141500_i_fu_224 <= trunc_ln654_1_reg_2202;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_09091514_i_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_09091514_i_fu_252 <= p_0_1_0_0_09091513_lcssa1550_i;
                elsif ((ap_const_boolean_1 = ap_condition_1613)) then 
                    p_0_1_0_0_09091514_i_fu_252 <= ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_09151502_i_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_09151502_i_fu_228 <= p_0_1_0_0_09151501_lcssa1538_i;
                elsif ((ap_const_boolean_1 = ap_condition_1613)) then 
                    p_0_1_0_0_09151502_i_fu_228 <= lineBuffer_1_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_09101516_i_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_09101516_i_fu_256 <= p_0_2_0_0_09101515_lcssa1552_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_2_0_0_09101516_i_fu_256 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_09161504_i_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_09161504_i_fu_232 <= p_0_2_0_0_09161503_lcssa1540_i;
                elsif ((ap_const_boolean_1 = ap_condition_1610)) then 
                    p_0_2_0_0_09161504_i_fu_232 <= tmp_i4_reg_2215;
                end if;
            end if; 
        end if;
    end process;

    pix_3_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_3_reg_536 <= p_0_0_0949_114961507_i_fu_240;
                elsif (((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_3_reg_536 <= select_ln710_1_fu_1058_p3;
                elsif (not((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_3_reg_536 <= ap_phi_reg_pp0_iter2_pix_3_reg_536;
                end if;
            end if; 
        end if;
    end process;

    x_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln633_fu_843_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_220 <= x_5_fu_849_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_220 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln820_1_reg_2405 <= add_ln820_1_fu_1686_p2;
                agdiff_1_reg_2350 <= agdiff_1_fu_1288_p3;
                agdiff_2_reg_2362 <= agdiff_2_fu_1324_p3;
                agdiff_3_reg_2374 <= agdiff_3_fu_1360_p3;
                agdiff_reg_2338 <= agdiff_fu_1252_p3;
                and_ln833_reg_2161_pp0_iter2_reg <= and_ln833_reg_2161_pp0_iter1_reg;
                and_ln833_reg_2161_pp0_iter3_reg <= and_ln833_reg_2161_pp0_iter2_reg;
                and_ln833_reg_2161_pp0_iter4_reg <= and_ln833_reg_2161_pp0_iter3_reg;
                and_ln833_reg_2161_pp0_iter5_reg <= and_ln833_reg_2161_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                b_reg_2427 <= b_fu_1773_p3;
                enable_7_reg_2381 <= enable_7_fu_1514_p3;
                icmp_ln633_reg_2118_pp0_iter2_reg <= icmp_ln633_reg_2118_pp0_iter1_reg;
                icmp_ln633_reg_2118_pp0_iter3_reg <= icmp_ln633_reg_2118_pp0_iter2_reg;
                icmp_ln633_reg_2118_pp0_iter4_reg <= icmp_ln633_reg_2118_pp0_iter3_reg;
                icmp_ln633_reg_2118_pp0_iter5_reg <= icmp_ln633_reg_2118_pp0_iter4_reg;
                icmp_ln772_reg_2157_pp0_iter2_reg <= icmp_ln772_reg_2157_pp0_iter1_reg;
                icmp_ln772_reg_2157_pp0_iter3_reg <= icmp_ln772_reg_2157_pp0_iter2_reg;
                icmp_ln772_reg_2157_pp0_iter4_reg <= icmp_ln772_reg_2157_pp0_iter3_reg;
                icmp_ln772_reg_2157_pp0_iter5_reg <= icmp_ln772_reg_2157_pp0_iter4_reg;
                p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg <= p_0_0_09481407_i_load_reg_2280;
                p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg <= p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg;
                p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg <= p_0_0_0948_114981509_i_load_reg_2253;
                p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg <= p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg;
                p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg <= p_0_0_0948_21437_i_load_reg_2297;
                p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg <= p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg;
                p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg <= p_0_0_09491404_i_load_reg_2275;
                p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg <= p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg;
                p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg <= p_0_0_0949_114961507_i_load_reg_2248;
                p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg <= p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg;
                p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg <= p_0_0_0949_21434_i_load_reg_2292;
                p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg <= p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg;
                p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg <= p_0_0_09501401_i_load_reg_2269;
                p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg <= p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg;
                p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg <= p_0_0_0950_114941505_i_load_reg_2242;
                p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg <= p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg;
                p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg <= p_0_0_0950_21431_i_load_reg_2286;
                p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg <= p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg;
                p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg <= p_0_0_0_0_09081512_i_load_reg_2259;
                p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg <= p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg;
                p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg <= p_0_0_0_0_09141500_i_load_reg_2232;
                p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg <= p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg;
                p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter2_reg <= p_0_1_0_0_09091514_i_load_reg_2172;
                p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter3_reg <= p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter2_reg;
                p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg <= p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter3_reg;
                p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter2_reg <= p_0_1_0_0_09151502_i_load_reg_2165;
                p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter3_reg <= p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter2_reg;
                p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg <= p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter3_reg;
                p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg <= p_0_2_0_0_09101516_i_load_reg_2264;
                p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg <= p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg;
                p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg <= p_0_2_0_0_09161504_i_load_reg_2237;
                p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg <= p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg;
                pix_3_reg_536_pp0_iter3_reg <= pix_3_reg_536;
                pix_3_reg_536_pp0_iter4_reg <= pix_3_reg_536_pp0_iter3_reg;
                pix_3_reg_536_pp0_iter5_reg <= pix_3_reg_536_pp0_iter4_reg;
                pix_4_reg_600_pp0_iter4_reg <= pix_4_reg_600;
                pix_reg_610_pp0_iter4_reg <= pix_reg_610;
                r_reg_2422 <= r_fu_1766_p3;
                sub_ln817_reg_2385 <= sub_ln817_fu_1545_p2;
                sub_ln818_reg_2390 <= sub_ln818_fu_1561_p2;
                sub_ln819_reg_2395 <= sub_ln819_fu_1577_p2;
                sub_ln820_reg_2400 <= sub_ln820_fu_1593_p2;
                    zext_ln790_1_reg_2333(9 downto 0) <= zext_ln790_1_fu_1224_p1(9 downto 0);
                    zext_ln791_reg_2345(9 downto 0) <= zext_ln791_fu_1260_p1(9 downto 0);
                    zext_ln792_reg_2357(9 downto 0) <= zext_ln792_fu_1296_p1(9 downto 0);
                    zext_ln793_reg_2369(9 downto 0) <= zext_ln793_fu_1332_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln833_reg_2161 <= and_ln833_fu_905_p2;
                and_ln833_reg_2161_pp0_iter1_reg <= and_ln833_reg_2161;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_2138 <= cmp161_i_fu_871_p2;
                cmp161_i_reg_2138_pp0_iter1_reg <= cmp161_i_reg_2138;
                icmp_ln633_reg_2118 <= icmp_ln633_fu_843_p2;
                icmp_ln633_reg_2118_pp0_iter1_reg <= icmp_ln633_reg_2118;
                icmp_ln643_reg_2122 <= icmp_ln643_fu_865_p2;
                icmp_ln643_reg_2122_pp0_iter1_reg <= icmp_ln643_reg_2122;
                icmp_ln772_reg_2157 <= icmp_ln772_fu_893_p2;
                icmp_ln772_reg_2157_pp0_iter1_reg <= icmp_ln772_reg_2157;
                lineBuffer_1_addr_reg_2132 <= zext_ln633_fu_859_p1(11 - 1 downto 0);
                lineBuffer_1_addr_reg_2132_pp0_iter1_reg <= lineBuffer_1_addr_reg_2132;
                lineBuffer_addr_reg_2126 <= zext_ln633_fu_859_p1(11 - 1 downto 0);
                tmp_6_i1_reg_2187 <= lineBuffer_q1(19 downto 10);
                tmp_7_i2_reg_2194 <= lineBuffer_q1(29 downto 20);
                tmp_9_i3_reg_2209 <= lineBuffer_1_q1(19 downto 10);
                tmp_i4_reg_2215 <= lineBuffer_1_q1(29 downto 20);
                trunc_ln654_1_reg_2202 <= trunc_ln654_1_fu_947_p1;
                trunc_ln654_reg_2179 <= trunc_ln654_fu_922_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_b_1_reg_751 <= ap_phi_reg_pp0_iter0_b_1_reg_751;
                ap_phi_reg_pp0_iter1_downleft_2_reg_582 <= ap_phi_reg_pp0_iter0_downleft_2_reg_582;
                ap_phi_reg_pp0_iter1_downleft_reg_591 <= ap_phi_reg_pp0_iter0_downleft_reg_591;
                ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482 <= ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_482;
                ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491 <= ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_491;
                ap_phi_reg_pp0_iter1_pix_4_reg_600 <= ap_phi_reg_pp0_iter0_pix_4_reg_600;
                ap_phi_reg_pp0_iter1_pix_reg_610 <= ap_phi_reg_pp0_iter0_pix_reg_610;
                ap_phi_reg_pp0_iter1_r_1_reg_742 <= ap_phi_reg_pp0_iter0_r_1_reg_742;
                ap_phi_reg_pp0_iter1_upleft_2_reg_620 <= ap_phi_reg_pp0_iter0_upleft_2_reg_620;
                ap_phi_reg_pp0_iter1_upleft_reg_629 <= ap_phi_reg_pp0_iter0_upleft_reg_629;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_b_1_reg_751 <= ap_phi_reg_pp0_iter1_b_1_reg_751;
                ap_phi_reg_pp0_iter2_downleft_2_reg_582 <= ap_phi_reg_pp0_iter1_downleft_2_reg_582;
                ap_phi_reg_pp0_iter2_downleft_reg_591 <= ap_phi_reg_pp0_iter1_downleft_reg_591;
                ap_phi_reg_pp0_iter2_pix_4_reg_600 <= ap_phi_reg_pp0_iter1_pix_4_reg_600;
                ap_phi_reg_pp0_iter2_pix_reg_610 <= ap_phi_reg_pp0_iter1_pix_reg_610;
                ap_phi_reg_pp0_iter2_r_1_reg_742 <= ap_phi_reg_pp0_iter1_r_1_reg_742;
                ap_phi_reg_pp0_iter2_upleft_2_reg_620 <= ap_phi_reg_pp0_iter1_upleft_2_reg_620;
                ap_phi_reg_pp0_iter2_upleft_reg_629 <= ap_phi_reg_pp0_iter1_upleft_reg_629;
                p_0_1_0_0_09091514_i_load_reg_2172 <= p_0_1_0_0_09091514_i_fu_252;
                p_0_1_0_0_09151502_i_load_reg_2165 <= p_0_1_0_0_09151502_i_fu_228;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_b_1_reg_751 <= ap_phi_reg_pp0_iter2_b_1_reg_751;
                ap_phi_reg_pp0_iter3_r_1_reg_742 <= ap_phi_reg_pp0_iter2_r_1_reg_742;
                p_0_0_09481407_i_load_reg_2280 <= p_0_0_09481407_i_fu_268;
                p_0_0_0948_114981509_i_load_reg_2253 <= p_0_0_0948_114981509_i_fu_244;
                p_0_0_0948_21437_i_load_reg_2297 <= p_0_0_0948_21437_i_fu_280;
                p_0_0_09491404_i_load_reg_2275 <= p_0_0_09491404_i_fu_264;
                p_0_0_0949_114961507_i_load_reg_2248 <= p_0_0_0949_114961507_i_fu_240;
                p_0_0_0949_21434_i_load_reg_2292 <= p_0_0_0949_21434_i_fu_276;
                p_0_0_09501401_i_load_reg_2269 <= p_0_0_09501401_i_fu_260;
                p_0_0_0950_114941505_i_load_reg_2242 <= p_0_0_0950_114941505_i_fu_236;
                p_0_0_0950_21431_i_load_reg_2286 <= p_0_0_0950_21431_i_fu_272;
                p_0_0_0_0_09081512_i_load_reg_2259 <= p_0_0_0_0_09081512_i_fu_248;
                p_0_0_0_0_09141500_i_load_reg_2232 <= p_0_0_0_0_09141500_i_fu_224;
                p_0_2_0_0_09101516_i_load_reg_2264 <= p_0_2_0_0_09101516_i_fu_256;
                p_0_2_0_0_09161504_i_load_reg_2237 <= p_0_2_0_0_09161504_i_fu_232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_b_1_reg_751 <= ap_phi_reg_pp0_iter3_b_1_reg_751;
                ap_phi_reg_pp0_iter4_r_1_reg_742 <= ap_phi_reg_pp0_iter3_r_1_reg_742;
                pix_4_reg_600 <= ap_phi_reg_pp0_iter3_pix_4_reg_600;
                pix_reg_610 <= ap_phi_reg_pp0_iter3_pix_reg_610;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_b_1_reg_751 <= ap_phi_reg_pp0_iter4_b_1_reg_751;
                ap_phi_reg_pp0_iter5_r_1_reg_742 <= ap_phi_reg_pp0_iter4_r_1_reg_742;
            end if;
        end if;
    end process;
    zext_ln790_1_reg_2333(10) <= '0';
    zext_ln791_reg_2345(10) <= '0';
    zext_ln792_reg_2357(10) <= '0';
    zext_ln793_reg_2369(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CH_fu_1700_p3 <= 
        pix_reg_610_pp0_iter4_reg when (red_i(0) = '1') else 
        pix_4_reg_600_pp0_iter4_reg;
    CV_fu_1760_p2 <= std_logic_vector(unsigned(zext_ln817_1_fu_1756_p1) - unsigned(select_ln820_2_fu_1748_p3));
    LineBufVal_2_fu_1173_p4 <= ((PixBufVal_2_fu_1155_p3 & PixBufVal_1_fu_1161_p3) & PixBufVal_fu_1167_p3);
    PixBufVal_1_fu_1161_p3 <= 
        tmp_6_i1_reg_2187 when (cmp203_i(0) = '1') else 
        p_0_0_0949_21484_ph_i_reg_472;
    PixBufVal_2_fu_1155_p3 <= 
        tmp_7_i2_reg_2194 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482;
    PixBufVal_fu_1167_p3 <= 
        trunc_ln654_reg_2179 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491;
    add_ln817_fu_1632_p2 <= std_logic_vector(signed(sext_ln817_fu_1628_p1) + signed(sext_ln818_fu_1611_p1));
    add_ln820_1_fu_1686_p2 <= std_logic_vector(signed(sext_ln820_2_fu_1682_p1) + signed(sext_ln818_1_fu_1651_p1));
    add_ln820_fu_1676_p2 <= std_logic_vector(signed(sext_ln820_fu_1655_p1) + signed(sext_ln820_1_fu_1672_p1));
    agdiff_1_fu_1288_p3 <= 
        sub_ln61_1_fu_1274_p2 when (tmp_3_fu_1280_p3(0) = '1') else 
        trunc_ln61_1_fu_1270_p1;
    agdiff_2_fu_1324_p3 <= 
        sub_ln61_2_fu_1310_p2 when (tmp_4_fu_1316_p3(0) = '1') else 
        trunc_ln61_2_fu_1306_p1;
    agdiff_3_fu_1360_p3 <= 
        sub_ln61_3_fu_1346_p2 when (tmp_5_fu_1352_p3(0) = '1') else 
        trunc_ln61_3_fu_1342_p1;
    agdiff_fu_1252_p3 <= 
        sub_ln61_fu_1238_p2 when (tmp_2_fu_1244_p3(0) = '1') else 
        trunc_ln61_fu_1234_p1;
    and_ln817_fu_1606_p2 <= (sub_ln817_reg_2385 and select_ln817_1_fu_1598_p3);
    and_ln818_fu_1623_p2 <= (sub_ln818_reg_2390 and select_ln818_1_fu_1615_p3);
    and_ln819_fu_1646_p2 <= (sub_ln819_reg_2395 and select_ln819_1_fu_1638_p3);
    and_ln820_fu_1667_p2 <= (sub_ln820_reg_2400 and select_ln820_1_fu_1659_p3);
    and_ln833_fu_905_p2 <= (icmp_ln833_fu_899_p2 and cmp203_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgG_empty_n, ap_predicate_op100_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op100_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter6_assign_proc : process(imgRB_full_n, and_ln833_reg_2161_pp0_iter5_reg)
    begin
                ap_block_state7_pp0_stage0_iter6 <= ((imgRB_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln833_reg_2161_pp0_iter5_reg));
    end process;


    ap_condition_1610_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg)
    begin
                ap_condition_1610 <= ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1613_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln633_reg_2118, icmp_ln643_reg_2122)
    begin
                ap_condition_1613 <= ((icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_326_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_326 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_507_assign_proc : process(icmp_ln633_reg_2118, icmp_ln643_reg_2122, cmp59_i_read_reg_2107)
    begin
                ap_condition_507 <= ((cmp59_i_read_reg_2107 = ap_const_lv1_0) and (icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0));
    end process;


    ap_condition_60_assign_proc : process(icmp_ln633_reg_2118, icmp_ln643_reg_2122, cmp59_i)
    begin
                ap_condition_60 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln633_fu_843_p2, ap_start_int)
    begin
        if (((icmp_ln633_fu_843_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln633_reg_2118_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter5_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_104_assign_proc : process(ap_predicate_op104_store_state2)
    begin
                ap_enable_operation_104 <= (ap_predicate_op104_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_147_assign_proc : process(ap_predicate_op147_store_state3)
    begin
                ap_enable_operation_147 <= (ap_predicate_op147_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_77_assign_proc : process(ap_predicate_op77_load_state1)
    begin
                ap_enable_operation_77 <= (ap_predicate_op77_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_79_assign_proc : process(ap_predicate_op79_load_state1)
    begin
                ap_enable_operation_79 <= (ap_predicate_op79_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_91_assign_proc : process(ap_predicate_op91_load_state2)
    begin
                ap_enable_operation_91 <= (ap_predicate_op91_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_95_assign_proc : process(ap_predicate_op95_load_state2)
    begin
                ap_enable_operation_95 <= (ap_predicate_op95_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_b_1_phi_fu_754_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter5_reg, icmp_ln772_reg_2157_pp0_iter5_reg, b_reg_2427, ap_phi_reg_pp0_iter6_b_1_reg_751)
    begin
        if (((icmp_ln772_reg_2157_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_phi_mux_b_1_phi_fu_754_p4 <= b_reg_2427;
        else 
            ap_phi_mux_b_1_phi_fu_754_p4 <= ap_phi_reg_pp0_iter6_b_1_reg_751;
        end if; 
    end process;


    ap_phi_mux_downleft_1_phi_fu_503_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_10_fu_1117_p3, ap_phi_reg_pp0_iter2_downleft_1_reg_500, p_0_0_0949_21434_i_fu_276)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_downleft_1_phi_fu_503_p4 <= p_0_0_0949_21434_i_fu_276;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_downleft_1_phi_fu_503_p4 <= select_ln710_10_fu_1117_p3;
            else 
                ap_phi_mux_downleft_1_phi_fu_503_p4 <= ap_phi_reg_pp0_iter2_downleft_1_reg_500;
            end if;
        else 
            ap_phi_mux_downleft_1_phi_fu_503_p4 <= ap_phi_reg_pp0_iter2_downleft_1_reg_500;
        end if; 
    end process;


    ap_phi_mux_en_rgd_1_phi_fu_693_p14_assign_proc : process(icmp_ln633_reg_2118_pp0_iter3_reg, icmp_ln772_reg_2157_pp0_iter3_reg, enable_7_reg_2381, ap_phi_reg_pp0_iter4_en_rgd_1_reg_690)
    begin
        if ((((enable_7_reg_2381 = ap_const_lv6_1A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_18) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_8) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3C) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_38) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_34) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) 
    and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_30) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_1_phi_fu_693_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_reg_2381 = ap_const_lv6_21)) and not((enable_7_reg_2381 = ap_const_lv6_20)) and not((enable_7_reg_2381 = ap_const_lv6_1)) and not((enable_7_reg_2381 = ap_const_lv6_0)) and not((enable_7_reg_2381 = ap_const_lv6_1A)) and not((enable_7_reg_2381 = ap_const_lv6_18)) and not((enable_7_reg_2381 = ap_const_lv6_A)) and not((enable_7_reg_2381 = ap_const_lv6_8)) and not((enable_7_reg_2381 = ap_const_lv6_3C)) and not((enable_7_reg_2381 = ap_const_lv6_38)) and not((enable_7_reg_2381 = ap_const_lv6_34)) and not((enable_7_reg_2381 = ap_const_lv6_30)) and not((enable_7_reg_2381 = ap_const_lv6_F)) and not((enable_7_reg_2381 = ap_const_lv6_B)) and not((enable_7_reg_2381 = ap_const_lv6_7)) and not((enable_7_reg_2381 = ap_const_lv6_3)) and not((enable_7_reg_2381 = ap_const_lv6_37)) and not((enable_7_reg_2381 = ap_const_lv6_35)) and not((enable_7_reg_2381 = ap_const_lv6_27)) and not((enable_7_reg_2381 = ap_const_lv6_25)) and not((enable_7_reg_2381 = ap_const_lv6_3F)) and not((enable_7_reg_2381 = ap_const_lv6_3E)) and 
    not((enable_7_reg_2381 = ap_const_lv6_1F)) and not((enable_7_reg_2381 = ap_const_lv6_1E)) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_21) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_20) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_0) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_B) 
    and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_7) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_37) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_35) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_27) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_25) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg 
    = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_1_phi_fu_693_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_1_phi_fu_693_p14 <= ap_phi_reg_pp0_iter4_en_rgd_1_reg_690;
        end if; 
    end process;


    ap_phi_mux_en_rgd_2_phi_fu_667_p14_assign_proc : process(icmp_ln633_reg_2118_pp0_iter3_reg, icmp_ln772_reg_2157_pp0_iter3_reg, enable_7_reg_2381, ap_phi_reg_pp0_iter4_en_rgd_2_reg_664)
    begin
        if ((((enable_7_reg_2381 = ap_const_lv6_21) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_20) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_0) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3C) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_38) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_34) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) 
    and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_30) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_37) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_35) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_27) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_25) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_2_phi_fu_667_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_reg_2381 = ap_const_lv6_21)) and not((enable_7_reg_2381 = ap_const_lv6_20)) and not((enable_7_reg_2381 = ap_const_lv6_1)) and not((enable_7_reg_2381 = ap_const_lv6_0)) and not((enable_7_reg_2381 = ap_const_lv6_1A)) and not((enable_7_reg_2381 = ap_const_lv6_18)) and not((enable_7_reg_2381 = ap_const_lv6_A)) and not((enable_7_reg_2381 = ap_const_lv6_8)) and not((enable_7_reg_2381 = ap_const_lv6_3C)) and not((enable_7_reg_2381 = ap_const_lv6_38)) and not((enable_7_reg_2381 = ap_const_lv6_34)) and not((enable_7_reg_2381 = ap_const_lv6_30)) and not((enable_7_reg_2381 = ap_const_lv6_F)) and not((enable_7_reg_2381 = ap_const_lv6_B)) and not((enable_7_reg_2381 = ap_const_lv6_7)) and not((enable_7_reg_2381 = ap_const_lv6_3)) and not((enable_7_reg_2381 = ap_const_lv6_37)) and not((enable_7_reg_2381 = ap_const_lv6_35)) and not((enable_7_reg_2381 = ap_const_lv6_27)) and not((enable_7_reg_2381 = ap_const_lv6_25)) and not((enable_7_reg_2381 = ap_const_lv6_3F)) and not((enable_7_reg_2381 = ap_const_lv6_3E)) and 
    not((enable_7_reg_2381 = ap_const_lv6_1F)) and not((enable_7_reg_2381 = ap_const_lv6_1E)) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_18) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_8) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_B) 
    and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_7) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg 
    = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_2_phi_fu_667_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_2_phi_fu_667_p14 <= ap_phi_reg_pp0_iter4_en_rgd_2_reg_664;
        end if; 
    end process;


    ap_phi_mux_en_rgd_3_phi_fu_641_p14_assign_proc : process(icmp_ln633_reg_2118_pp0_iter3_reg, icmp_ln772_reg_2157_pp0_iter3_reg, enable_7_reg_2381, ap_phi_reg_pp0_iter4_en_rgd_3_reg_638)
    begin
        if ((((enable_7_reg_2381 = ap_const_lv6_21) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_20) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_0) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_18) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) 
    and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_8) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_B) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_7) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_3_phi_fu_641_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_reg_2381 = ap_const_lv6_21)) and not((enable_7_reg_2381 = ap_const_lv6_20)) and not((enable_7_reg_2381 = ap_const_lv6_1)) and not((enable_7_reg_2381 = ap_const_lv6_0)) and not((enable_7_reg_2381 = ap_const_lv6_1A)) and not((enable_7_reg_2381 = ap_const_lv6_18)) and not((enable_7_reg_2381 = ap_const_lv6_A)) and not((enable_7_reg_2381 = ap_const_lv6_8)) and not((enable_7_reg_2381 = ap_const_lv6_3C)) and not((enable_7_reg_2381 = ap_const_lv6_38)) and not((enable_7_reg_2381 = ap_const_lv6_34)) and not((enable_7_reg_2381 = ap_const_lv6_30)) and not((enable_7_reg_2381 = ap_const_lv6_F)) and not((enable_7_reg_2381 = ap_const_lv6_B)) and not((enable_7_reg_2381 = ap_const_lv6_7)) and not((enable_7_reg_2381 = ap_const_lv6_3)) and not((enable_7_reg_2381 = ap_const_lv6_37)) and not((enable_7_reg_2381 = ap_const_lv6_35)) and not((enable_7_reg_2381 = ap_const_lv6_27)) and not((enable_7_reg_2381 = ap_const_lv6_25)) and not((enable_7_reg_2381 = ap_const_lv6_3F)) and not((enable_7_reg_2381 = ap_const_lv6_3E)) and 
    not((enable_7_reg_2381 = ap_const_lv6_1F)) and not((enable_7_reg_2381 = ap_const_lv6_1E)) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3C) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_38) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_34) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_30) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_37) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_35) 
    and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_27) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_25) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg 
    = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_3_phi_fu_641_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_3_phi_fu_641_p14 <= ap_phi_reg_pp0_iter4_en_rgd_3_reg_638;
        end if; 
    end process;


    ap_phi_mux_en_rgd_phi_fu_719_p14_assign_proc : process(icmp_ln633_reg_2118_pp0_iter3_reg, icmp_ln772_reg_2157_pp0_iter3_reg, enable_7_reg_2381, ap_phi_reg_pp0_iter4_en_rgd_reg_716)
    begin
        if ((((enable_7_reg_2381 = ap_const_lv6_F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_B) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_7) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_37) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_35) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_27) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) 
    and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_25) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1F) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1E) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_phi_fu_719_p14 <= ap_const_lv1_1;
        elsif (((not((enable_7_reg_2381 = ap_const_lv6_21)) and not((enable_7_reg_2381 = ap_const_lv6_20)) and not((enable_7_reg_2381 = ap_const_lv6_1)) and not((enable_7_reg_2381 = ap_const_lv6_0)) and not((enable_7_reg_2381 = ap_const_lv6_1A)) and not((enable_7_reg_2381 = ap_const_lv6_18)) and not((enable_7_reg_2381 = ap_const_lv6_A)) and not((enable_7_reg_2381 = ap_const_lv6_8)) and not((enable_7_reg_2381 = ap_const_lv6_3C)) and not((enable_7_reg_2381 = ap_const_lv6_38)) and not((enable_7_reg_2381 = ap_const_lv6_34)) and not((enable_7_reg_2381 = ap_const_lv6_30)) and not((enable_7_reg_2381 = ap_const_lv6_F)) and not((enable_7_reg_2381 = ap_const_lv6_B)) and not((enable_7_reg_2381 = ap_const_lv6_7)) and not((enable_7_reg_2381 = ap_const_lv6_3)) and not((enable_7_reg_2381 = ap_const_lv6_37)) and not((enable_7_reg_2381 = ap_const_lv6_35)) and not((enable_7_reg_2381 = ap_const_lv6_27)) and not((enable_7_reg_2381 = ap_const_lv6_25)) and not((enable_7_reg_2381 = ap_const_lv6_3F)) and not((enable_7_reg_2381 = ap_const_lv6_3E)) and 
    not((enable_7_reg_2381 = ap_const_lv6_1F)) and not((enable_7_reg_2381 = ap_const_lv6_1E)) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_21) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_20) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_0) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_1A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_18) 
    and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_A) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_8) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_3C) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_38) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_34) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_reg_2381 = ap_const_lv6_30) and (icmp_ln772_reg_2157_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter3_reg 
    = ap_const_lv1_0)))) then 
            ap_phi_mux_en_rgd_phi_fu_719_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_phi_fu_719_p14 <= ap_phi_reg_pp0_iter4_en_rgd_reg_716;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_6_fu_1090_p3, ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555, p_0_2_0_0_09161504_i_fu_232)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 <= p_0_2_0_0_09161504_i_fu_232;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 <= select_ln710_6_fu_1090_p3;
            else 
                ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555;
            end if;
        else 
            ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_12_fu_1132_p3, ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509, p_0_2_0_0_09101516_i_fu_256)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 <= p_0_2_0_0_09101516_i_fu_256;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 <= select_ln710_12_fu_1132_p3;
            else 
                ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509;
            end if;
        else 
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, p_0_1_0_0_09151502_i_load_reg_2165, select_ln710_7_fu_1097_p3, ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 <= p_0_1_0_0_09151502_i_load_reg_2165;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 <= select_ln710_7_fu_1097_p3;
            else 
                ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564;
            end if;
        else 
            ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, p_0_1_0_0_09091514_i_load_reg_2172, select_ln710_13_fu_1140_p3, ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 <= p_0_1_0_0_09091514_i_load_reg_2172;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 <= select_ln710_13_fu_1140_p3;
            else 
                ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518;
            end if;
        else 
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4_assign_proc : process(imgG_dout, icmp_ln633_reg_2118, icmp_ln643_reg_2122, cmp59_i_read_reg_2107, cmp59_i, lineBuffer_q1, ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472)
    begin
        if (((icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_2107 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 <= lineBuffer_q1(19 downto 10);
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 <= imgG_dout(19 downto 10);
            else 
                ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
            end if;
        else 
            ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_8_fu_1103_p3, ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573, p_0_0_0_0_09141500_i_fu_224)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 <= p_0_0_0_0_09141500_i_fu_224;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 <= select_ln710_8_fu_1103_p3;
            else 
                ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573;
            end if;
        else 
            ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_14_fu_1147_p3, ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527, p_0_0_0_0_09081512_i_fu_248)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 <= p_0_0_0_0_09081512_i_fu_248;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 <= select_ln710_14_fu_1147_p3;
            else 
                ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527;
            end if;
        else 
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527;
        end if; 
    end process;


    ap_phi_mux_pix_3_phi_fu_539_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_1_fu_1058_p3, ap_phi_reg_pp0_iter2_pix_3_reg_536, p_0_0_0949_114961507_i_fu_240)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_3_phi_fu_539_p4 <= p_0_0_0949_114961507_i_fu_240;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_3_phi_fu_539_p4 <= select_ln710_1_fu_1058_p3;
            else 
                ap_phi_mux_pix_3_phi_fu_539_p4 <= ap_phi_reg_pp0_iter2_pix_3_reg_536;
            end if;
        else 
            ap_phi_mux_pix_3_phi_fu_539_p4 <= ap_phi_reg_pp0_iter2_pix_3_reg_536;
        end if; 
    end process;


    ap_phi_mux_r_1_phi_fu_745_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter5_reg, icmp_ln772_reg_2157_pp0_iter5_reg, r_reg_2422, ap_phi_reg_pp0_iter6_r_1_reg_742)
    begin
        if (((icmp_ln772_reg_2157_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_phi_mux_r_1_phi_fu_745_p4 <= r_reg_2422;
        else 
            ap_phi_mux_r_1_phi_fu_745_p4 <= ap_phi_reg_pp0_iter6_r_1_reg_742;
        end if; 
    end process;


    ap_phi_mux_upleft_1_phi_fu_549_p4_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg, select_ln710_4_fu_1077_p3, ap_phi_reg_pp0_iter2_upleft_1_reg_546, p_0_0_09491404_i_fu_264)
    begin
        if ((icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_upleft_1_phi_fu_549_p4 <= p_0_0_09491404_i_fu_264;
            elsif ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_upleft_1_phi_fu_549_p4 <= select_ln710_4_fu_1077_p3;
            else 
                ap_phi_mux_upleft_1_phi_fu_549_p4 <= ap_phi_reg_pp0_iter2_upleft_1_reg_546;
            end if;
        else 
            ap_phi_mux_upleft_1_phi_fu_549_p4 <= ap_phi_reg_pp0_iter2_upleft_1_reg_546;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_1_reg_751 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_2_reg_582 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_reg_591 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_482 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_491 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_4_reg_600 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_reg_610 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_1_reg_742 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_2_reg_620 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_reg_629 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_downleft_1_reg_500 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_3_reg_536 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_upleft_1_reg_546 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter4_en_rgd_1_reg_690 <= "X";
    ap_phi_reg_pp0_iter4_en_rgd_2_reg_664 <= "X";
    ap_phi_reg_pp0_iter4_en_rgd_3_reg_638 <= "X";
    ap_phi_reg_pp0_iter4_en_rgd_reg_716 <= "X";

    ap_predicate_op100_read_state2_assign_proc : process(icmp_ln633_reg_2118, icmp_ln643_reg_2122, cmp59_i)
    begin
                ap_predicate_op100_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0));
    end process;


    ap_predicate_op104_store_state2_assign_proc : process(icmp_ln633_reg_2118, icmp_ln643_reg_2122, cmp59_i)
    begin
                ap_predicate_op104_store_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0));
    end process;


    ap_predicate_op147_store_state3_assign_proc : process(icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg)
    begin
                ap_predicate_op147_store_state3 <= ((icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op77_load_state1_assign_proc : process(icmp_ln633_fu_843_p2, icmp_ln643_fu_865_p2)
    begin
                ap_predicate_op77_load_state1 <= ((icmp_ln633_fu_843_p2 = ap_const_lv1_0) and (icmp_ln643_fu_865_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op79_load_state1_assign_proc : process(icmp_ln633_fu_843_p2, icmp_ln643_fu_865_p2)
    begin
                ap_predicate_op79_load_state1 <= ((icmp_ln633_fu_843_p2 = ap_const_lv1_0) and (icmp_ln643_fu_865_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op91_load_state2_assign_proc : process(icmp_ln633_reg_2118, icmp_ln643_reg_2122)
    begin
                ap_predicate_op91_load_state2 <= ((icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0));
    end process;


    ap_predicate_op95_load_state2_assign_proc : process(icmp_ln633_reg_2118, icmp_ln643_reg_2122)
    begin
                ap_predicate_op95_load_state2 <= ((icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_220, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_z <= x_fu_220;
        end if; 
    end process;

    b_fu_1773_p3 <= 
        CV_fu_1760_p2 when (red_i(0) = '1') else 
        zext_ln788_fu_1707_p1;
    cmp161_i_fu_871_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "0";
    cmp59_i_read_reg_2107 <= cmp59_i;
    enable_1_fu_1418_p3 <= 
        or_ln_i_fu_1410_p3 when (icmp_ln796_fu_1406_p2(0) = '1') else 
        zext_ln769_fu_1402_p1;
    enable_2_fu_1434_p3 <= (ap_const_lv1_1 & enable_1_fu_1418_p3);
    enable_3_fu_1442_p3 <= 
        enable_2_fu_1434_p3 when (icmp_ln797_fu_1430_p2(0) = '1') else 
        zext_ln769_1_fu_1426_p1;
    enable_4_fu_1466_p3 <= 
        or_ln1_i_fu_1458_p3 when (icmp_ln798_fu_1454_p2(0) = '1') else 
        zext_ln769_2_fu_1450_p1;
    enable_5_fu_1482_p3 <= (ap_const_lv1_1 & enable_4_fu_1466_p3);
    enable_6_fu_1490_p3 <= 
        enable_5_fu_1482_p3 when (icmp_ln799_fu_1478_p2(0) = '1') else 
        zext_ln769_3_fu_1474_p1;
    enable_7_fu_1514_p3 <= 
        or_ln2_i_fu_1506_p3 when (icmp_ln800_fu_1502_p2(0) = '1') else 
        zext_ln769_4_fu_1498_p1;
    enable_fu_1398_p2 <= "1" when (unsigned(agdiff_reg_2338) < unsigned(agdiff_1_reg_2350)) else "0";
    icmp_ln633_fu_843_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth_i) else "0";
    icmp_ln643_fu_865_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(empty)) else "0";
    icmp_ln772_fu_893_p2 <= "1" when (xor_i = zext_ln772_fu_889_p1) else "0";
    icmp_ln796_fu_1406_p2 <= "1" when (unsigned(agdiff_reg_2338) < unsigned(agdiff_2_reg_2362)) else "0";
    icmp_ln797_fu_1430_p2 <= "1" when (unsigned(agdiff_reg_2338) < unsigned(agdiff_3_reg_2374)) else "0";
    icmp_ln798_fu_1454_p2 <= "1" when (unsigned(agdiff_1_reg_2350) < unsigned(agdiff_2_reg_2362)) else "0";
    icmp_ln799_fu_1478_p2 <= "1" when (unsigned(agdiff_1_reg_2350) < unsigned(agdiff_3_reg_2374)) else "0";
    icmp_ln800_fu_1502_p2 <= "1" when (unsigned(agdiff_2_reg_2362) < unsigned(agdiff_3_reg_2374)) else "0";
    icmp_ln827_fu_1798_p2 <= "1" when (tmp_8_fu_1788_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_fu_1854_p2 <= "1" when (tmp_10_fu_1844_p4 = ap_const_lv2_1) else "0";
    icmp_ln833_fu_899_p2 <= "0" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "1";

    imgG_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgG_empty_n, ap_predicate_op100_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op100_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_blk_n <= imgG_empty_n;
        else 
            imgG_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgG_read <= imgG_read_local;

    imgG_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op100_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op100_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_read_local <= ap_const_logic_1;
        else 
            imgG_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgRB_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, imgRB_full_n, and_ln833_reg_2161_pp0_iter5_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln833_reg_2161_pp0_iter5_reg) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            imgRB_blk_n <= imgRB_full_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRB_din <= or_ln835_3_i_fu_1892_p4;
    imgRB_write <= imgRB_write_local;

    imgRB_write_local_assign_proc : process(ap_enable_reg_pp0_iter6, and_ln833_reg_2161_pp0_iter5_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln833_reg_2161_pp0_iter5_reg) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            imgRB_write_local <= ap_const_logic_1;
        else 
            imgRB_write_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_address0 <= lineBuffer_1_addr_reg_2132_pp0_iter1_reg;
    lineBuffer_1_address1 <= zext_ln633_fu_859_p1(11 - 1 downto 0);

    lineBuffer_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_1_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_1_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter1_reg, icmp_ln643_reg_2122_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln643_reg_2122_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2118_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_1_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_address0 <= lineBuffer_addr_reg_2126;
    lineBuffer_address1 <= zext_ln633_fu_859_p1(11 - 1 downto 0);

    lineBuffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln633_reg_2118, icmp_ln643_reg_2122, cmp59_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2122 = ap_const_lv1_1) and (icmp_ln633_reg_2118 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1_i_fu_1458_p3 <= (ap_const_lv1_1 & enable_3_fu_1442_p3);
    or_ln2_i_fu_1506_p3 <= (ap_const_lv1_1 & enable_6_fu_1490_p3);
    or_ln827_fu_1822_p2 <= (tmp_7_fu_1780_p3 or icmp_ln827_fu_1798_p2);
    or_ln829_fu_1878_p2 <= (tmp_9_fu_1836_p3 or icmp_ln829_fu_1854_p2);
    or_ln835_3_i_fu_1892_p4 <= ((select_ln829_1_fu_1884_p3 & pix_3_reg_536_pp0_iter5_reg) & select_ln827_1_fu_1828_p3);
    or_ln_i_fu_1410_p3 <= (ap_const_lv1_1 & enable_fu_1398_p2);
    p_0_0_09481407_i_out <= p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg;

    p_0_0_09481407_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_09481407_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09481407_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0948_114981509_i_out <= p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg;

    p_0_0_0948_114981509_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0948_114981509_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0948_114981509_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0948_21437_i_out <= p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg;

    p_0_0_0948_21437_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0948_21437_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0948_21437_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_09491404_i_out <= p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg;

    p_0_0_09491404_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_09491404_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09491404_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0949_114961507_i_out <= p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg;

    p_0_0_0949_114961507_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0949_114961507_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0949_114961507_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0949_21434_i_out <= p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg;

    p_0_0_0949_21434_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0949_21434_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0949_21434_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_09501401_i_out <= p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg;

    p_0_0_09501401_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_09501401_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09501401_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0950_114941505_i_out <= p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg;

    p_0_0_0950_114941505_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0950_114941505_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0950_114941505_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0950_21431_i_out <= p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg;

    p_0_0_0950_21431_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0950_21431_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0950_21431_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_09081512_i_out <= p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg;

    p_0_0_0_0_09081512_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_09081512_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_09081512_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_09141500_i_out <= p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg;

    p_0_0_0_0_09141500_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_09141500_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_09141500_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_09091514_i_out <= p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg;

    p_0_1_0_0_09091514_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_09091514_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_09091514_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_09151502_i_out <= p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg;

    p_0_1_0_0_09151502_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_09151502_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_09151502_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_09101516_i_out <= p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg;

    p_0_2_0_0_09101516_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_09101516_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_09101516_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_09161504_i_out <= p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg;

    p_0_2_0_0_09161504_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2118_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2118_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_09161504_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_09161504_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_1766_p3 <= 
        zext_ln788_fu_1707_p1 when (red_i(0) = '1') else 
        CV_fu_1760_p2;
    select_ln710_10_fu_1117_p3 <= 
        p_0_0_0949_21484_ph_i_reg_472 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0949_21434_i_fu_276;
    select_ln710_11_fu_1125_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0950_21431_i_fu_272;
    select_ln710_12_fu_1132_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_2_0_0_09101516_i_fu_256;
    select_ln710_13_fu_1140_p3 <= 
        p_0_0_0949_21484_ph_i_reg_472 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_09091514_i_load_reg_2172;
    select_ln710_14_fu_1147_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0_0_09081512_i_fu_248;
    select_ln710_1_fu_1058_p3 <= 
        tmp_6_i1_reg_2187 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0949_114961507_i_fu_240;
    select_ln710_2_fu_1065_p3 <= 
        tmp_7_i2_reg_2194 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0948_114981509_i_fu_244;
    select_ln710_3_fu_1071_p3 <= 
        tmp_i4_reg_2215 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_09481407_i_fu_268;
    select_ln710_4_fu_1077_p3 <= 
        tmp_9_i3_reg_2209 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_09491404_i_fu_264;
    select_ln710_5_fu_1084_p3 <= 
        trunc_ln654_1_reg_2202 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_09501401_i_fu_260;
    select_ln710_6_fu_1090_p3 <= 
        tmp_i4_reg_2215 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_2_0_0_09161504_i_fu_232;
    select_ln710_7_fu_1097_p3 <= 
        tmp_9_i3_reg_2209 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_09151502_i_load_reg_2165;
    select_ln710_8_fu_1103_p3 <= 
        trunc_ln654_1_reg_2202 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0_0_09141500_i_fu_224;
    select_ln710_9_fu_1110_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0948_21437_i_fu_280;
    select_ln710_fu_1052_p3 <= 
        trunc_ln654_reg_2179 when (cmp161_i_reg_2138_pp0_iter1_reg(0) = '1') else 
        p_0_0_0950_114941505_i_fu_236;
    select_ln817_1_fu_1598_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_phi_fu_719_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln817_fu_1534_p3 <= 
        ap_phi_reg_pp0_iter3_upleft_2_reg_620 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_upleft_reg_629;
    select_ln818_1_fu_1615_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_1_phi_fu_693_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln818_fu_1550_p3 <= 
        ap_phi_reg_pp0_iter3_downleft_2_reg_582 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_downleft_reg_591;
    select_ln819_1_fu_1638_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_2_phi_fu_667_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln819_fu_1566_p3 <= 
        p_0_2_0_0_09161504_i_fu_232 when (red_i(0) = '1') else 
        p_0_0_0_0_09141500_i_fu_224;
    select_ln820_1_fu_1659_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_3_phi_fu_641_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln820_2_fu_1748_p3 <= 
        sub_ln820_2_fu_1733_p2 when (tmp_6_fu_1711_p3(0) = '1') else 
        trunc_ln820_2_i_fu_1739_p4;
    select_ln820_fu_1582_p3 <= 
        p_0_2_0_0_09101516_i_fu_256 when (red_i(0) = '1') else 
        p_0_0_0_0_09081512_i_fu_248;
    select_ln827_1_fu_1828_p3 <= 
        select_ln827_fu_1814_p3 when (or_ln827_fu_1822_p2(0) = '1') else 
        trunc_ln827_fu_1804_p1;
    select_ln827_fu_1814_p3 <= 
        ap_const_lv10_3FF when (xor_ln827_fu_1808_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln829_1_fu_1884_p3 <= 
        select_ln829_fu_1870_p3 when (or_ln829_fu_1878_p2(0) = '1') else 
        trunc_ln829_fu_1860_p1;
    select_ln829_fu_1870_p3 <= 
        ap_const_lv10_3FF when (xor_ln829_fu_1864_p2(0) = '1') else 
        ap_const_lv10_0;
        sext_ln817_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_fu_1623_p2),12));

        sext_ln818_1_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_fu_1632_p2),13));

        sext_ln818_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_fu_1606_p2),12));

        sext_ln820_1_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_fu_1667_p2),12));

        sext_ln820_2_fu_1682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_fu_1676_p2),13));

        sext_ln820_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_fu_1646_p2),12));

    sub_ln61_1_fu_1274_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_1_fu_1270_p1));
    sub_ln61_2_fu_1310_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_2_fu_1306_p1));
    sub_ln61_3_fu_1346_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_3_fu_1342_p1));
    sub_ln61_fu_1238_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_1234_p1));
    sub_ln790_fu_1228_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1220_p1) - unsigned(zext_ln790_1_fu_1224_p1));
    sub_ln791_fu_1264_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1220_p1) - unsigned(zext_ln791_fu_1260_p1));
    sub_ln792_fu_1300_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1220_p1) - unsigned(zext_ln792_fu_1296_p1));
    sub_ln793_fu_1336_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1220_p1) - unsigned(zext_ln793_fu_1332_p1));
    sub_ln817_fu_1545_p2 <= std_logic_vector(unsigned(zext_ln790_1_reg_2333) - unsigned(zext_ln817_fu_1541_p1));
    sub_ln818_fu_1561_p2 <= std_logic_vector(unsigned(zext_ln791_reg_2345) - unsigned(zext_ln818_fu_1557_p1));
    sub_ln819_fu_1577_p2 <= std_logic_vector(unsigned(zext_ln792_reg_2357) - unsigned(zext_ln819_fu_1573_p1));
    sub_ln820_1_fu_1718_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(add_ln820_1_reg_2405));
    sub_ln820_2_fu_1733_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln820_1_i_fu_1723_p4));
    sub_ln820_fu_1593_p2 <= std_logic_vector(unsigned(zext_ln793_reg_2369) - unsigned(zext_ln820_fu_1589_p1));
    tmp_10_fu_1844_p4 <= ap_phi_mux_b_1_phi_fu_754_p4(11 downto 10);
    tmp_2_fu_1244_p3 <= sub_ln790_fu_1228_p2(10 downto 10);
    tmp_3_fu_1280_p3 <= sub_ln791_fu_1264_p2(10 downto 10);
    tmp_4_fu_1316_p3 <= sub_ln792_fu_1300_p2(10 downto 10);
    tmp_5_fu_1352_p3 <= sub_ln793_fu_1336_p2(10 downto 10);
    tmp_6_fu_1711_p3 <= add_ln820_1_reg_2405(12 downto 12);
    tmp_7_fu_1780_p3 <= ap_phi_mux_r_1_phi_fu_745_p4(11 downto 11);
    tmp_8_fu_1788_p4 <= ap_phi_mux_r_1_phi_fu_745_p4(11 downto 10);
    tmp_9_fu_1836_p3 <= ap_phi_mux_b_1_phi_fu_754_p4(11 downto 11);
    trunc_ln61_1_fu_1270_p1 <= sub_ln791_fu_1264_p2(10 - 1 downto 0);
    trunc_ln61_2_fu_1306_p1 <= sub_ln792_fu_1300_p2(10 - 1 downto 0);
    trunc_ln61_3_fu_1342_p1 <= sub_ln793_fu_1336_p2(10 - 1 downto 0);
    trunc_ln61_fu_1234_p1 <= sub_ln790_fu_1228_p2(10 - 1 downto 0);
    trunc_ln633_fu_855_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln654_1_fu_947_p1 <= lineBuffer_1_q1(10 - 1 downto 0);
    trunc_ln654_fu_922_p1 <= lineBuffer_q1(10 - 1 downto 0);
    trunc_ln666_fu_971_p1 <= imgG_dout(10 - 1 downto 0);
    trunc_ln820_1_i_fu_1723_p4 <= sub_ln820_1_fu_1718_p2(12 downto 1);
    trunc_ln820_2_i_fu_1739_p4 <= add_ln820_1_reg_2405(12 downto 1);
    trunc_ln827_fu_1804_p1 <= ap_phi_mux_r_1_phi_fu_745_p4(10 - 1 downto 0);
    trunc_ln829_fu_1860_p1 <= ap_phi_mux_b_1_phi_fu_754_p4(10 - 1 downto 0);
    x_5_fu_849_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv11_1));
    xor_ln772_1_fu_883_p2 <= (xor_ln772_fu_877_p2 xor ap_const_lv1_1);
    xor_ln772_fu_877_p2 <= (trunc_ln633_fu_855_p1 xor empty_51);
    xor_ln827_fu_1808_p2 <= (tmp_7_fu_1780_p3 xor ap_const_lv1_1);
    xor_ln829_fu_1864_p2 <= (tmp_9_fu_1836_p3 xor ap_const_lv1_1);
    zext_ln633_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_fu_849_p2),64));
    zext_ln763_fu_1692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_reg_610_pp0_iter4_reg),12));
    zext_ln765_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_4_reg_600_pp0_iter4_reg),12));
    zext_ln769_1_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_1_fu_1418_p3),3));
    zext_ln769_2_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_3_fu_1442_p3),4));
    zext_ln769_3_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_4_fu_1466_p3),5));
    zext_ln769_4_fu_1498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_6_fu_1490_p3),6));
    zext_ln769_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_fu_1398_p2),2));
    zext_ln772_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln772_1_fu_883_p2),15));
    zext_ln788_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_fu_1700_p3),12));
    zext_ln790_1_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_upleft_1_phi_fu_549_p4),11));
    zext_ln790_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pix_3_phi_fu_539_p4),11));
    zext_ln791_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_downleft_1_phi_fu_503_p4),11));
    zext_ln792_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_1_0_0_09151502_i_fu_228),11));
    zext_ln793_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_1_0_0_09091514_i_fu_252),11));
    zext_ln817_1_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_3_reg_536_pp0_iter4_reg),12));
    zext_ln817_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_fu_1534_p3),11));
    zext_ln818_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_fu_1550_p3),11));
    zext_ln819_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_fu_1566_p3),11));
    zext_ln820_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_fu_1582_p3),11));
end behav;
