#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555dec1e19f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555dec1e1b80 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -11;
P_0x555dec21f5a0 .param/str "RAM_INIT_FILE" 0 3 5, "./test/2-bin/1-arithmetic_testing/multu_2b.hex.txt";
P_0x555dec21f5e0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000010011100010000>;
L_0x555dec324440 .functor BUFZ 1, L_0x555dec313750, C4<0>, C4<0>, C4<0>;
L_0x555dec324500 .functor BUFZ 1, v0x555dec30a140_0, C4<0>, C4<0>, C4<0>;
v0x555dec3128e0_0 .net "active", 0 0, v0x555dec30c960_0;  1 drivers
v0x555dec3129a0_0 .net "address", 31 0, v0x555dec30e5f0_0;  1 drivers
v0x555dec312a60_0 .net "byte_en", 3 0, v0x555dec308ed0_0;  1 drivers
v0x555dec312b90_0 .var "check_read", 0 0;
v0x555dec312c50_0 .var "check_write", 0 0;
v0x555dec312d10_0 .var "clk", 0 0;
v0x555dec312db0_0 .net "r_data", 31 0, v0x555dec312490_0;  1 drivers
v0x555dec312e70_0 .net "read_cpu", 0 0, L_0x555dec313750;  1 drivers
v0x555dec312f10_0 .net "read_ram", 0 0, L_0x555dec324440;  1 drivers
v0x555dec313040_0 .net "reg_output", 31 0, v0x555dec30c060_0;  1 drivers
v0x555dec3130e0_0 .var "reset", 0 0;
v0x555dec313180_0 .net "w_data", 31 0, v0x555dec309710_0;  1 drivers
v0x555dec3132d0_0 .var "wait_r_i", 0 0;
v0x555dec313370_0 .net "wait_r_o", 0 0, L_0x555dec2bce70;  1 drivers
v0x555dec313410_0 .net "write_cpu", 0 0, v0x555dec30a140_0;  1 drivers
v0x555dec3134b0_0 .net "write_ram", 0 0, L_0x555dec324500;  1 drivers
S_0x555dec1c9ea0 .scope module, "cpuInst" "mips_cpu_bus" 3 40, 4 1 0, S_0x555dec1e1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x555dec3106a0_0 .net "active", 0 0, v0x555dec30c960_0;  alias, 1 drivers
v0x555dec3107b0_0 .net "address", 31 0, v0x555dec30e5f0_0;  alias, 1 drivers
v0x555dec310870_0 .net "byteenable", 3 0, v0x555dec308ed0_0;  alias, 1 drivers
v0x555dec310990_0 .net "clk", 0 0, v0x555dec312d10_0;  1 drivers
v0x555dec310a30_0 .var "instructions", 31 0;
v0x555dec310b40_0 .var "is_active", 0 0;
v0x555dec310c00_0 .var "is_reset", 0 0;
v0x555dec310cc0_0 .net "read", 0 0, L_0x555dec313750;  alias, 1 drivers
v0x555dec310d60_0 .var "read_mem", 31 0;
v0x555dec310e20_0 .net "readdata", 31 0, v0x555dec312490_0;  alias, 1 drivers
v0x555dec310ee0_0 .net "register_v0", 31 0, v0x555dec30c060_0;  alias, 1 drivers
v0x555dec310ff0_0 .net "reset", 0 0, v0x555dec3130e0_0;  1 drivers
v0x555dec311090_0 .net "waitrequest", 0 0, L_0x555dec2bce70;  alias, 1 drivers
v0x555dec311130_0 .net "write", 0 0, v0x555dec30a140_0;  alias, 1 drivers
v0x555dec311220_0 .net "writedata", 31 0, v0x555dec309710_0;  alias, 1 drivers
E_0x555dec1d9c20 .event negedge, v0x555dec310b40_0;
E_0x555dec1d9960 .event posedge, v0x555dec310c00_0;
S_0x555dec1ca030 .scope module, "cpuCU" "ControlUnit" 4 19, 5 1 0, S_0x555dec1c9ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OPCODE";
    .port_info 1 /INPUT 1 "waitrequest";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "RAMreadReq";
    .port_info 5 /OUTPUT 1 "ACTIVE";
    .port_info 6 /OUTPUT 1 "HALT";
    .port_info 7 /OUTPUT 1 "STALL";
    .port_info 8 /OUTPUT 32 "PCOffset";
    .port_info 9 /INPUT 32 "RAMDATA";
    .port_info 10 /OUTPUT 32 "RAMADDR";
    .port_info 11 /OUTPUT 1 "RAMWRITE";
    .port_info 12 /OUTPUT 32 "RAMOUT";
    .port_info 13 /OUTPUT 5 "Rs";
    .port_info 14 /OUTPUT 5 "Rt";
    .port_info 15 /OUTPUT 5 "Rd";
    .port_info 16 /OUTPUT 32 "regv0";
    .port_info 17 /OUTPUT 1 "WENREG";
    .port_info 18 /OUTPUT 32 "OP1";
    .port_info 19 /OUTPUT 32 "OP2";
    .port_info 20 /OUTPUT 5 "SHAMT";
    .port_info 21 /OUTPUT 4 "byteEnable";
    .port_info 22 /OUTPUT 32 "LSRAMIN";
    .port_info 23 /OUTPUT 32 "LSRSDATA";
    .port_info 24 /OUTPUT 32 "LSRTDATA";
L_0x555dec1c53f0 .functor OR 1, L_0x555dec313750, v0x555dec30a140_0, C4<0>, C4<0>;
L_0x555dec2ef890 .functor AND 1, L_0x555dec2bce70, L_0x555dec1c53f0, C4<1>, C4<1>;
L_0x555dec313750 .functor OR 1, v0x555dec309a90_0, v0x555dec30ccb0_0, C4<0>, C4<0>;
L_0x555dec323920 .functor AND 1, v0x555dec30f460_0, L_0x555dec323880, C4<1>, C4<1>;
L_0x555dec323b10 .functor AND 1, v0x555dec30cc10_0, L_0x555dec3239e0, C4<1>, C4<1>;
v0x555dec30d1d0_0 .net "ACTIVE", 0 0, v0x555dec30c960_0;  alias, 1 drivers
v0x555dec30d290_0 .var "ALUCODE", 5 0;
v0x555dec30d360_0 .net "CONDITIONMET", 0 0, v0x555dec3040a0_0;  1 drivers
v0x555dec30d430_0 .net "EQ", 0 0, v0x555dec306780_0;  1 drivers
v0x555dec30d4d0_0 .net "EXEC1", 0 0, v0x555dec30cb70_0;  1 drivers
v0x555dec30d5c0_0 .net "EXEC2", 0 0, v0x555dec30cc10_0;  1 drivers
v0x555dec30d660_0 .net "FETCH", 0 0, v0x555dec30ccb0_0;  1 drivers
v0x555dec30d750_0 .var "FUNCCODE", 5 0;
v0x555dec30d7f0_0 .var "HALT", 0 0;
v0x555dec30d920_0 .var "IW", 31 0;
v0x555dec30da10_0 .var "Immediate", 15 0;
v0x555dec30daf0_0 .net "Itype", 0 0, v0x555dec306a30_0;  1 drivers
v0x555dec30db90_0 .net "Jtype", 0 0, v0x555dec306af0_0;  1 drivers
v0x555dec30dc30_0 .net "LSRAMADDR", 31 0, v0x555dec3093d0_0;  1 drivers
v0x555dec30dcd0_0 .net "LSRAMIN", 31 0, v0x555dec309710_0;  alias, 1 drivers
v0x555dec30dd70_0 .var "LSRSDATA", 31 0;
v0x555dec30de10_0 .var "LSRTDATA", 31 0;
v0x555dec30dff0_0 .net "N", 0 0, v0x555dec306c00_0;  1 drivers
v0x555dec30e090_0 .net "NEQ", 0 0, v0x555dec306cf0_0;  1 drivers
v0x555dec30e130_0 .var "OP1", 31 0;
v0x555dec30e220_0 .var "OP2", 31 0;
v0x555dec30e310_0 .var "OPCODE", 5 0;
v0x555dec30e3f0_0 .net "P", 0 0, v0x555dec306ec0_0;  1 drivers
v0x555dec30e490_0 .net "PC", 31 0, v0x555dec30a6d0_0;  1 drivers
v0x555dec30e550_0 .var "PCOffset", 31 0;
v0x555dec30e5f0_0 .var "RAMADDR", 31 0;
v0x555dec30e6b0_0 .net "RAMDATA", 31 0, v0x555dec312490_0;  alias, 1 drivers
v0x555dec30e7a0_0 .var "RAMOUT", 31 0;
v0x555dec30e860_0 .net "RAMWRITE", 0 0, v0x555dec30a140_0;  alias, 1 drivers
v0x555dec30e930_0 .net "RAM_read_data", 0 0, v0x555dec309a90_0;  1 drivers
v0x555dec30ea00_0 .net "RAMreadReq", 0 0, L_0x555dec313750;  alias, 1 drivers
v0x555dec30eaa0_0 .net "RESULT", 31 0, v0x555dec305f70_0;  1 drivers
v0x555dec30eb70_0 .net "RT", 4 0, v0x555dec306ff0_0;  1 drivers
v0x555dec30ec40_0 .var "Rd", 4 0;
v0x555dec30ed10_0 .net "RdDATA", 31 0, v0x555dec309ee0_0;  1 drivers
v0x555dec30ede0_0 .var "Rs", 4 0;
v0x555dec30eeb0_0 .net "RsDATA", 31 0, v0x555dec30bac0_0;  1 drivers
v0x555dec30ef80_0 .var "Rt", 4 0;
v0x555dec30f050_0 .net "RtDATA", 31 0, v0x555dec30bcd0_0;  1 drivers
v0x555dec30f120_0 .net "Rtype", 0 0, v0x555dec3070d0_0;  1 drivers
v0x555dec30f1f0_0 .var "SHAMT", 4 0;
v0x555dec30f2e0_0 .var "STALL", 0 0;
v0x555dec30f380_0 .var "Target", 25 0;
v0x555dec30f460_0 .var "WENREG", 0 0;
v0x555dec30f520_0 .net "Z", 0 0, v0x555dec307190_0;  1 drivers
v0x555dec30f5c0_0 .net *"_ivl_1", 0 0, L_0x555dec1c53f0;  1 drivers
v0x555dec30f680_0 .net *"_ivl_11", 0 0, L_0x555dec3239e0;  1 drivers
v0x555dec30f740_0 .net *"_ivl_7", 0 0, L_0x555dec323880;  1 drivers
v0x555dec30f800_0 .net "byteEnable", 3 0, v0x555dec308ed0_0;  alias, 1 drivers
v0x555dec30f8c0_0 .net "clock", 0 0, v0x555dec312d10_0;  alias, 1 drivers
v0x555dec30f960_0 .net "isArith", 0 0, v0x555dec307360_0;  1 drivers
v0x555dec30fa30_0 .net "isBranch", 0 0, v0x555dec307420_0;  1 drivers
v0x555dec30fb00_0 .net "isLink", 0 0, v0x555dec3074e0_0;  1 drivers
v0x555dec30fbd0_0 .var "isLoad", 0 0;
v0x555dec30fc70_0 .var "isStore", 0 0;
v0x555dec30fd10_0 .var "jump_const", 0 0;
v0x555dec30fde0_0 .var "jump_r", 0 0;
v0x555dec30feb0_0 .var "jump_reg_value", 31 0;
v0x555dec30ff80_0 .var "regData", 31 0;
v0x555dec310050_0 .net "regv0", 31 0, v0x555dec30c060_0;  alias, 1 drivers
v0x555dec310120_0 .net "reset", 0 0, v0x555dec3130e0_0;  alias, 1 drivers
v0x555dec3101c0_0 .net "waitreqflag", 0 0, L_0x555dec2ef890;  1 drivers
v0x555dec310290_0 .net "waitrequest", 0 0, L_0x555dec2bce70;  alias, 1 drivers
E_0x555dec1ae6c0/0 .event anyedge, v0x555dec309060_0, v0x555dec305f70_0, v0x555dec30a6d0_0, v0x555dec30e5f0_0;
E_0x555dec1ae6c0/1 .event anyedge, v0x555dec308fa0_0, v0x555dec309650_0, v0x555dec306970_0, v0x555dec30e310_0;
E_0x555dec1ae6c0/2 .event anyedge, v0x555dec30d750_0, v0x555dec3070d0_0, v0x555dec303540_0, v0x555dec305e00_0;
E_0x555dec1ae6c0/3 .event anyedge, v0x555dec30ba00_0, v0x555dec306a30_0, v0x555dec306ff0_0, v0x555dec30bba0_0;
E_0x555dec1ae6c0/4 .event anyedge, v0x555dec3093d0_0, v0x555dec306af0_0, v0x555dec3074e0_0, v0x555dec30cc10_0;
E_0x555dec1ae6c0/5 .event anyedge, v0x555dec30bac0_0, v0x555dec30bcd0_0, v0x555dec3040a0_0, v0x555dec30da10_0;
E_0x555dec1ae6c0/6 .event anyedge, v0x555dec309ee0_0, v0x555dec30f380_0;
E_0x555dec1ae6c0 .event/or E_0x555dec1ae6c0/0, E_0x555dec1ae6c0/1, E_0x555dec1ae6c0/2, E_0x555dec1ae6c0/3, E_0x555dec1ae6c0/4, E_0x555dec1ae6c0/5, E_0x555dec1ae6c0/6;
L_0x555dec323880 .reduce/nor L_0x555dec2ef890;
L_0x555dec3239e0 .reduce/nor L_0x555dec2ef890;
S_0x555dec1ca1c0 .scope module, "cpuALU" "ALU_comb" 5 489, 6 199 0, S_0x555dec1ca030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pos";
    .port_info 2 /INPUT 1 "neg";
    .port_info 3 /INPUT 1 "eql";
    .port_info 4 /INPUT 1 "neq";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 6 "opcode";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 32 "a";
    .port_info 10 /INPUT 32 "b";
    .port_info 11 /OUTPUT 32 "r";
    .port_info 12 /OUTPUT 1 "comp_met";
    .port_info 13 /OUTPUT 32 "HI_o";
    .port_info 14 /OUTPUT 32 "LO_o";
v0x555dec304eb0_0 .net "HI", 31 0, v0x555dec2ea2a0_0;  1 drivers
v0x555dec304fe0_0 .net "HI_o", 31 0, v0x555dec304a80_0;  1 drivers
v0x555dec3050a0_0 .net "LO", 31 0, v0x555dec2eb1a0_0;  1 drivers
v0x555dec305190_0 .net "LO_o", 31 0, v0x555dec304c40_0;  1 drivers
v0x555dec305230_0 .net "a", 31 0, v0x555dec30e130_0;  1 drivers
v0x555dec305320_0 .var "alu_in_a", 31 0;
v0x555dec3053f0_0 .var "alu_in_b", 31 0;
v0x555dec3054c0_0 .var "alu_opcode", 5 0;
v0x555dec305590_0 .net "alu_out", 31 0, v0x555dec303460_0;  1 drivers
v0x555dec3056c0_0 .net "b", 31 0, v0x555dec30e220_0;  1 drivers
v0x555dec305780_0 .net "clk", 0 0, v0x555dec312d10_0;  alias, 1 drivers
v0x555dec305850_0 .net "compA", 31 0, v0x555dec303c30_0;  1 drivers
v0x555dec305920_0 .net "compB", 31 0, v0x555dec303cf0_0;  1 drivers
v0x555dec3059f0_0 .net "compOp", 5 0, v0x555dec304370_0;  1 drivers
v0x555dec305ac0_0 .net "comp_met", 0 0, v0x555dec3040a0_0;  alias, 1 drivers
v0x555dec305b90_0 .net "eql", 0 0, v0x555dec306780_0;  alias, 1 drivers
v0x555dec305c60_0 .net "neg", 0 0, v0x555dec306c00_0;  alias, 1 drivers
v0x555dec305d30_0 .net "neq", 0 0, v0x555dec306cf0_0;  alias, 1 drivers
v0x555dec305e00_0 .net "opcode", 5 0, v0x555dec30d290_0;  1 drivers
v0x555dec305ea0_0 .net "pos", 0 0, v0x555dec306ec0_0;  alias, 1 drivers
v0x555dec305f70_0 .var "r", 31 0;
v0x555dec306010_0 .net "reset", 0 0, v0x555dec3130e0_0;  alias, 1 drivers
v0x555dec3060e0_0 .net "shamt", 4 0, v0x555dec30f1f0_0;  1 drivers
v0x555dec3061b0_0 .net "zero", 0 0, v0x555dec307190_0;  alias, 1 drivers
E_0x555dec2ef900/0 .event anyedge, v0x555dec304450_0, v0x555dec304160_0, v0x555dec303fe0_0, v0x555dec3045d0_0;
E_0x555dec2ef900/1 .event anyedge, v0x555dec3042b0_0, v0x555dec304370_0, v0x555dec303c30_0, v0x555dec303cf0_0;
E_0x555dec2ef900/2 .event anyedge, v0x555dec303a50_0, v0x555dec303dd0_0, v0x555dec305e00_0, v0x555dec303460_0;
E_0x555dec2ef900 .event/or E_0x555dec2ef900/0, E_0x555dec2ef900/1, E_0x555dec2ef900/2;
E_0x555dec2ef6e0 .event posedge, v0x555dec303460_0;
S_0x555dec27b820 .scope module, "ALU" "alu_op" 6 224, 6 81 0, S_0x555dec1ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /OUTPUT 32 "r";
    .port_info 6 /OUTPUT 32 "LO";
    .port_info 7 /OUTPUT 32 "HI";
v0x555dec2ea2a0_0 .var "HI", 31 0;
v0x555dec2eb1a0_0 .var "LO", 31 0;
v0x555dec2eb680_0 .net "RESET", 0 0, v0x555dec3130e0_0;  alias, 1 drivers
v0x555dec2ef940_0 .net "a", 31 0, v0x555dec305320_0;  1 drivers
v0x555dec2e8d50_0 .net "b", 31 0, v0x555dec3053f0_0;  1 drivers
v0x555dec29d650_0 .net "opcode", 5 0, v0x555dec3054c0_0;  1 drivers
v0x555dec2bcfd0_0 .var "product", 63 0;
v0x555dec303460_0 .var "r", 31 0;
v0x555dec303540_0 .net "shamt", 4 0, v0x555dec30f1f0_0;  alias, 1 drivers
E_0x555dec2be280/0 .event anyedge, v0x555dec2eb680_0, v0x555dec29d650_0, v0x555dec2ef940_0, v0x555dec2e8d50_0;
E_0x555dec2be280/1 .event anyedge, v0x555dec2eb1a0_0, v0x555dec2ea2a0_0, v0x555dec2bcfd0_0, v0x555dec303540_0;
E_0x555dec2be280 .event/or E_0x555dec2be280/0, E_0x555dec2be280/1;
S_0x555dec303720 .scope module, "COMP" "comparator" 6 235, 6 1 0, S_0x555dec1ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "pos";
    .port_info 3 /INPUT 1 "neg";
    .port_info 4 /INPUT 1 "eql";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "neq";
    .port_info 7 /INPUT 32 "r";
    .port_info 8 /OUTPUT 32 "aluA";
    .port_info 9 /OUTPUT 32 "aluB";
    .port_info 10 /OUTPUT 6 "opcode";
    .port_info 11 /OUTPUT 1 "met";
v0x555dec303a50_0 .net "a", 31 0, v0x555dec30e130_0;  alias, 1 drivers
v0x555dec303b50_0 .var "acc", 31 0;
v0x555dec303c30_0 .var "aluA", 31 0;
v0x555dec303cf0_0 .var "aluB", 31 0;
v0x555dec303dd0_0 .net "b", 31 0, v0x555dec30e220_0;  alias, 1 drivers
L_0x7f2a1aa6b018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dec303f00_0 .net "c_0", 31 0, L_0x7f2a1aa6b018;  1 drivers
v0x555dec303fe0_0 .net "eql", 0 0, v0x555dec306780_0;  alias, 1 drivers
v0x555dec3040a0_0 .var "met", 0 0;
v0x555dec304160_0 .net "neg", 0 0, v0x555dec306c00_0;  alias, 1 drivers
v0x555dec3042b0_0 .net "neq", 0 0, v0x555dec306cf0_0;  alias, 1 drivers
v0x555dec304370_0 .var "opcode", 5 0;
v0x555dec304450_0 .net "pos", 0 0, v0x555dec306ec0_0;  alias, 1 drivers
v0x555dec304510_0 .net "r", 31 0, v0x555dec303460_0;  alias, 1 drivers
v0x555dec3045d0_0 .net "zero", 0 0, v0x555dec307190_0;  alias, 1 drivers
E_0x555dec2e8830/0 .event anyedge, v0x555dec304450_0, v0x555dec303a50_0, v0x555dec304160_0, v0x555dec303fe0_0;
E_0x555dec2e8830/1 .event anyedge, v0x555dec3042b0_0, v0x555dec303dd0_0, v0x555dec303460_0, v0x555dec303b50_0;
E_0x555dec2e8830/2 .event anyedge, v0x555dec3045d0_0;
E_0x555dec2e8830 .event/or E_0x555dec2e8830/0, E_0x555dec2e8830/1, E_0x555dec2e8830/2;
S_0x555dec3047f0 .scope module, "H_L" "HILO" 6 251, 6 65 0, S_0x555dec1ca1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "LO";
    .port_info 2 /INPUT 32 "HI";
    .port_info 3 /OUTPUT 32 "LO_out";
    .port_info 4 /OUTPUT 32 "HI_out";
v0x555dec3049a0_0 .net "HI", 31 0, v0x555dec2ea2a0_0;  alias, 1 drivers
v0x555dec304a80_0 .var "HI_out", 31 0;
v0x555dec304b40_0 .net "LO", 31 0, v0x555dec2eb1a0_0;  alias, 1 drivers
v0x555dec304c40_0 .var "LO_out", 31 0;
v0x555dec304d00_0 .net "clk", 0 0, v0x555dec312d10_0;  alias, 1 drivers
E_0x555dec1c5c00 .event posedge, v0x555dec304d00_0;
S_0x555dec3063c0 .scope module, "cpuIR" "IR" 5 469, 7 1 0, S_0x555dec1ca030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IW";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "Itype";
    .port_info 3 /OUTPUT 1 "Jtype";
    .port_info 4 /OUTPUT 1 "isArith";
    .port_info 5 /OUTPUT 1 "isBranch";
    .port_info 6 /OUTPUT 1 "P";
    .port_info 7 /OUTPUT 1 "N";
    .port_info 8 /OUTPUT 1 "Z";
    .port_info 9 /OUTPUT 1 "EQ";
    .port_info 10 /OUTPUT 1 "NEQ";
    .port_info 11 /OUTPUT 1 "link";
    .port_info 12 /OUTPUT 1 "signReqd";
    .port_info 13 /OUTPUT 6 "OPCODE";
    .port_info 14 /OUTPUT 6 "FUNCCODE";
    .port_info 15 /OUTPUT 5 "RT";
v0x555dec306780_0 .var "EQ", 0 0;
v0x555dec306890_0 .var "FUNCCODE", 5 0;
v0x555dec306970_0 .net "IW", 31 0, v0x555dec30d920_0;  1 drivers
v0x555dec306a30_0 .var "Itype", 0 0;
v0x555dec306af0_0 .var "Jtype", 0 0;
v0x555dec306c00_0 .var "N", 0 0;
v0x555dec306cf0_0 .var "NEQ", 0 0;
v0x555dec306de0_0 .var "OPCODE", 5 0;
v0x555dec306ec0_0 .var "P", 0 0;
v0x555dec306ff0_0 .var "RT", 4 0;
v0x555dec3070d0_0 .var "Rtype", 0 0;
v0x555dec307190_0 .var "Z", 0 0;
v0x555dec307280_0 .var "funccode", 5 0;
v0x555dec307360_0 .var "isArith", 0 0;
v0x555dec307420_0 .var "isBranch", 0 0;
v0x555dec3074e0_0 .var "link", 0 0;
v0x555dec3075a0_0 .var "opcode", 5 0;
v0x555dec307790_0 .var "rt", 4 0;
v0x555dec307870_0 .var "signReqd", 0 0;
E_0x555dec2bee80/0 .event anyedge, v0x555dec306970_0, v0x555dec3075a0_0, v0x555dec307280_0, v0x555dec307790_0;
E_0x555dec2bee80/1 .event anyedge, v0x555dec3070d0_0;
E_0x555dec2bee80 .event/or E_0x555dec2bee80/0, E_0x555dec2bee80/1;
S_0x555dec307b30 .scope module, "cpuLAS" "loadandstore" 5 539, 8 25 0, S_0x555dec1ca030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cycle";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 32 "reg_s";
    .port_info 3 /INPUT 32 "reg_t";
    .port_info 4 /INPUT 32 "mem_read";
    .port_info 5 /INPUT 32 "instruction";
    .port_info 6 /OUTPUT 4 "byteenable";
    .port_info 7 /OUTPUT 32 "reg_write";
    .port_info 8 /OUTPUT 32 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_enable";
    .port_info 10 /OUTPUT 5 "reg_write_index";
    .port_info 11 /OUTPUT 32 "mem_address";
    .port_info 12 /OUTPUT 1 "write_enable";
    .port_info 13 /OUTPUT 1 "read_enable";
v0x555dec308d20_0 .net "a_extended_byte", 31 0, L_0x555dec323ea0;  1 drivers
v0x555dec308e00_0 .net "a_extended_half", 31 0, L_0x555dec324120;  1 drivers
v0x555dec308ed0_0 .var "byteenable", 3 0;
v0x555dec308fa0_0 .net "cycle", 0 0, v0x555dec30cb70_0;  alias, 1 drivers
v0x555dec309060_0 .net "fetch", 0 0, v0x555dec30ccb0_0;  alias, 1 drivers
v0x555dec309170_0 .net "instruction", 31 0, v0x555dec30d920_0;  alias, 1 drivers
v0x555dec309230_0 .net "l_extended_byte", 31 0, L_0x555dec323fe0;  1 drivers
v0x555dec309300_0 .net "l_extended_half", 31 0, L_0x555dec324300;  1 drivers
v0x555dec3093d0_0 .var "mem_address", 31 0;
v0x555dec309490_0 .var "mem_byte", 7 0;
v0x555dec309580_0 .var "mem_half", 15 0;
v0x555dec309650_0 .net "mem_read", 31 0, v0x555dec312490_0;  alias, 1 drivers
v0x555dec309710_0 .var "mem_write", 31 0;
v0x555dec3097f0_0 .net "offset", 15 0, L_0x555dec323da0;  1 drivers
v0x555dec3098d0_0 .net "opcode1", 2 0, L_0x555dec323bd0;  1 drivers
v0x555dec3099b0_0 .net "opcode2", 2 0, L_0x555dec323c70;  1 drivers
v0x555dec309a90_0 .var "read_enable", 0 0;
v0x555dec309c60_0 .var "reg_enable", 0 0;
v0x555dec309d20_0 .net "reg_s", 31 0, v0x555dec30dd70_0;  1 drivers
v0x555dec309e00_0 .net "reg_t", 31 0, v0x555dec30de10_0;  1 drivers
v0x555dec309ee0_0 .var "reg_write", 31 0;
v0x555dec309fc0_0 .var "reg_write_index", 4 0;
v0x555dec30a0a0_0 .var "u", 0 0;
v0x555dec30a140_0 .var "write_enable", 0 0;
E_0x555dec2bf6c0/0 .event anyedge, v0x555dec3098d0_0, v0x555dec308fa0_0, v0x555dec309d20_0, v0x555dec3097f0_0;
E_0x555dec2bf6c0/1 .event anyedge, v0x555dec306970_0, v0x555dec3099b0_0, v0x555dec309650_0, v0x555dec3093d0_0;
E_0x555dec2bf6c0/2 .event anyedge, v0x555dec308180_0, v0x555dec308240_0, v0x555dec308320_0, v0x555dec308950_0;
E_0x555dec2bf6c0/3 .event anyedge, v0x555dec308a10_0, v0x555dec308af0_0, v0x555dec309e00_0, v0x555dec309060_0;
E_0x555dec2bf6c0 .event/or E_0x555dec2bf6c0/0, E_0x555dec2bf6c0/1, E_0x555dec2bf6c0/2, E_0x555dec2bf6c0/3;
L_0x555dec323bd0 .part v0x555dec30d920_0, 29, 3;
L_0x555dec323c70 .part v0x555dec30d920_0, 26, 3;
L_0x555dec323da0 .part v0x555dec30d920_0, 0, 16;
S_0x555dec307da0 .scope module, "b" "extend8" 8 195, 8 1 0, S_0x555dec307b30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /OUTPUT 32 "a_extended";
    .port_info 3 /OUTPUT 32 "l_extended";
L_0x7f2a1aa6b060 .functor BUFT 1, C4<111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555dec307fa0_0 .net/2u *"_ivl_0", 23 0, L_0x7f2a1aa6b060;  1 drivers
L_0x7f2a1aa6b0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dec3080a0_0 .net/2u *"_ivl_4", 23 0, L_0x7f2a1aa6b0a8;  1 drivers
v0x555dec308180_0 .net "a", 7 0, v0x555dec309490_0;  1 drivers
v0x555dec308240_0 .net "a_extended", 31 0, L_0x555dec323ea0;  alias, 1 drivers
v0x555dec308320_0 .net "l_extended", 31 0, L_0x555dec323fe0;  alias, 1 drivers
v0x555dec308450_0 .net "u", 0 0, v0x555dec30a0a0_0;  1 drivers
L_0x555dec323ea0 .concat [ 8 24 0 0], v0x555dec309490_0, L_0x7f2a1aa6b060;
L_0x555dec323fe0 .concat [ 8 24 0 0], v0x555dec309490_0, L_0x7f2a1aa6b0a8;
S_0x555dec308590 .scope module, "h" "extend16" 8 197, 8 13 0, S_0x555dec307b30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /OUTPUT 32 "a_extended";
    .port_info 3 /OUTPUT 32 "l_extended";
L_0x7f2a1aa6b0f0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555dec308790_0 .net/2u *"_ivl_0", 15 0, L_0x7f2a1aa6b0f0;  1 drivers
L_0x7f2a1aa6b138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555dec308870_0 .net/2u *"_ivl_4", 15 0, L_0x7f2a1aa6b138;  1 drivers
v0x555dec308950_0 .net "a", 15 0, v0x555dec309580_0;  1 drivers
v0x555dec308a10_0 .net "a_extended", 31 0, L_0x555dec324120;  alias, 1 drivers
v0x555dec308af0_0 .net "l_extended", 31 0, L_0x555dec324300;  alias, 1 drivers
v0x555dec308c20_0 .net "u", 0 0, v0x555dec30a0a0_0;  alias, 1 drivers
L_0x555dec324120 .concat [ 16 16 0 0], v0x555dec309580_0, L_0x7f2a1aa6b0f0;
L_0x555dec324300 .concat [ 16 16 0 0], v0x555dec309580_0, L_0x7f2a1aa6b138;
S_0x555dec30a3c0 .scope module, "cpuPC" "pc" 5 524, 9 1 0, S_0x555dec1ca030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "halt";
    .port_info 3 /INPUT 32 "PCOffset";
    .port_info 4 /INPUT 1 "updatePC";
    .port_info 5 /INPUT 32 "reg_jump_value";
    .port_info 6 /INPUT 1 "jump_r";
    .port_info 7 /INPUT 1 "jump_const";
    .port_info 8 /OUTPUT 32 "PC";
v0x555dec30a6d0_0 .var "PC", 31 0;
v0x555dec30a7d0_0 .net "PCOffset", 31 0, v0x555dec30e550_0;  1 drivers
v0x555dec30a8b0_0 .var "PC_offset_delayed", 31 0;
v0x555dec30a970_0 .net "clk", 0 0, v0x555dec312d10_0;  alias, 1 drivers
v0x555dec30aa60_0 .net "halt", 0 0, v0x555dec30d7f0_0;  1 drivers
v0x555dec30ab70_0 .net "jump_const", 0 0, v0x555dec30fd10_0;  1 drivers
v0x555dec30ac30_0 .net "jump_r", 0 0, v0x555dec30fde0_0;  1 drivers
v0x555dec30acf0_0 .var "o_delay", 0 0;
v0x555dec30adb0_0 .var "r_delay", 0 0;
v0x555dec30ae70_0 .net "reg_jump_value", 31 0, v0x555dec30feb0_0;  1 drivers
v0x555dec30af50_0 .var "reg_value_delayed", 31 0;
v0x555dec30b030_0 .net "reset", 0 0, v0x555dec3130e0_0;  alias, 1 drivers
v0x555dec30b0d0_0 .net "updatePC", 0 0, L_0x555dec323b10;  1 drivers
S_0x555dec30b300 .scope module, "cpuRegFile" "registerfile" 5 508, 10 1 0, S_0x555dec1ca030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WENREG";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "Rs";
    .port_info 4 /INPUT 5 "Rt";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "RdDATA";
    .port_info 7 /OUTPUT 32 "RsDATA";
    .port_info 8 /OUTPUT 32 "RtDATA";
    .port_info 9 /OUTPUT 32 "register_v0";
v0x555dec30b820_0 .net "Rd", 4 0, v0x555dec30ec40_0;  1 drivers
v0x555dec30b920_0 .net "RdDATA", 31 0, v0x555dec30ff80_0;  1 drivers
v0x555dec30ba00_0 .net "Rs", 4 0, v0x555dec30ede0_0;  1 drivers
v0x555dec30bac0_0 .var "RsDATA", 31 0;
v0x555dec30bba0_0 .net "Rt", 4 0, v0x555dec30ef80_0;  1 drivers
v0x555dec30bcd0_0 .var "RtDATA", 31 0;
v0x555dec30bdb0_0 .net "WENREG", 0 0, L_0x555dec323920;  1 drivers
v0x555dec30be70_0 .net "clk", 0 0, v0x555dec312d10_0;  alias, 1 drivers
v0x555dec30bf10 .array "regFile", 31 0, 31 0;
v0x555dec30c060_0 .var "register_v0", 31 0;
v0x555dec30c140_0 .net "reset", 0 0, v0x555dec3130e0_0;  alias, 1 drivers
E_0x555dec2c0060 .event posedge, v0x555dec2eb680_0, v0x555dec304d00_0;
S_0x555dec30b520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 22, 10 22 0, S_0x555dec30b300;
 .timescale 0 0;
v0x555dec30b720_0 .var/2s "i", 31 0;
S_0x555dec30c380 .scope module, "cpuSM" "statemac" 5 454, 11 1 0, S_0x555dec1ca030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /INPUT 1 "waitrequest";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "f";
    .port_info 6 /OUTPUT 1 "e1";
    .port_info 7 /OUTPUT 1 "e2";
P_0x555dec2baf80 .param/l "exec1" 0 11 12, C4<011>;
P_0x555dec2bafc0 .param/l "exec2" 0 11 12, C4<101>;
P_0x555dec2bb000 .param/l "fetch" 0 11 12, C4<001>;
P_0x555dec2bb040 .param/l "halt_state" 0 11 12, C4<000>;
P_0x555dec2bb080 .param/l "stall_e1" 0 11 12, C4<100>;
P_0x555dec2bb0c0 .param/l "stall_e2" 0 11 12, C4<110>;
P_0x555dec2bb100 .param/l "stall_f" 0 11 12, C4<010>;
v0x555dec30c960_0 .var "active", 0 0;
v0x555dec30ca20_0 .net "clk", 0 0, v0x555dec312d10_0;  alias, 1 drivers
v0x555dec30cb70_0 .var "e1", 0 0;
v0x555dec30cc10_0 .var "e2", 0 0;
v0x555dec30ccb0_0 .var "f", 0 0;
v0x555dec30cd50_0 .net "halt", 0 0, v0x555dec30d7f0_0;  alias, 1 drivers
v0x555dec30cdf0_0 .net "reset", 0 0, v0x555dec3130e0_0;  alias, 1 drivers
v0x555dec30cf20_0 .var "state", 2 0;
v0x555dec30cfc0_0 .net "waitrequest", 0 0, L_0x555dec2ef890;  alias, 1 drivers
S_0x555dec311470 .scope module, "ramInst" "RAM_8x_40000_avalon" 3 29, 12 1 0, S_0x555dec1e1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 1 "in_waitreq";
    .port_info 8 /OUTPUT 1 "waitreq";
P_0x555dec311670 .param/str "RAM_INIT_FILE" 0 12 14, "./test/2-bin/1-arithmetic_testing/multu_2b.hex.txt";
L_0x555dec2bce70 .functor BUFZ 1, v0x555dec3132d0_0, C4<0>, C4<0>, C4<0>;
L_0x555dec2a53b0 .functor AND 1, v0x555dec312d10_0, L_0x555dec3135e0, C4<1>, C4<1>;
v0x555dec311ca0_0 .net *"_ivl_4", 0 0, L_0x555dec3135e0;  1 drivers
v0x555dec311d80_0 .net *"_ivl_6", 0 0, L_0x555dec2a53b0;  1 drivers
v0x555dec311e40_0 .net "address", 31 0, v0x555dec30e5f0_0;  alias, 1 drivers
v0x555dec311f30_0 .net "byte_en", 3 0, v0x555dec308ed0_0;  alias, 1 drivers
v0x555dec311ff0_0 .net "clk", 0 0, v0x555dec312d10_0;  alias, 1 drivers
v0x555dec3120e0_0 .net "in_waitreq", 0 0, v0x555dec3132d0_0;  1 drivers
v0x555dec3121a0_0 .var "mapped_address", 31 0;
v0x555dec312280 .array "memory", 0 39999, 7 0;
v0x555dec312340_0 .net "read", 0 0, L_0x555dec324440;  alias, 1 drivers
v0x555dec312490_0 .var "read_data", 31 0;
v0x555dec312550_0 .net "waitreq", 0 0, L_0x555dec2bce70;  alias, 1 drivers
v0x555dec3125f0_0 .net "write", 0 0, L_0x555dec324500;  alias, 1 drivers
v0x555dec3126b0_0 .net "write_data", 31 0, v0x555dec309710_0;  alias, 1 drivers
E_0x555dec2c0860 .event posedge, L_0x555dec2a53b0;
L_0x555dec3135e0 .reduce/nor L_0x555dec2bce70;
S_0x555dec311910 .scope begin, "$unm_blk_181" "$unm_blk_181" 12 21, 12 21 0, S_0x555dec311470;
 .timescale 0 0;
v0x555dec311ac0_0 .var/i "i", 31 0;
v0x555dec311bc0_0 .var/i "j", 31 0;
    .scope S_0x555dec311470;
T_0 ;
    %fork t_1, S_0x555dec311910;
    %jmp t_0;
    .scope S_0x555dec311910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec311ac0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555dec311ac0_0;
    %cmpi/s 40000, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555dec311ac0_0;
    %store/vec4a v0x555dec312280, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555dec311ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555dec311ac0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 12 31 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x555dec311670 {0 0 0};
    %vpi_call/w 12 32 "$readmemh", P_0x555dec311670, v0x555dec312280, 32'sb00000000000000000100111000100000, 32'sb00000000000000001001110000111111 {0 0 0};
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x555dec311bc0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x555dec311bc0_0;
    %cmpi/s 20030, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_call/w 12 36 "$display", "RAM : INIT : RAM contents at %h are: %h", v0x555dec311bc0_0, &A<v0x555dec312280, v0x555dec311bc0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555dec311bc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555dec311bc0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x555dec311470;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x555dec311470;
T_1 ;
    %wait E_0x555dec2c0860;
    %load/vec4 v0x555dec312340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555dec311e40_0;
    %cmpi/u 20000, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x555dec311e40_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %load/vec4 v0x555dec311e40_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec311e40_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x555dec311e40_0;
    %load/vec4a v0x555dec312280, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec312490_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 3217031168, 0, 33;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 33;
    %cmpi/u 3217051168, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 35;
    %pushi/vec4 3892840900, 0, 32;
    %concati/vec4 3, 0, 3;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 35;
    %pushi/vec4 3892840900, 0, 32;
    %concati/vec4 2, 0, 3;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec311e40_0;
    %pad/u 35;
    %pushi/vec4 3892840900, 0, 32;
    %concati/vec4 1, 0, 3;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec311e40_0;
    %pad/u 34;
    %subi 3217011168, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x555dec312280, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec312490_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec312490_0, 0, 32;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x555dec3125f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x555dec311e40_0;
    %cmpi/u 20000, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0x555dec311e40_0;
    %store/vec4 v0x555dec3121a0_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3217031168, 0, 33;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 33;
    %cmpi/u 3217051168, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x555dec311e40_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %pad/u 32;
    %store/vec4 v0x555dec3121a0_0, 0, 32;
T_1.10 ;
T_1.9 ;
    %load/vec4 v0x555dec311f30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x555dec3126b0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x555dec3121a0_0;
    %store/vec4a v0x555dec312280, 4, 0;
T_1.12 ;
    %load/vec4 v0x555dec311f30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x555dec3126b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555dec3121a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555dec312280, 4, 0;
T_1.14 ;
    %load/vec4 v0x555dec311f30_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x555dec3126b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555dec3121a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555dec312280, 4, 0;
T_1.16 ;
    %load/vec4 v0x555dec311f30_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x555dec3126b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555dec3121a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555dec312280, 4, 0;
T_1.18 ;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555dec30c380;
T_2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555dec30cf20_0, 0, 3;
    %end;
    .thread T_2, $init;
    .scope S_0x555dec30c380;
T_3 ;
    %wait E_0x555dec1c5c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30cb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30cc10_0, 0, 1;
    %load/vec4 v0x555dec30cf20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %vpi_call/w 11 27 "$display", "FSM: FETCH" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x555dec30cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x555dec30cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.13 ;
T_3.11 ;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30ccb0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %vpi_call/w 11 45 "$display", "FSM: EXEC1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x555dec30cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.17 ;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30cb70_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %vpi_call/w 11 60 "$display", "FSM: EXEC2" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30cc10_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %vpi_call/w 11 72 "$display", "FSM: HALT" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.21 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.23 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.25 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30c960_0, 0, 1;
    %load/vec4 v0x555dec30cfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555dec30cf20_0, 0;
T_3.27 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555dec3063c0;
T_4 ;
    %wait E_0x555dec2bee80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec3070d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec306a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec306af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec307360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec307420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec306ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec306c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec307190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec306780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec306cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec3074e0_0, 0, 1;
    %load/vec4 v0x555dec306970_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x555dec3075a0_0, 0, 6;
    %load/vec4 v0x555dec306970_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555dec307280_0, 0, 6;
    %load/vec4 v0x555dec306970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec307790_0, 0, 5;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec3070d0_0, 0, 1;
    %load/vec4 v0x555dec307280_0;
    %store/vec4 v0x555dec306890_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306af0_0, 0, 1;
    %load/vec4 v0x555dec3075a0_0;
    %store/vec4 v0x555dec306de0_0, 0, 6;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306a30_0, 0, 1;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.4, 9;
    %load/vec4 v0x555dec307790_0;
    %store/vec4 v0x555dec306ff0_0, 0, 5;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x555dec3075a0_0;
    %store/vec4 v0x555dec306de0_0, 0, 6;
    %load/vec4 v0x555dec307280_0;
    %store/vec4 v0x555dec306890_0, 0, 6;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec307360_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 1, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec307420_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306780_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306ec0_0, 0, 1;
T_4.12 ;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.14, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec307190_0, 0, 1;
T_4.14 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec307190_0, 0, 1;
T_4.16 ;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.18, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306c00_0, 0, 1;
T_4.18 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec306cf0_0, 0, 1;
T_4.20 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3070d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307280_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x555dec3075a0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec307790_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.22, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec3074e0_0, 0, 1;
T_4.22 ;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3075a0_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec307870_0, 0, 1;
T_4.24 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555dec27b820;
T_5 ;
    %wait E_0x555dec2be280;
    %load/vec4 v0x555dec2eb680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec2eb1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec2ea2a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555dec29d650_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.2 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %add;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.3 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %add;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.4 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %and;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.5 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %and;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.6 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %div;
    %store/vec4 v0x555dec2eb1a0_0, 0, 32;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %mod;
    %store/vec4 v0x555dec2ea2a0_0, 0, 32;
    %jmp T_5.30;
T_5.7 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %div;
    %store/vec4 v0x555dec2eb1a0_0, 0, 32;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %mod;
    %store/vec4 v0x555dec2ea2a0_0, 0, 32;
    %jmp T_5.30;
T_5.8 ;
    %load/vec4 v0x555dec2eb1a0_0;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.9 ;
    %load/vec4 v0x555dec2ea2a0_0;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.10 ;
    %load/vec4 v0x555dec2ef940_0;
    %pad/u 64;
    %load/vec4 v0x555dec2e8d50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555dec2bcfd0_0, 0, 64;
    %load/vec4 v0x555dec2bcfd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555dec2eb1a0_0, 0, 32;
    %load/vec4 v0x555dec2bcfd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555dec2ea2a0_0, 0, 32;
    %jmp T_5.30;
T_5.11 ;
    %load/vec4 v0x555dec2ef940_0;
    %pad/u 64;
    %load/vec4 v0x555dec2e8d50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555dec2bcfd0_0, 0, 64;
    %load/vec4 v0x555dec2bcfd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555dec2eb1a0_0, 0, 32;
    %load/vec4 v0x555dec2bcfd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555dec2ea2a0_0, 0, 32;
    %jmp T_5.30;
T_5.12 ;
    %load/vec4 v0x555dec2ef940_0;
    %store/vec4 v0x555dec2eb1a0_0, 0, 32;
    %jmp T_5.30;
T_5.13 ;
    %load/vec4 v0x555dec2ef940_0;
    %store/vec4 v0x555dec2ea2a0_0, 0, 32;
    %jmp T_5.30;
T_5.14 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %or;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.15 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %or;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.16 ;
    %load/vec4 v0x555dec2ef940_0;
    %ix/getv 4, v0x555dec2e8d50_0;
    %shiftl 4;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.17 ;
    %load/vec4 v0x555dec2ef940_0;
    %ix/getv 4, v0x555dec303540_0;
    %shiftl 4;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.18 ;
    %load/vec4 v0x555dec2ef940_0;
    %ix/getv 4, v0x555dec303540_0;
    %shiftr 4;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.19 ;
    %load/vec4 v0x555dec2ef940_0;
    %ix/getv 4, v0x555dec2e8d50_0;
    %shiftr 4;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.20 ;
    %load/vec4 v0x555dec2ef940_0;
    %ix/getv 4, v0x555dec303540_0;
    %shiftr 4;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.21 ;
    %load/vec4 v0x555dec2ef940_0;
    %ix/getv 4, v0x555dec2e8d50_0;
    %shiftr 4;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.22 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.23 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.24 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.25 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.26 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %sub;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.27 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %xor;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.28 ;
    %load/vec4 v0x555dec2ef940_0;
    %load/vec4 v0x555dec2e8d50_0;
    %xor;
    %store/vec4 v0x555dec303460_0, 0, 32;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555dec303720;
T_6 ;
    %wait E_0x555dec2e8830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec3040a0_0, 0, 1;
    %load/vec4 v0x555dec304450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555dec303a50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec303a50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec3040a0_0, 0, 1;
T_6.2 ;
T_6.0 ;
    %load/vec4 v0x555dec304160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x555dec303a50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec3040a0_0, 0, 1;
T_6.6 ;
T_6.4 ;
    %load/vec4 v0x555dec303fe0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x555dec3042b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.8, 9;
    %load/vec4 v0x555dec303a50_0;
    %store/vec4 v0x555dec303c30_0, 0, 32;
    %load/vec4 v0x555dec303dd0_0;
    %store/vec4 v0x555dec303cf0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555dec304370_0, 0, 6;
    %load/vec4 v0x555dec304510_0;
    %store/vec4 v0x555dec303b50_0, 0, 32;
    %load/vec4 v0x555dec303b50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec303fe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555dec303b50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec3042b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec3040a0_0, 0, 1;
T_6.10 ;
T_6.8 ;
    %load/vec4 v0x555dec3045d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x555dec303a50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec3040a0_0, 0, 1;
T_6.14 ;
T_6.12 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555dec3047f0;
T_7 ;
    %wait E_0x555dec1c5c00;
    %load/vec4 v0x555dec304b40_0;
    %assign/vec4 v0x555dec304c40_0, 0;
    %load/vec4 v0x555dec3049a0_0;
    %assign/vec4 v0x555dec304a80_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555dec1ca1c0;
T_8 ;
    %wait E_0x555dec2ef6e0;
    %vpi_call/w 6 260 "$display", "ALU: ALU input A:", v0x555dec305320_0 {0 0 0};
    %vpi_call/w 6 261 "$display", "ALU: ALU input B:", v0x555dec3053f0_0 {0 0 0};
    %vpi_call/w 6 262 "$display", "ALU: ALU opcode:", v0x555dec3054c0_0 {0 0 0};
    %vpi_call/w 6 263 "$display", "ALU: ALU r:", v0x555dec305590_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x555dec1ca1c0;
T_9 ;
Ewait_0 .event/or E_0x555dec2ef900, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555dec305ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec305c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec305b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec3061b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec305d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x555dec3059f0_0;
    %store/vec4 v0x555dec3054c0_0, 0, 6;
    %load/vec4 v0x555dec305850_0;
    %store/vec4 v0x555dec305320_0, 0, 32;
    %load/vec4 v0x555dec305920_0;
    %store/vec4 v0x555dec3053f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555dec305230_0;
    %store/vec4 v0x555dec305320_0, 0, 32;
    %load/vec4 v0x555dec3056c0_0;
    %store/vec4 v0x555dec3053f0_0, 0, 32;
    %load/vec4 v0x555dec305e00_0;
    %store/vec4 v0x555dec3054c0_0, 0, 6;
    %load/vec4 v0x555dec305590_0;
    %store/vec4 v0x555dec305f70_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555dec30b300;
T_10 ;
    %wait E_0x555dec2c0060;
    %load/vec4 v0x555dec30ba00_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 4;
    %load/vec4a v0x555dec30bf10, 4;
    %assign/vec4 v0x555dec30bac0_0, 0;
    %load/vec4 v0x555dec30bba0_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 4;
    %load/vec4a v0x555dec30bf10, 4;
    %assign/vec4 v0x555dec30bcd0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555dec30bf10, 4;
    %assign/vec4 v0x555dec30c060_0, 0;
    %load/vec4 v0x555dec30c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_3, S_0x555dec30b520;
    %jmp t_2;
    .scope S_0x555dec30b520;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30b720_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x555dec30b720_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555dec30b720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dec30bf10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555dec30b720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555dec30b720_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x555dec30b300;
t_2 %join;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555dec30bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555dec30b920_0;
    %load/vec4 v0x555dec30b820_0;
    %pad/u 32;
    %cast2;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555dec30bf10, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555dec30a3c0;
T_11 ;
    %wait E_0x555dec1c5c00;
    %load/vec4 v0x555dec30b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555dec30a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30acf0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555dec30aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555dec30a6d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 9 26 "$display", "PC: not reset or halt" {0 0 0};
    %load/vec4 v0x555dec30b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call/w 9 29 "$display", "PC: current value before increment: %h", v0x555dec30a6d0_0 {0 0 0};
    %load/vec4 v0x555dec30adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %vpi_call/w 9 45 "$display", "PC: In r_delay: %h", v0x555dec30af50_0 {0 0 0};
    %load/vec4 v0x555dec30af50_0;
    %muli 4, 0, 32;
    %assign/vec4 v0x555dec30a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dec30adb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x555dec30acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %vpi_call/w 9 50 "$display", "PC: In o_delay" {0 0 0};
    %load/vec4 v0x555dec30a6d0_0;
    %load/vec4 v0x555dec30a8b0_0;
    %add;
    %assign/vec4 v0x555dec30a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dec30acf0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x555dec30ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %vpi_call/w 9 55 "$display", "PC: In jump_r" {0 0 0};
    %load/vec4 v0x555dec30ae70_0;
    %assign/vec4 v0x555dec30af50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dec30adb0_0, 0;
    %load/vec4 v0x555dec30a6d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555dec30a6d0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x555dec30ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %vpi_call/w 9 61 "$display", "PC: In jump_constant" {0 0 0};
    %load/vec4 v0x555dec30a7d0_0;
    %assign/vec4 v0x555dec30a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dec30acf0_0, 0;
    %load/vec4 v0x555dec30a6d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555dec30a6d0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x555dec30a6d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555dec30a6d0_0, 0;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555dec307b30;
T_12 ;
    %wait E_0x555dec2bf6c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30a140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec309a90_0, 0, 1;
    %load/vec4 v0x555dec3098d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x555dec308fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x555dec309d20_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dec3097f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555dec3093d0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec309a90_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec309c60_0, 0, 1;
    %load/vec4 v0x555dec309170_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec309fc0_0, 0, 5;
    %load/vec4 v0x555dec3099b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.12;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30a0a0_0, 0, 1;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.18;
T_12.15 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.18;
T_12.16 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %load/vec4 v0x555dec309490_0;
    %cmpi/e 255, 127, 8;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x555dec308d20_0;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0x555dec309230_0;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
T_12.20 ;
    %jmp T_12.12;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30a0a0_0, 0, 1;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.26;
T_12.21 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.26;
T_12.22 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.26;
T_12.23 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.26;
T_12.24 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555dec309490_0, 0, 8;
    %jmp T_12.26;
T_12.26 ;
    %pop/vec4 1;
    %load/vec4 v0x555dec309230_0;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.12;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30a0a0_0, 0, 1;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555dec309580_0, 0, 16;
    %jmp T_12.30;
T_12.27 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309580_0, 0, 16;
    %jmp T_12.30;
T_12.28 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309580_0, 0, 16;
    %jmp T_12.30;
T_12.30 ;
    %pop/vec4 1;
    %load/vec4 v0x555dec309580_0;
    %cmpi/e 65535, 32767, 16;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x555dec308e00_0;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x555dec309300_0;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
T_12.32 ;
    %jmp T_12.12;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30a0a0_0, 0, 1;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555dec309580_0, 0, 16;
    %jmp T_12.36;
T_12.33 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309580_0, 0, 16;
    %jmp T_12.36;
T_12.34 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309580_0, 0, 16;
    %jmp T_12.36;
T_12.36 ;
    %pop/vec4 1;
    %load/vec4 v0x555dec309300_0;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.42;
T_12.37 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.42;
T_12.38 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309e00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.42;
T_12.39 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.42;
T_12.40 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555dec309e00_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.48;
T_12.43 ;
    %load/vec4 v0x555dec309e00_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.48;
T_12.44 ;
    %load/vec4 v0x555dec309e00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.48;
T_12.45 ;
    %load/vec4 v0x555dec309e00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.48;
T_12.46 ;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309650_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %jmp T_12.48;
T_12.48 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555dec3098d0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec3099b0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.49, 8;
    %load/vec4 v0x555dec308fa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec309060_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.51, 8;
    %load/vec4 v0x555dec3097f0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555dec309ee0_0, 0, 32;
    %load/vec4 v0x555dec309170_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec309fc0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec309c60_0, 0, 1;
T_12.51 ;
    %jmp T_12.50;
T_12.49 ;
    %load/vec4 v0x555dec3098d0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.53, 4;
    %load/vec4 v0x555dec308fa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555dec309060_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30a140_0, 0, 1;
    %load/vec4 v0x555dec309d20_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555dec3097f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555dec3093d0_0, 0, 32;
    %load/vec4 v0x555dec309e00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec309e00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309e00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec309e00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec309710_0, 0, 32;
    %load/vec4 v0x555dec3099b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.57, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.61;
T_12.57 ;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.65, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.67;
T_12.62 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.67;
T_12.63 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.67;
T_12.64 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.67;
T_12.65 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.67;
T_12.67 ;
    %pop/vec4 1;
    %jmp T_12.61;
T_12.58 ;
    %load/vec4 v0x555dec3093d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.68, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.69, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.71;
T_12.68 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.71;
T_12.69 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.71;
T_12.71 ;
    %pop/vec4 1;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555dec308ed0_0, 0, 4;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
T_12.55 ;
T_12.53 ;
T_12.50 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555dec1ca030;
T_13 ;
    %wait E_0x555dec1ae6c0;
    %load/vec4 v0x555dec30d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 5 125 "$display", "CTRL: Here is the result = %d", v0x555dec30eaa0_0 {0 0 0};
    %load/vec4 v0x555dec30e490_0;
    %store/vec4 v0x555dec30e5f0_0, 0, 32;
    %vpi_call/w 5 128 "$display", "CTRL: Read instruction at RAM address: %h", v0x555dec30e5f0_0 {0 0 0};
    %load/vec4 v0x555dec30e490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30d7f0_0, 0, 1;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
T_13.0 ;
    %load/vec4 v0x555dec30d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call/w 5 141 "$display", "CTRL: RAM INFO DATA READ: %h", v0x555dec30e6b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %load/vec4 v0x555dec30e6b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555dec30e6b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec30e6b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555dec30e6b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555dec30d920_0, 0, 32;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x555dec30e310_0, 0, 6;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555dec30d750_0, 0, 6;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %vpi_call/w 5 150 "$display", "CTRL : instruction word: %h, opcode: %b, funccode: %b", v0x555dec30d920_0, v0x555dec30e310_0, v0x555dec30d750_0 {0 0 0};
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_13.6, 4;
    %vpi_call/w 5 156 "$display", "RRRRRRRRRR type" {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.8, 4;
    %vpi_call/w 5 162 "$display", "JJJJJJJJJJJ type" {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 5 168 "$display", "IIIIIIIIII type" {0 0 0};
T_13.9 ;
T_13.7 ;
    %vpi_call/w 5 176 "$display", "DECODE: Decoding is done, enterring parameter assginment" {0 0 0};
    %load/vec4 v0x555dec30f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 33, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 42, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30f1f0_0, 0, 5;
    %load/vec4 v0x555dec30d750_0;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30f1f0_0, 0, 5;
    %load/vec4 v0x555dec30d750_0;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555dec30f1f0_0, 0, 5;
    %load/vec4 v0x555dec30d750_0;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %vpi_call/w 5 203 "$display", "CTRL: SLL SHAMT %h, Instruction:%h, FUNCCODE:%b", v0x555dec30f1f0_0, v0x555dec30d920_0, v0x555dec30d750_0 {0 0 0};
    %vpi_call/w 5 204 "$display", "HHHHHHHHH ALU CODE %h", v0x555dec30d290_0 {0 0 0};
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 17, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 19, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.18, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30f1f0_0, 0, 5;
    %load/vec4 v0x555dec30d750_0;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %vpi_call/w 5 213 "$display", "Detect JR in EXEC 1, Rs: %d", v0x555dec30ede0_0 {0 0 0};
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_13.20, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30f1f0_0, 0, 5;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %jmp T_13.21;
T_13.20 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 16, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 18, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.22, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30f1f0_0, 0, 5;
    %load/vec4 v0x555dec30d750_0;
    %store/vec4 v0x555dec30d290_0, 0, 6;
T_13.22 ;
T_13.21 ;
T_13.19 ;
T_13.17 ;
T_13.15 ;
T_13.13 ;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x555dec30daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_13.26, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 1, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_13.28, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dec30da10_0, 0, 16;
T_13.28 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %jmp T_13.27;
T_13.26 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 7, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.30, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dec30da10_0, 0, 16;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %jmp T_13.31;
T_13.30 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.32, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dec30da10_0, 0, 16;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30e310_0;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %load/vec4 v0x555dec30ef80_0;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %vpi_call/w 5 258 "$display", "CTRL: INFO: ADDIU called" {0 0 0};
    %vpi_call/w 5 259 "$display", "CTRL: INPUT INFO: Rs = %h Rt = %h Immediate = %h ALUCODE = %h Rd = %h", &PV<v0x555dec30d920_0, 21, 5>, &PV<v0x555dec30d920_0, 16, 5>, &PV<v0x555dec30d920_0, 0, 16>, v0x555dec30e310_0, v0x555dec30ede0_0 {0 0 0};
    %jmp T_13.33;
T_13.32 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.34, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dec30da10_0, 0, 16;
    %load/vec4 v0x555dec30e310_0;
    %parti/s 3, 3, 3;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30fbd0_0, 0, 1;
    %load/vec4 v0x555dec30dc30_0;
    %store/vec4 v0x555dec30e5f0_0, 0, 32;
    %jmp T_13.37;
T_13.36 ;
    %load/vec4 v0x555dec30e310_0;
    %parti/s 3, 3, 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30fc70_0, 0, 1;
T_13.38 ;
T_13.37 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555dec30d290_0, 0, 6;
    %jmp T_13.35;
T_13.34 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555dec30ede0_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555dec30ef80_0, 0, 5;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555dec30da10_0, 0, 16;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555dec30d290_0, 0, 6;
T_13.40 ;
T_13.35 ;
T_13.33 ;
T_13.31 ;
T_13.27 ;
    %jmp T_13.25;
T_13.24 ;
    %load/vec4 v0x555dec30db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.42, 8;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x555dec30f380_0, 0, 26;
T_13.42 ;
T_13.25 ;
T_13.11 ;
    %load/vec4 v0x555dec30fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.44, 8;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_13.46, 4;
    %load/vec4 v0x555dec30d920_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %jmp T_13.47;
T_13.46 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
T_13.47 ;
T_13.44 ;
T_13.4 ;
    %load/vec4 v0x555dec30d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.48, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec30fd10_0, 0, 1;
    %vpi_call/w 5 308 "$display", "CTRL: Instruction again: %b, FUNCCODE: %b", v0x555dec30d920_0, v0x555dec30d750_0 {0 0 0};
    %load/vec4 v0x555dec30f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.50, 8;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 33, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 42, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.52, 4;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %load/vec4 v0x555dec30f050_0;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %load/vec4 v0x555dec30eaa0_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.53;
T_13.52 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.54, 4;
    %load/vec4 v0x555dec30f050_0;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %load/vec4 v0x555dec30eaa0_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.55;
T_13.54 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.56, 4;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %load/vec4 v0x555dec30f050_0;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %jmp T_13.57;
T_13.56 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.58, 4;
    %load/vec4 v0x555dec30f050_0;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %load/vec4 v0x555dec30eaa0_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %vpi_call/w 5 340 "$display", "CTRL: INFO: Currently in the SLL statement" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.59;
T_13.58 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 19, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.60, 4;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %jmp T_13.61;
T_13.60 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 16, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 18, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.62, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %load/vec4 v0x555dec30eaa0_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.63;
T_13.62 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_13.64, 4;
    %vpi_call/w 5 358 "$display", "Arrived at jr: %h, Rs: %d", v0x555dec30eeb0_0, v0x555dec30ede0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30fde0_0, 0, 1;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30feb0_0, 0, 32;
    %jmp T_13.65;
T_13.64 ;
    %load/vec4 v0x555dec30d750_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_13.66, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30fde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %load/vec4 v0x555dec30e490_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30feb0_0, 0, 32;
T_13.66 ;
T_13.65 ;
T_13.63 ;
T_13.61 ;
T_13.59 ;
T_13.57 ;
T_13.55 ;
T_13.53 ;
    %jmp T_13.51;
T_13.50 ;
    %load/vec4 v0x555dec30daf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.68, 8;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_13.70, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 1, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30eb70_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_13.72, 4;
    %load/vec4 v0x555dec30d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.74, 8;
    %load/vec4 v0x555dec30da10_0;
    %pad/u 32;
    %store/vec4 v0x555dec30e550_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30fd10_0, 0, 1;
    %load/vec4 v0x555dec30fb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.76, 8;
    %load/vec4 v0x555dec30e490_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
T_13.76 ;
T_13.74 ;
T_13.72 ;
    %jmp T_13.71;
T_13.70 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 7, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 9;
    %flag_or 4, 8;
    %jmp/0xz  T_13.78, 4;
    %load/vec4 v0x555dec30d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.80, 8;
    %load/vec4 v0x555dec30da10_0;
    %pad/u 32;
    %store/vec4 v0x555dec30e550_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30fd10_0, 0, 1;
T_13.80 ;
    %jmp T_13.79;
T_13.78 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.82, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.84, 4;
    %load/vec4 v0x555dec30da10_0;
    %pad/s 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %jmp T_13.85;
T_13.84 ;
    %load/vec4 v0x555dec30da10_0;
    %pad/u 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
T_13.85 ;
    %load/vec4 v0x555dec30eeb0_0;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %load/vec4 v0x555dec30eaa0_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %vpi_call/w 5 411 "$display", "CTRL: Here is the RsDATA in andi = %d", v0x555dec30eeb0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.83;
T_13.82 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.86, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555dec30e220_0, 0, 32;
    %load/vec4 v0x555dec30e310_0;
    %parti/s 3, 3, 3;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.88, 4;
    %load/vec4 v0x555dec30ed10_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %load/vec4 v0x555dec30ef80_0;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.89;
T_13.88 ;
    %load/vec4 v0x555dec30e310_0;
    %parti/s 3, 3, 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.90, 4;
    %load/vec4 v0x555dec30dc30_0;
    %store/vec4 v0x555dec30e5f0_0, 0, 32;
T_13.90 ;
T_13.89 ;
    %jmp T_13.87;
T_13.86 ;
    %load/vec4 v0x555dec30e310_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_13.92, 4;
    %load/vec4 v0x555dec30ef80_0;
    %store/vec4 v0x555dec30ec40_0, 0, 5;
    %load/vec4 v0x555dec30ed10_0;
    %store/vec4 v0x555dec30ff80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555dec30f460_0, 0, 1;
    %jmp T_13.93;
T_13.92 ;
    %load/vec4 v0x555dec30db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.94, 8;
    %load/vec4 v0x555dec30f380_0;
    %pad/u 32;
    %store/vec4 v0x555dec30e550_0, 0, 32;
T_13.94 ;
T_13.93 ;
T_13.87 ;
T_13.83 ;
T_13.79 ;
T_13.71 ;
T_13.68 ;
T_13.51 ;
    %vpi_call/w 5 448 "$display", "CTRL: Here is the result = %d", v0x555dec30eaa0_0 {0 0 0};
T_13.48 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555dec1c9ea0;
T_14 ;
    %wait E_0x555dec1d9960;
    %vpi_call/w 4 42 "$display", "CPU : INFO   : Resetting." {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_0x555dec1c9ea0;
T_15 ;
    %wait E_0x555dec1c5c00;
    %load/vec4 v0x555dec3106a0_0;
    %store/vec4 v0x555dec310b40_0, 0, 1;
    %load/vec4 v0x555dec310ff0_0;
    %store/vec4 v0x555dec310c00_0, 0, 1;
    %load/vec4 v0x555dec3107b0_0;
    %store/vec4 v0x555dec310a30_0, 0, 32;
    %load/vec4 v0x555dec310e20_0;
    %store/vec4 v0x555dec310d60_0, 0, 32;
    %load/vec4 v0x555dec310cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555dec1c9ea0;
T_16 ;
    %wait E_0x555dec1d9c20;
    %vpi_call/w 4 57 "$display", "CPU : OUT   : %d", v0x555dec310ee0_0 {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_0x555dec1e1b80;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555dec312d10_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 500, 0;
    %load/vec4 v0x555dec312d10_0;
    %nor/r;
    %store/vec4 v0x555dec312d10_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x555dec312d10_0;
    %nor/r;
    %store/vec4 v0x555dec312d10_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x555dec21f5e0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x555dec1e1b80;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dec3130e0_0, 0;
    %wait E_0x555dec1c5c00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dec3130e0_0, 0;
    %wait E_0x555dec1c5c00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dec3130e0_0, 0;
    %vpi_call/w 3 81 "$display", "TB : Reset is now low." {0 0 0};
    %wait E_0x555dec1c5c00;
    %load/vec4 v0x555dec3128e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call/w 3 83 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_18.1 ;
T_18.2 ;
    %load/vec4 v0x555dec3128e0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_18.3, 8;
    %wait E_0x555dec1c5c00;
    %jmp T_18.2;
T_18.3 ;
    %vpi_call/w 3 91 "$display", "TB : finished; running=0" {0 0 0};
    %vpi_call/w 3 92 "$display", "TB : INFO : register_v0=%h", v0x555dec313040_0 {0 0 0};
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x555dec1e1b80;
T_19 ;
    %wait E_0x555dec1c5c00;
    %load/vec4 v0x555dec312e70_0;
    %load/vec4 v0x555dec3132d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dec312b90_0, 0;
T_19.0 ;
    %load/vec4 v0x555dec312b90_0;
    %load/vec4 v0x555dec3132d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x555dec312e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %jmp T_19.5;
T_19.4 ;
    %vpi_call/w 3 110 "$fatal", 32'sb00000000000000000000000000000010, "TB : Read disabled during wait request" {0 0 0};
T_19.5 ;
T_19.2 ;
    %load/vec4 v0x555dec312b90_0;
    %load/vec4 v0x555dec3132d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dec312b90_0, 0;
    %load/vec4 v0x555dec312e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %jmp T_19.9;
T_19.8 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000010, "TB : Read not executed after wait request" {0 0 0};
T_19.9 ;
T_19.6 ;
    %load/vec4 v0x555dec313410_0;
    %load/vec4 v0x555dec3132d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555dec312c50_0, 0;
T_19.10 ;
    %load/vec4 v0x555dec312c50_0;
    %load/vec4 v0x555dec3132d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x555dec313410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.14, 4;
    %jmp T_19.15;
T_19.14 ;
    %vpi_call/w 3 122 "$fatal", 32'sb00000000000000000000000000000010, "TB : Write disabled during wait request" {0 0 0};
T_19.15 ;
T_19.12 ;
    %load/vec4 v0x555dec312c50_0;
    %load/vec4 v0x555dec3132d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555dec312c50_0, 0;
    %load/vec4 v0x555dec313410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.18, 4;
    %jmp T_19.19;
T_19.18 ;
    %vpi_call/w 3 126 "$fatal", 32'sb00000000000000000000000000000010, "TB : Write not executed after wait request" {0 0 0};
T_19.19 ;
T_19.16 ;
    %load/vec4 v0x555dec312e70_0;
    %load/vec4 v0x555dec313410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %vpi_call/w 3 129 "$fatal", 32'sb00000000000000000000000000000010, "TB : CPU tries to read from RAM while trying to write to it." {0 0 0};
T_19.20 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "test/0-MIPS_tb_RAM/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_ControlUnit.v";
    "rtl/mips_cpu_ALU_comb.v";
    "rtl/mips_cpu_IR.v";
    "rtl/mips_cpu_loadandstore.v";
    "rtl/mips_cpu_PC.v";
    "rtl/mips_cpu_registerfile.v";
    "rtl/mips_cpu_statemac.v";
    "test/0-MIPS_tb_RAM/RAM_8x_40000_avalon.v";
