Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8636f48c66ff48068c4541175df47be4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'TMDS_P' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/sub_HDMI_wFrameBuffer/project_1.srcs/sim_1/new/test_tb.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'TMDS_N' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/sub_HDMI_wFrameBuffer/project_1.srcs/sim_1/new/test_tb.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'Stretch' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/sub_HDMI_wFrameBuffer/project_1.srcs/sources_1/new/test_top.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'Stretch' [C:/Users/George/Desktop/Github/Bronco Pong/Final Implementation/sub_HDMI_wFrameBuffer/project_1.srcs/sources_1/new/test_top.v:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
