# Digital IC Design

Assignment of digital integrated circuit design course of Peking University - FPGA design

åŒ—äº¬å¤§å­¦æ•°å­—é›†æˆç”µè·¯è®¾è®¡è¯¾ç¨‹ä½œä¸šâ€”FPGAè®¾è®¡

## Homework1

4ä½è¶…å‰è¿›ä½åŠ æ³•å™¨çš„è®¾è®¡ä¸32ä½è¶…å‰è¿›ä½åŠ æ³•å™¨çš„è®¾è®¡ã€‚

![](0.Images/hw1-1.png)

![](0.Images/hw1-2.png)

## Homework2

ALUè®¾è®¡ï¼šå®Œæˆä¸€ä¸ª32ä½ALUè®¾è®¡å¹¶è¿›è¡ŒåŠŸèƒ½éªŒè¯ã€‚

![](0.Images/hw2-1.png)

ALUè®¡ç®—æº¢å‡ºçš„åˆ¤æ–­æ–¹æ³•

![](0.Images/hw2-2.png)

## Homework3

![](0.Images/hw3-1.png)

![](0.Images/hw3-2.png)

![](0.Images/hw3-3.png)

## Homework4

![](0.Images/hw4-1.png)

## Homework5

![](0.Images/hw5-1.png)

## Homework6

![](0.Images/hw6-1.png)

## Ext-Homework

è®¾è®¡ä¸€ä¸ªç®€å•çš„é—¹é’Ÿï¼šè¯¦ç»†è®¾è®¡è§ï¼š[Timer](./7.Ext_Homework_Timer/README.md)

![](0.Images/hw7-1.png)

## Better Solution

å‚è€ƒPart8ï¼š[`8.Homework_Upgrade_Solution`](./8.Homework_Upgrade_Solution)ç›®å½•ä¸‹çš„è§£å†³åŠæ³•ã€‚



## Practice

ä¸€äº›ç»ƒä¹ ä¸è§£é¢˜æ€è·¯çš„å…«è‚¡æ€»ç»“ï¼šğŸ‘‰[è§è¿™é‡Œ](./9.Practice/README.md)

- çŠ¶æ€æœºçš„åŸºæœ¬è§£é¢˜æ­¥éª¤
- Dè§¦å‘å™¨å’Œç»„åˆé€»è¾‘ç”µè·¯è½¬åŒ–ä¸ºVerilogä»£ç 

