strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fea8fd77390>",
		fillcolor=turquoise,
		label="19:BL
q <= (load)? data : 
     (amount == 2'b00)? { q[62:0], 1'b0 } : 
     (amount == 2'b10)? { q[62:0], 8'h00 } : 
     (amount == \
2'b01)? { 32'h00000000, q[63:1] } : 
     (amount == 2'b11)? { 32'h00000000, q[63:8] } : data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fea8fd63790>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"19:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fea8fd771d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'q', 'amount', 'data']"];
	"Leaf_18:AL" -> "18:AL";
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
}
