verilog xil_defaultlib --include "../../../../TE0820.srcs/sources_1/bd/zusys/ipshared/1b7e/hdl/verilog" --include "../../../../TE0820.srcs/sources_1/bd/zusys/ipshared/122e/hdl/verilog" --include "../../../../TE0820.srcs/sources_1/bd/zusys/ipshared/46fd/hdl" --include "../../../../TE0820.srcs/sources_1/bd/zusys/ipshared/ec67/hdl" --include "../../../../TE0820.srcs/sources_1/bd/zusys/ipshared/0eaf/hdl" --include "../../../../TE0820.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../TE0820.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0" \
"../../../bd/zusys/ip/zusys_xlconcat_0_0/sim/zusys_xlconcat_0_0.v" \
"../../../bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/sim/zusys_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/zusys/ip/zusys_lmb_bram_0/sim/zusys_lmb_bram_0.v" \
"../../../bd/zusys/ip/zusys_microblaze_0_xlconcat_0/sim/zusys_microblaze_0_xlconcat_0.v" \
"../../../bd/zusys/ip/zusys_xbar_0/sim/zusys_xbar_0.v" \
"../../../bd/zusys/ip/zusys_xlconstant_0_0/sim/zusys_xlconstant_0_0.v" \
"../../../bd/zusys/ip/zusys_auto_us_0/sim/zusys_auto_us_0.v" \
"../../../bd/zusys/ip/zusys_auto_pc_2/sim/zusys_auto_pc_2.v" \
"../../../bd/zusys/ip/zusys_auto_us_1/sim/zusys_auto_us_1.v" \
"../../../bd/zusys/ip/zusys_auto_pc_3/sim/zusys_auto_pc_3.v" \
"../../../bd/zusys/ip/zusys_auto_us_2/sim/zusys_auto_us_2.v" \
"../../../bd/zusys/ip/zusys_auto_ds_0/sim/zusys_auto_ds_0.v" \
"../../../bd/zusys/ip/zusys_auto_pc_0/sim/zusys_auto_pc_0.v" \
"../../../bd/zusys/ip/zusys_auto_ds_1/sim/zusys_auto_ds_1.v" \
"../../../bd/zusys/ip/zusys_auto_pc_1/sim/zusys_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
