# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:39 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs_valid

.latch        n58 dataReg[0]  0
.latch        n63 dataReg[1]  0
.latch        n68 dataReg[2]  0
.latch        n73 dataReg[3]  0
.latch        n78 dataReg[4]  0
.latch        n83 dataReg[5]  0
.latch        n88 dataReg[6]  0
.latch        n93 dataReg[7]  0
.latch        n98 dataReg[8]  0
.latch       n103 dataReg[9]  0
.latch       n108 dataReg[10]  0
.latch       n113 control.outputValid  0
.latch       n118 control.inputReady  1

.names ins_valid control.inputReady new_n68_1
11 1
.names dataReg[0] new_n68_1 new_n69
10 1
.names ins[0] new_n68_1 new_n70
11 1
.names new_n69 new_n70 new_n71
00 1
.names rst new_n71 n58
00 1
.names dataReg[1] new_n68_1 new_n73_1
10 1
.names ins[1] new_n68_1 new_n74
11 1
.names new_n73_1 new_n74 new_n75
00 1
.names rst new_n75 n63
00 1
.names dataReg[2] new_n68_1 new_n77
10 1
.names ins[2] new_n68_1 new_n78_1
11 1
.names new_n77 new_n78_1 new_n79
00 1
.names rst new_n79 n68
00 1
.names dataReg[3] new_n68_1 new_n81
10 1
.names ins[3] new_n68_1 new_n82
11 1
.names new_n81 new_n82 new_n83_1
00 1
.names rst new_n83_1 n73
00 1
.names dataReg[4] new_n68_1 new_n85
10 1
.names ins[4] new_n68_1 new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names rst new_n87 n78
00 1
.names dataReg[5] new_n68_1 new_n89
10 1
.names ins[5] new_n68_1 new_n90
11 1
.names new_n89 new_n90 new_n91
00 1
.names rst new_n91 n83
00 1
.names dataReg[6] new_n68_1 new_n93_1
10 1
.names ins[6] new_n68_1 new_n94
11 1
.names new_n93_1 new_n94 new_n95
00 1
.names rst new_n95 n88
00 1
.names dataReg[7] new_n68_1 new_n97
10 1
.names ins[7] new_n68_1 new_n98_1
11 1
.names new_n97 new_n98_1 new_n99
00 1
.names rst new_n99 n93
00 1
.names dataReg[8] new_n68_1 new_n101
10 1
.names ins[8] new_n68_1 new_n102
11 1
.names new_n101 new_n102 new_n103_1
00 1
.names rst new_n103_1 n98
00 1
.names dataReg[9] new_n68_1 new_n105
10 1
.names ins[9] new_n68_1 new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n103
00 1
.names dataReg[10] new_n68_1 new_n109
10 1
.names ins[10] new_n68_1 new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n108
00 1
.names outs_ready control.outputValid new_n113_1
01 1
.names new_n68_1 new_n113_1 new_n114
00 1
.names rst new_n114 n113
00 1
.names n113 n118
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names control.outputValid outs_valid
1 1
.end
