
TIMER_0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000024f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  000024f8  0000258c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800168  00800168  00002694  2**0
                  ALLOC
  3 .stab         00001f2c  00000000  00000000  00002694  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ea9  00000000  00000000  000045c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00005469  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001ef  00000000  00000000  00005609  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000228f  00000000  00000000  000057f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012bb  00000000  00000000  00007a87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000010d6  00000000  00000000  00008d42  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00009e18  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c6  00000000  00000000  00009fd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000094a  00000000  00000000  0000a29e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000abe8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	ad 36       	cpi	r26, 0x6D	; 109
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e8 ef       	ldi	r30, 0xF8	; 248
      78:	f4 e2       	ldi	r31, 0x24	; 36
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 a1 10 	call	0x2142	; 0x2142 <main>
      8a:	0c 94 7a 12 	jmp	0x24f4	; 0x24f4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 37 04 	call	0x86e	; 0x86e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 37 04 	call	0x86e	; 0x86e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 43 12 	jmp	0x2486	; 0x2486 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 da 04 	call	0x9b4	; 0x9b4 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 da 04 	call	0x9b4	; 0x9b4 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 43 12 	jmp	0x2486	; 0x2486 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 da 04 	call	0x9b4	; 0x9b4 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 5f 12 	jmp	0x24be	; 0x24be <__epilogue_restores__>

00000632 <__eqsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__eqsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__eqsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 27 06 	call	0xc4e	; 0xc4e <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__eqsf2+0x58>
     688:	81 e0       	ldi	r24, 0x01	; 1
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__epilogue_restores__+0x18>

00000692 <__gtsf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gtsf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gtsf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 27 06 	call	0xc4e	; 0xc4e <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gtsf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__epilogue_restores__+0x18>

000006f2 <__gesf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__gesf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__gesf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 27 06 	call	0xc4e	; 0xc4e <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__gesf2+0x58>
     748:	8f ef       	ldi	r24, 0xFF	; 255
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__epilogue_restores__+0x18>

00000752 <__ltsf2>:
     752:	a8 e1       	ldi	r26, 0x18	; 24
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 4f 12 	jmp	0x249e	; 0x249e <__prologue_saves__+0x18>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	2d 83       	std	Y+5, r18	; 0x05
     768:	3e 83       	std	Y+6, r19	; 0x06
     76a:	4f 83       	std	Y+7, r20	; 0x07
     76c:	58 87       	std	Y+8, r21	; 0x08
     76e:	89 e0       	ldi	r24, 0x09	; 9
     770:	e8 2e       	mov	r14, r24
     772:	f1 2c       	mov	r15, r1
     774:	ec 0e       	add	r14, r28
     776:	fd 1e       	adc	r15, r29
     778:	ce 01       	movw	r24, r28
     77a:	01 96       	adiw	r24, 0x01	; 1
     77c:	b7 01       	movw	r22, r14
     77e:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     782:	8e 01       	movw	r16, r28
     784:	0f 5e       	subi	r16, 0xEF	; 239
     786:	1f 4f       	sbci	r17, 0xFF	; 255
     788:	ce 01       	movw	r24, r28
     78a:	05 96       	adiw	r24, 0x05	; 5
     78c:	b8 01       	movw	r22, r16
     78e:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     792:	89 85       	ldd	r24, Y+9	; 0x09
     794:	82 30       	cpi	r24, 0x02	; 2
     796:	40 f0       	brcs	.+16     	; 0x7a8 <__ltsf2+0x56>
     798:	89 89       	ldd	r24, Y+17	; 0x11
     79a:	82 30       	cpi	r24, 0x02	; 2
     79c:	28 f0       	brcs	.+10     	; 0x7a8 <__ltsf2+0x56>
     79e:	c7 01       	movw	r24, r14
     7a0:	b8 01       	movw	r22, r16
     7a2:	0e 94 27 06 	call	0xc4e	; 0xc4e <__fpcmp_parts_f>
     7a6:	01 c0       	rjmp	.+2      	; 0x7aa <__ltsf2+0x58>
     7a8:	81 e0       	ldi	r24, 0x01	; 1
     7aa:	68 96       	adiw	r28, 0x18	; 24
     7ac:	e6 e0       	ldi	r30, 0x06	; 6
     7ae:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__epilogue_restores__+0x18>

000007b2 <__floatsisf>:
     7b2:	a8 e0       	ldi	r26, 0x08	; 8
     7b4:	b0 e0       	ldi	r27, 0x00	; 0
     7b6:	ef ed       	ldi	r30, 0xDF	; 223
     7b8:	f3 e0       	ldi	r31, 0x03	; 3
     7ba:	0c 94 4c 12 	jmp	0x2498	; 0x2498 <__prologue_saves__+0x12>
     7be:	9b 01       	movw	r18, r22
     7c0:	ac 01       	movw	r20, r24
     7c2:	83 e0       	ldi	r24, 0x03	; 3
     7c4:	89 83       	std	Y+1, r24	; 0x01
     7c6:	da 01       	movw	r26, r20
     7c8:	c9 01       	movw	r24, r18
     7ca:	88 27       	eor	r24, r24
     7cc:	b7 fd       	sbrc	r27, 7
     7ce:	83 95       	inc	r24
     7d0:	99 27       	eor	r25, r25
     7d2:	aa 27       	eor	r26, r26
     7d4:	bb 27       	eor	r27, r27
     7d6:	b8 2e       	mov	r11, r24
     7d8:	21 15       	cp	r18, r1
     7da:	31 05       	cpc	r19, r1
     7dc:	41 05       	cpc	r20, r1
     7de:	51 05       	cpc	r21, r1
     7e0:	19 f4       	brne	.+6      	; 0x7e8 <__floatsisf+0x36>
     7e2:	82 e0       	ldi	r24, 0x02	; 2
     7e4:	89 83       	std	Y+1, r24	; 0x01
     7e6:	3a c0       	rjmp	.+116    	; 0x85c <__floatsisf+0xaa>
     7e8:	88 23       	and	r24, r24
     7ea:	a9 f0       	breq	.+42     	; 0x816 <__floatsisf+0x64>
     7ec:	20 30       	cpi	r18, 0x00	; 0
     7ee:	80 e0       	ldi	r24, 0x00	; 0
     7f0:	38 07       	cpc	r19, r24
     7f2:	80 e0       	ldi	r24, 0x00	; 0
     7f4:	48 07       	cpc	r20, r24
     7f6:	80 e8       	ldi	r24, 0x80	; 128
     7f8:	58 07       	cpc	r21, r24
     7fa:	29 f4       	brne	.+10     	; 0x806 <__floatsisf+0x54>
     7fc:	60 e0       	ldi	r22, 0x00	; 0
     7fe:	70 e0       	ldi	r23, 0x00	; 0
     800:	80 e0       	ldi	r24, 0x00	; 0
     802:	9f ec       	ldi	r25, 0xCF	; 207
     804:	30 c0       	rjmp	.+96     	; 0x866 <__stack+0x7>
     806:	ee 24       	eor	r14, r14
     808:	ff 24       	eor	r15, r15
     80a:	87 01       	movw	r16, r14
     80c:	e2 1a       	sub	r14, r18
     80e:	f3 0a       	sbc	r15, r19
     810:	04 0b       	sbc	r16, r20
     812:	15 0b       	sbc	r17, r21
     814:	02 c0       	rjmp	.+4      	; 0x81a <__floatsisf+0x68>
     816:	79 01       	movw	r14, r18
     818:	8a 01       	movw	r16, r20
     81a:	8e e1       	ldi	r24, 0x1E	; 30
     81c:	c8 2e       	mov	r12, r24
     81e:	d1 2c       	mov	r13, r1
     820:	dc 82       	std	Y+4, r13	; 0x04
     822:	cb 82       	std	Y+3, r12	; 0x03
     824:	ed 82       	std	Y+5, r14	; 0x05
     826:	fe 82       	std	Y+6, r15	; 0x06
     828:	0f 83       	std	Y+7, r16	; 0x07
     82a:	18 87       	std	Y+8, r17	; 0x08
     82c:	c8 01       	movw	r24, r16
     82e:	b7 01       	movw	r22, r14
     830:	0e 94 8b 04 	call	0x916	; 0x916 <__clzsi2>
     834:	01 97       	sbiw	r24, 0x01	; 1
     836:	18 16       	cp	r1, r24
     838:	19 06       	cpc	r1, r25
     83a:	84 f4       	brge	.+32     	; 0x85c <__floatsisf+0xaa>
     83c:	08 2e       	mov	r0, r24
     83e:	04 c0       	rjmp	.+8      	; 0x848 <__floatsisf+0x96>
     840:	ee 0c       	add	r14, r14
     842:	ff 1c       	adc	r15, r15
     844:	00 1f       	adc	r16, r16
     846:	11 1f       	adc	r17, r17
     848:	0a 94       	dec	r0
     84a:	d2 f7       	brpl	.-12     	; 0x840 <__floatsisf+0x8e>
     84c:	ed 82       	std	Y+5, r14	; 0x05
     84e:	fe 82       	std	Y+6, r15	; 0x06
     850:	0f 83       	std	Y+7, r16	; 0x07
     852:	18 87       	std	Y+8, r17	; 0x08
     854:	c8 1a       	sub	r12, r24
     856:	d9 0a       	sbc	r13, r25
     858:	dc 82       	std	Y+4, r13	; 0x04
     85a:	cb 82       	std	Y+3, r12	; 0x03
     85c:	ba 82       	std	Y+2, r11	; 0x02
     85e:	ce 01       	movw	r24, r28
     860:	01 96       	adiw	r24, 0x01	; 1
     862:	0e 94 da 04 	call	0x9b4	; 0x9b4 <__pack_f>
     866:	28 96       	adiw	r28, 0x08	; 8
     868:	e9 e0       	ldi	r30, 0x09	; 9
     86a:	0c 94 68 12 	jmp	0x24d0	; 0x24d0 <__epilogue_restores__+0x12>

0000086e <__fixsfsi>:
     86e:	ac e0       	ldi	r26, 0x0C	; 12
     870:	b0 e0       	ldi	r27, 0x00	; 0
     872:	ed e3       	ldi	r30, 0x3D	; 61
     874:	f4 e0       	ldi	r31, 0x04	; 4
     876:	0c 94 53 12 	jmp	0x24a6	; 0x24a6 <__prologue_saves__+0x20>
     87a:	69 83       	std	Y+1, r22	; 0x01
     87c:	7a 83       	std	Y+2, r23	; 0x02
     87e:	8b 83       	std	Y+3, r24	; 0x03
     880:	9c 83       	std	Y+4, r25	; 0x04
     882:	ce 01       	movw	r24, r28
     884:	01 96       	adiw	r24, 0x01	; 1
     886:	be 01       	movw	r22, r28
     888:	6b 5f       	subi	r22, 0xFB	; 251
     88a:	7f 4f       	sbci	r23, 0xFF	; 255
     88c:	0e 94 af 05 	call	0xb5e	; 0xb5e <__unpack_f>
     890:	8d 81       	ldd	r24, Y+5	; 0x05
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	61 f1       	breq	.+88     	; 0x8ee <__fixsfsi+0x80>
     896:	82 30       	cpi	r24, 0x02	; 2
     898:	50 f1       	brcs	.+84     	; 0x8ee <__fixsfsi+0x80>
     89a:	84 30       	cpi	r24, 0x04	; 4
     89c:	21 f4       	brne	.+8      	; 0x8a6 <__fixsfsi+0x38>
     89e:	8e 81       	ldd	r24, Y+6	; 0x06
     8a0:	88 23       	and	r24, r24
     8a2:	51 f1       	breq	.+84     	; 0x8f8 <__fixsfsi+0x8a>
     8a4:	2e c0       	rjmp	.+92     	; 0x902 <__fixsfsi+0x94>
     8a6:	2f 81       	ldd	r18, Y+7	; 0x07
     8a8:	38 85       	ldd	r19, Y+8	; 0x08
     8aa:	37 fd       	sbrc	r19, 7
     8ac:	20 c0       	rjmp	.+64     	; 0x8ee <__fixsfsi+0x80>
     8ae:	6e 81       	ldd	r22, Y+6	; 0x06
     8b0:	2f 31       	cpi	r18, 0x1F	; 31
     8b2:	31 05       	cpc	r19, r1
     8b4:	1c f0       	brlt	.+6      	; 0x8bc <__fixsfsi+0x4e>
     8b6:	66 23       	and	r22, r22
     8b8:	f9 f0       	breq	.+62     	; 0x8f8 <__fixsfsi+0x8a>
     8ba:	23 c0       	rjmp	.+70     	; 0x902 <__fixsfsi+0x94>
     8bc:	8e e1       	ldi	r24, 0x1E	; 30
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	82 1b       	sub	r24, r18
     8c2:	93 0b       	sbc	r25, r19
     8c4:	29 85       	ldd	r18, Y+9	; 0x09
     8c6:	3a 85       	ldd	r19, Y+10	; 0x0a
     8c8:	4b 85       	ldd	r20, Y+11	; 0x0b
     8ca:	5c 85       	ldd	r21, Y+12	; 0x0c
     8cc:	04 c0       	rjmp	.+8      	; 0x8d6 <__fixsfsi+0x68>
     8ce:	56 95       	lsr	r21
     8d0:	47 95       	ror	r20
     8d2:	37 95       	ror	r19
     8d4:	27 95       	ror	r18
     8d6:	8a 95       	dec	r24
     8d8:	d2 f7       	brpl	.-12     	; 0x8ce <__fixsfsi+0x60>
     8da:	66 23       	and	r22, r22
     8dc:	b1 f0       	breq	.+44     	; 0x90a <__fixsfsi+0x9c>
     8de:	50 95       	com	r21
     8e0:	40 95       	com	r20
     8e2:	30 95       	com	r19
     8e4:	21 95       	neg	r18
     8e6:	3f 4f       	sbci	r19, 0xFF	; 255
     8e8:	4f 4f       	sbci	r20, 0xFF	; 255
     8ea:	5f 4f       	sbci	r21, 0xFF	; 255
     8ec:	0e c0       	rjmp	.+28     	; 0x90a <__fixsfsi+0x9c>
     8ee:	20 e0       	ldi	r18, 0x00	; 0
     8f0:	30 e0       	ldi	r19, 0x00	; 0
     8f2:	40 e0       	ldi	r20, 0x00	; 0
     8f4:	50 e0       	ldi	r21, 0x00	; 0
     8f6:	09 c0       	rjmp	.+18     	; 0x90a <__fixsfsi+0x9c>
     8f8:	2f ef       	ldi	r18, 0xFF	; 255
     8fa:	3f ef       	ldi	r19, 0xFF	; 255
     8fc:	4f ef       	ldi	r20, 0xFF	; 255
     8fe:	5f e7       	ldi	r21, 0x7F	; 127
     900:	04 c0       	rjmp	.+8      	; 0x90a <__fixsfsi+0x9c>
     902:	20 e0       	ldi	r18, 0x00	; 0
     904:	30 e0       	ldi	r19, 0x00	; 0
     906:	40 e0       	ldi	r20, 0x00	; 0
     908:	50 e8       	ldi	r21, 0x80	; 128
     90a:	b9 01       	movw	r22, r18
     90c:	ca 01       	movw	r24, r20
     90e:	2c 96       	adiw	r28, 0x0c	; 12
     910:	e2 e0       	ldi	r30, 0x02	; 2
     912:	0c 94 6f 12 	jmp	0x24de	; 0x24de <__epilogue_restores__+0x20>

00000916 <__clzsi2>:
     916:	ef 92       	push	r14
     918:	ff 92       	push	r15
     91a:	0f 93       	push	r16
     91c:	1f 93       	push	r17
     91e:	7b 01       	movw	r14, r22
     920:	8c 01       	movw	r16, r24
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	e8 16       	cp	r14, r24
     926:	80 e0       	ldi	r24, 0x00	; 0
     928:	f8 06       	cpc	r15, r24
     92a:	81 e0       	ldi	r24, 0x01	; 1
     92c:	08 07       	cpc	r16, r24
     92e:	80 e0       	ldi	r24, 0x00	; 0
     930:	18 07       	cpc	r17, r24
     932:	88 f4       	brcc	.+34     	; 0x956 <__clzsi2+0x40>
     934:	8f ef       	ldi	r24, 0xFF	; 255
     936:	e8 16       	cp	r14, r24
     938:	f1 04       	cpc	r15, r1
     93a:	01 05       	cpc	r16, r1
     93c:	11 05       	cpc	r17, r1
     93e:	31 f0       	breq	.+12     	; 0x94c <__clzsi2+0x36>
     940:	28 f0       	brcs	.+10     	; 0x94c <__clzsi2+0x36>
     942:	88 e0       	ldi	r24, 0x08	; 8
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	a0 e0       	ldi	r26, 0x00	; 0
     948:	b0 e0       	ldi	r27, 0x00	; 0
     94a:	17 c0       	rjmp	.+46     	; 0x97a <__clzsi2+0x64>
     94c:	80 e0       	ldi	r24, 0x00	; 0
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	a0 e0       	ldi	r26, 0x00	; 0
     952:	b0 e0       	ldi	r27, 0x00	; 0
     954:	12 c0       	rjmp	.+36     	; 0x97a <__clzsi2+0x64>
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	e8 16       	cp	r14, r24
     95a:	80 e0       	ldi	r24, 0x00	; 0
     95c:	f8 06       	cpc	r15, r24
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	08 07       	cpc	r16, r24
     962:	81 e0       	ldi	r24, 0x01	; 1
     964:	18 07       	cpc	r17, r24
     966:	28 f0       	brcs	.+10     	; 0x972 <__clzsi2+0x5c>
     968:	88 e1       	ldi	r24, 0x18	; 24
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	a0 e0       	ldi	r26, 0x00	; 0
     96e:	b0 e0       	ldi	r27, 0x00	; 0
     970:	04 c0       	rjmp	.+8      	; 0x97a <__clzsi2+0x64>
     972:	80 e1       	ldi	r24, 0x10	; 16
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	a0 e0       	ldi	r26, 0x00	; 0
     978:	b0 e0       	ldi	r27, 0x00	; 0
     97a:	20 e2       	ldi	r18, 0x20	; 32
     97c:	30 e0       	ldi	r19, 0x00	; 0
     97e:	40 e0       	ldi	r20, 0x00	; 0
     980:	50 e0       	ldi	r21, 0x00	; 0
     982:	28 1b       	sub	r18, r24
     984:	39 0b       	sbc	r19, r25
     986:	4a 0b       	sbc	r20, r26
     988:	5b 0b       	sbc	r21, r27
     98a:	04 c0       	rjmp	.+8      	; 0x994 <__clzsi2+0x7e>
     98c:	16 95       	lsr	r17
     98e:	07 95       	ror	r16
     990:	f7 94       	ror	r15
     992:	e7 94       	ror	r14
     994:	8a 95       	dec	r24
     996:	d2 f7       	brpl	.-12     	; 0x98c <__clzsi2+0x76>
     998:	f7 01       	movw	r30, r14
     99a:	e8 59       	subi	r30, 0x98	; 152
     99c:	ff 4f       	sbci	r31, 0xFF	; 255
     99e:	80 81       	ld	r24, Z
     9a0:	28 1b       	sub	r18, r24
     9a2:	31 09       	sbc	r19, r1
     9a4:	41 09       	sbc	r20, r1
     9a6:	51 09       	sbc	r21, r1
     9a8:	c9 01       	movw	r24, r18
     9aa:	1f 91       	pop	r17
     9ac:	0f 91       	pop	r16
     9ae:	ff 90       	pop	r15
     9b0:	ef 90       	pop	r14
     9b2:	08 95       	ret

000009b4 <__pack_f>:
     9b4:	df 92       	push	r13
     9b6:	ef 92       	push	r14
     9b8:	ff 92       	push	r15
     9ba:	0f 93       	push	r16
     9bc:	1f 93       	push	r17
     9be:	fc 01       	movw	r30, r24
     9c0:	e4 80       	ldd	r14, Z+4	; 0x04
     9c2:	f5 80       	ldd	r15, Z+5	; 0x05
     9c4:	06 81       	ldd	r16, Z+6	; 0x06
     9c6:	17 81       	ldd	r17, Z+7	; 0x07
     9c8:	d1 80       	ldd	r13, Z+1	; 0x01
     9ca:	80 81       	ld	r24, Z
     9cc:	82 30       	cpi	r24, 0x02	; 2
     9ce:	48 f4       	brcc	.+18     	; 0x9e2 <__pack_f+0x2e>
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	a0 e1       	ldi	r26, 0x10	; 16
     9d6:	b0 e0       	ldi	r27, 0x00	; 0
     9d8:	e8 2a       	or	r14, r24
     9da:	f9 2a       	or	r15, r25
     9dc:	0a 2b       	or	r16, r26
     9de:	1b 2b       	or	r17, r27
     9e0:	a5 c0       	rjmp	.+330    	; 0xb2c <__pack_f+0x178>
     9e2:	84 30       	cpi	r24, 0x04	; 4
     9e4:	09 f4       	brne	.+2      	; 0x9e8 <__pack_f+0x34>
     9e6:	9f c0       	rjmp	.+318    	; 0xb26 <__pack_f+0x172>
     9e8:	82 30       	cpi	r24, 0x02	; 2
     9ea:	21 f4       	brne	.+8      	; 0x9f4 <__pack_f+0x40>
     9ec:	ee 24       	eor	r14, r14
     9ee:	ff 24       	eor	r15, r15
     9f0:	87 01       	movw	r16, r14
     9f2:	05 c0       	rjmp	.+10     	; 0x9fe <__pack_f+0x4a>
     9f4:	e1 14       	cp	r14, r1
     9f6:	f1 04       	cpc	r15, r1
     9f8:	01 05       	cpc	r16, r1
     9fa:	11 05       	cpc	r17, r1
     9fc:	19 f4       	brne	.+6      	; 0xa04 <__pack_f+0x50>
     9fe:	e0 e0       	ldi	r30, 0x00	; 0
     a00:	f0 e0       	ldi	r31, 0x00	; 0
     a02:	96 c0       	rjmp	.+300    	; 0xb30 <__pack_f+0x17c>
     a04:	62 81       	ldd	r22, Z+2	; 0x02
     a06:	73 81       	ldd	r23, Z+3	; 0x03
     a08:	9f ef       	ldi	r25, 0xFF	; 255
     a0a:	62 38       	cpi	r22, 0x82	; 130
     a0c:	79 07       	cpc	r23, r25
     a0e:	0c f0       	brlt	.+2      	; 0xa12 <__pack_f+0x5e>
     a10:	5b c0       	rjmp	.+182    	; 0xac8 <__pack_f+0x114>
     a12:	22 e8       	ldi	r18, 0x82	; 130
     a14:	3f ef       	ldi	r19, 0xFF	; 255
     a16:	26 1b       	sub	r18, r22
     a18:	37 0b       	sbc	r19, r23
     a1a:	2a 31       	cpi	r18, 0x1A	; 26
     a1c:	31 05       	cpc	r19, r1
     a1e:	2c f0       	brlt	.+10     	; 0xa2a <__pack_f+0x76>
     a20:	20 e0       	ldi	r18, 0x00	; 0
     a22:	30 e0       	ldi	r19, 0x00	; 0
     a24:	40 e0       	ldi	r20, 0x00	; 0
     a26:	50 e0       	ldi	r21, 0x00	; 0
     a28:	2a c0       	rjmp	.+84     	; 0xa7e <__pack_f+0xca>
     a2a:	b8 01       	movw	r22, r16
     a2c:	a7 01       	movw	r20, r14
     a2e:	02 2e       	mov	r0, r18
     a30:	04 c0       	rjmp	.+8      	; 0xa3a <__pack_f+0x86>
     a32:	76 95       	lsr	r23
     a34:	67 95       	ror	r22
     a36:	57 95       	ror	r21
     a38:	47 95       	ror	r20
     a3a:	0a 94       	dec	r0
     a3c:	d2 f7       	brpl	.-12     	; 0xa32 <__pack_f+0x7e>
     a3e:	81 e0       	ldi	r24, 0x01	; 1
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	a0 e0       	ldi	r26, 0x00	; 0
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	04 c0       	rjmp	.+8      	; 0xa50 <__pack_f+0x9c>
     a48:	88 0f       	add	r24, r24
     a4a:	99 1f       	adc	r25, r25
     a4c:	aa 1f       	adc	r26, r26
     a4e:	bb 1f       	adc	r27, r27
     a50:	2a 95       	dec	r18
     a52:	d2 f7       	brpl	.-12     	; 0xa48 <__pack_f+0x94>
     a54:	01 97       	sbiw	r24, 0x01	; 1
     a56:	a1 09       	sbc	r26, r1
     a58:	b1 09       	sbc	r27, r1
     a5a:	8e 21       	and	r24, r14
     a5c:	9f 21       	and	r25, r15
     a5e:	a0 23       	and	r26, r16
     a60:	b1 23       	and	r27, r17
     a62:	00 97       	sbiw	r24, 0x00	; 0
     a64:	a1 05       	cpc	r26, r1
     a66:	b1 05       	cpc	r27, r1
     a68:	21 f0       	breq	.+8      	; 0xa72 <__pack_f+0xbe>
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	a0 e0       	ldi	r26, 0x00	; 0
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	9a 01       	movw	r18, r20
     a74:	ab 01       	movw	r20, r22
     a76:	28 2b       	or	r18, r24
     a78:	39 2b       	or	r19, r25
     a7a:	4a 2b       	or	r20, r26
     a7c:	5b 2b       	or	r21, r27
     a7e:	da 01       	movw	r26, r20
     a80:	c9 01       	movw	r24, r18
     a82:	8f 77       	andi	r24, 0x7F	; 127
     a84:	90 70       	andi	r25, 0x00	; 0
     a86:	a0 70       	andi	r26, 0x00	; 0
     a88:	b0 70       	andi	r27, 0x00	; 0
     a8a:	80 34       	cpi	r24, 0x40	; 64
     a8c:	91 05       	cpc	r25, r1
     a8e:	a1 05       	cpc	r26, r1
     a90:	b1 05       	cpc	r27, r1
     a92:	39 f4       	brne	.+14     	; 0xaa2 <__pack_f+0xee>
     a94:	27 ff       	sbrs	r18, 7
     a96:	09 c0       	rjmp	.+18     	; 0xaaa <__pack_f+0xf6>
     a98:	20 5c       	subi	r18, 0xC0	; 192
     a9a:	3f 4f       	sbci	r19, 0xFF	; 255
     a9c:	4f 4f       	sbci	r20, 0xFF	; 255
     a9e:	5f 4f       	sbci	r21, 0xFF	; 255
     aa0:	04 c0       	rjmp	.+8      	; 0xaaa <__pack_f+0xf6>
     aa2:	21 5c       	subi	r18, 0xC1	; 193
     aa4:	3f 4f       	sbci	r19, 0xFF	; 255
     aa6:	4f 4f       	sbci	r20, 0xFF	; 255
     aa8:	5f 4f       	sbci	r21, 0xFF	; 255
     aaa:	e0 e0       	ldi	r30, 0x00	; 0
     aac:	f0 e0       	ldi	r31, 0x00	; 0
     aae:	20 30       	cpi	r18, 0x00	; 0
     ab0:	a0 e0       	ldi	r26, 0x00	; 0
     ab2:	3a 07       	cpc	r19, r26
     ab4:	a0 e0       	ldi	r26, 0x00	; 0
     ab6:	4a 07       	cpc	r20, r26
     ab8:	a0 e4       	ldi	r26, 0x40	; 64
     aba:	5a 07       	cpc	r21, r26
     abc:	10 f0       	brcs	.+4      	; 0xac2 <__pack_f+0x10e>
     abe:	e1 e0       	ldi	r30, 0x01	; 1
     ac0:	f0 e0       	ldi	r31, 0x00	; 0
     ac2:	79 01       	movw	r14, r18
     ac4:	8a 01       	movw	r16, r20
     ac6:	27 c0       	rjmp	.+78     	; 0xb16 <__pack_f+0x162>
     ac8:	60 38       	cpi	r22, 0x80	; 128
     aca:	71 05       	cpc	r23, r1
     acc:	64 f5       	brge	.+88     	; 0xb26 <__pack_f+0x172>
     ace:	fb 01       	movw	r30, r22
     ad0:	e1 58       	subi	r30, 0x81	; 129
     ad2:	ff 4f       	sbci	r31, 0xFF	; 255
     ad4:	d8 01       	movw	r26, r16
     ad6:	c7 01       	movw	r24, r14
     ad8:	8f 77       	andi	r24, 0x7F	; 127
     ada:	90 70       	andi	r25, 0x00	; 0
     adc:	a0 70       	andi	r26, 0x00	; 0
     ade:	b0 70       	andi	r27, 0x00	; 0
     ae0:	80 34       	cpi	r24, 0x40	; 64
     ae2:	91 05       	cpc	r25, r1
     ae4:	a1 05       	cpc	r26, r1
     ae6:	b1 05       	cpc	r27, r1
     ae8:	39 f4       	brne	.+14     	; 0xaf8 <__pack_f+0x144>
     aea:	e7 fe       	sbrs	r14, 7
     aec:	0d c0       	rjmp	.+26     	; 0xb08 <__pack_f+0x154>
     aee:	80 e4       	ldi	r24, 0x40	; 64
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	a0 e0       	ldi	r26, 0x00	; 0
     af4:	b0 e0       	ldi	r27, 0x00	; 0
     af6:	04 c0       	rjmp	.+8      	; 0xb00 <__pack_f+0x14c>
     af8:	8f e3       	ldi	r24, 0x3F	; 63
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	a0 e0       	ldi	r26, 0x00	; 0
     afe:	b0 e0       	ldi	r27, 0x00	; 0
     b00:	e8 0e       	add	r14, r24
     b02:	f9 1e       	adc	r15, r25
     b04:	0a 1f       	adc	r16, r26
     b06:	1b 1f       	adc	r17, r27
     b08:	17 ff       	sbrs	r17, 7
     b0a:	05 c0       	rjmp	.+10     	; 0xb16 <__pack_f+0x162>
     b0c:	16 95       	lsr	r17
     b0e:	07 95       	ror	r16
     b10:	f7 94       	ror	r15
     b12:	e7 94       	ror	r14
     b14:	31 96       	adiw	r30, 0x01	; 1
     b16:	87 e0       	ldi	r24, 0x07	; 7
     b18:	16 95       	lsr	r17
     b1a:	07 95       	ror	r16
     b1c:	f7 94       	ror	r15
     b1e:	e7 94       	ror	r14
     b20:	8a 95       	dec	r24
     b22:	d1 f7       	brne	.-12     	; 0xb18 <__pack_f+0x164>
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__pack_f+0x17c>
     b26:	ee 24       	eor	r14, r14
     b28:	ff 24       	eor	r15, r15
     b2a:	87 01       	movw	r16, r14
     b2c:	ef ef       	ldi	r30, 0xFF	; 255
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	6e 2f       	mov	r22, r30
     b32:	67 95       	ror	r22
     b34:	66 27       	eor	r22, r22
     b36:	67 95       	ror	r22
     b38:	90 2f       	mov	r25, r16
     b3a:	9f 77       	andi	r25, 0x7F	; 127
     b3c:	d7 94       	ror	r13
     b3e:	dd 24       	eor	r13, r13
     b40:	d7 94       	ror	r13
     b42:	8e 2f       	mov	r24, r30
     b44:	86 95       	lsr	r24
     b46:	49 2f       	mov	r20, r25
     b48:	46 2b       	or	r20, r22
     b4a:	58 2f       	mov	r21, r24
     b4c:	5d 29       	or	r21, r13
     b4e:	b7 01       	movw	r22, r14
     b50:	ca 01       	movw	r24, r20
     b52:	1f 91       	pop	r17
     b54:	0f 91       	pop	r16
     b56:	ff 90       	pop	r15
     b58:	ef 90       	pop	r14
     b5a:	df 90       	pop	r13
     b5c:	08 95       	ret

00000b5e <__unpack_f>:
     b5e:	fc 01       	movw	r30, r24
     b60:	db 01       	movw	r26, r22
     b62:	40 81       	ld	r20, Z
     b64:	51 81       	ldd	r21, Z+1	; 0x01
     b66:	22 81       	ldd	r18, Z+2	; 0x02
     b68:	62 2f       	mov	r22, r18
     b6a:	6f 77       	andi	r22, 0x7F	; 127
     b6c:	70 e0       	ldi	r23, 0x00	; 0
     b6e:	22 1f       	adc	r18, r18
     b70:	22 27       	eor	r18, r18
     b72:	22 1f       	adc	r18, r18
     b74:	93 81       	ldd	r25, Z+3	; 0x03
     b76:	89 2f       	mov	r24, r25
     b78:	88 0f       	add	r24, r24
     b7a:	82 2b       	or	r24, r18
     b7c:	28 2f       	mov	r18, r24
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	99 1f       	adc	r25, r25
     b82:	99 27       	eor	r25, r25
     b84:	99 1f       	adc	r25, r25
     b86:	11 96       	adiw	r26, 0x01	; 1
     b88:	9c 93       	st	X, r25
     b8a:	11 97       	sbiw	r26, 0x01	; 1
     b8c:	21 15       	cp	r18, r1
     b8e:	31 05       	cpc	r19, r1
     b90:	a9 f5       	brne	.+106    	; 0xbfc <__unpack_f+0x9e>
     b92:	41 15       	cp	r20, r1
     b94:	51 05       	cpc	r21, r1
     b96:	61 05       	cpc	r22, r1
     b98:	71 05       	cpc	r23, r1
     b9a:	11 f4       	brne	.+4      	; 0xba0 <__unpack_f+0x42>
     b9c:	82 e0       	ldi	r24, 0x02	; 2
     b9e:	37 c0       	rjmp	.+110    	; 0xc0e <__unpack_f+0xb0>
     ba0:	82 e8       	ldi	r24, 0x82	; 130
     ba2:	9f ef       	ldi	r25, 0xFF	; 255
     ba4:	13 96       	adiw	r26, 0x03	; 3
     ba6:	9c 93       	st	X, r25
     ba8:	8e 93       	st	-X, r24
     baa:	12 97       	sbiw	r26, 0x02	; 2
     bac:	9a 01       	movw	r18, r20
     bae:	ab 01       	movw	r20, r22
     bb0:	67 e0       	ldi	r22, 0x07	; 7
     bb2:	22 0f       	add	r18, r18
     bb4:	33 1f       	adc	r19, r19
     bb6:	44 1f       	adc	r20, r20
     bb8:	55 1f       	adc	r21, r21
     bba:	6a 95       	dec	r22
     bbc:	d1 f7       	brne	.-12     	; 0xbb2 <__unpack_f+0x54>
     bbe:	83 e0       	ldi	r24, 0x03	; 3
     bc0:	8c 93       	st	X, r24
     bc2:	0d c0       	rjmp	.+26     	; 0xbde <__unpack_f+0x80>
     bc4:	22 0f       	add	r18, r18
     bc6:	33 1f       	adc	r19, r19
     bc8:	44 1f       	adc	r20, r20
     bca:	55 1f       	adc	r21, r21
     bcc:	12 96       	adiw	r26, 0x02	; 2
     bce:	8d 91       	ld	r24, X+
     bd0:	9c 91       	ld	r25, X
     bd2:	13 97       	sbiw	r26, 0x03	; 3
     bd4:	01 97       	sbiw	r24, 0x01	; 1
     bd6:	13 96       	adiw	r26, 0x03	; 3
     bd8:	9c 93       	st	X, r25
     bda:	8e 93       	st	-X, r24
     bdc:	12 97       	sbiw	r26, 0x02	; 2
     bde:	20 30       	cpi	r18, 0x00	; 0
     be0:	80 e0       	ldi	r24, 0x00	; 0
     be2:	38 07       	cpc	r19, r24
     be4:	80 e0       	ldi	r24, 0x00	; 0
     be6:	48 07       	cpc	r20, r24
     be8:	80 e4       	ldi	r24, 0x40	; 64
     bea:	58 07       	cpc	r21, r24
     bec:	58 f3       	brcs	.-42     	; 0xbc4 <__unpack_f+0x66>
     bee:	14 96       	adiw	r26, 0x04	; 4
     bf0:	2d 93       	st	X+, r18
     bf2:	3d 93       	st	X+, r19
     bf4:	4d 93       	st	X+, r20
     bf6:	5c 93       	st	X, r21
     bf8:	17 97       	sbiw	r26, 0x07	; 7
     bfa:	08 95       	ret
     bfc:	2f 3f       	cpi	r18, 0xFF	; 255
     bfe:	31 05       	cpc	r19, r1
     c00:	79 f4       	brne	.+30     	; 0xc20 <__unpack_f+0xc2>
     c02:	41 15       	cp	r20, r1
     c04:	51 05       	cpc	r21, r1
     c06:	61 05       	cpc	r22, r1
     c08:	71 05       	cpc	r23, r1
     c0a:	19 f4       	brne	.+6      	; 0xc12 <__unpack_f+0xb4>
     c0c:	84 e0       	ldi	r24, 0x04	; 4
     c0e:	8c 93       	st	X, r24
     c10:	08 95       	ret
     c12:	64 ff       	sbrs	r22, 4
     c14:	03 c0       	rjmp	.+6      	; 0xc1c <__unpack_f+0xbe>
     c16:	81 e0       	ldi	r24, 0x01	; 1
     c18:	8c 93       	st	X, r24
     c1a:	12 c0       	rjmp	.+36     	; 0xc40 <__unpack_f+0xe2>
     c1c:	1c 92       	st	X, r1
     c1e:	10 c0       	rjmp	.+32     	; 0xc40 <__unpack_f+0xe2>
     c20:	2f 57       	subi	r18, 0x7F	; 127
     c22:	30 40       	sbci	r19, 0x00	; 0
     c24:	13 96       	adiw	r26, 0x03	; 3
     c26:	3c 93       	st	X, r19
     c28:	2e 93       	st	-X, r18
     c2a:	12 97       	sbiw	r26, 0x02	; 2
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	8c 93       	st	X, r24
     c30:	87 e0       	ldi	r24, 0x07	; 7
     c32:	44 0f       	add	r20, r20
     c34:	55 1f       	adc	r21, r21
     c36:	66 1f       	adc	r22, r22
     c38:	77 1f       	adc	r23, r23
     c3a:	8a 95       	dec	r24
     c3c:	d1 f7       	brne	.-12     	; 0xc32 <__unpack_f+0xd4>
     c3e:	70 64       	ori	r23, 0x40	; 64
     c40:	14 96       	adiw	r26, 0x04	; 4
     c42:	4d 93       	st	X+, r20
     c44:	5d 93       	st	X+, r21
     c46:	6d 93       	st	X+, r22
     c48:	7c 93       	st	X, r23
     c4a:	17 97       	sbiw	r26, 0x07	; 7
     c4c:	08 95       	ret

00000c4e <__fpcmp_parts_f>:
     c4e:	1f 93       	push	r17
     c50:	dc 01       	movw	r26, r24
     c52:	fb 01       	movw	r30, r22
     c54:	9c 91       	ld	r25, X
     c56:	92 30       	cpi	r25, 0x02	; 2
     c58:	08 f4       	brcc	.+2      	; 0xc5c <__fpcmp_parts_f+0xe>
     c5a:	47 c0       	rjmp	.+142    	; 0xcea <__fpcmp_parts_f+0x9c>
     c5c:	80 81       	ld	r24, Z
     c5e:	82 30       	cpi	r24, 0x02	; 2
     c60:	08 f4       	brcc	.+2      	; 0xc64 <__fpcmp_parts_f+0x16>
     c62:	43 c0       	rjmp	.+134    	; 0xcea <__fpcmp_parts_f+0x9c>
     c64:	94 30       	cpi	r25, 0x04	; 4
     c66:	51 f4       	brne	.+20     	; 0xc7c <__fpcmp_parts_f+0x2e>
     c68:	11 96       	adiw	r26, 0x01	; 1
     c6a:	1c 91       	ld	r17, X
     c6c:	84 30       	cpi	r24, 0x04	; 4
     c6e:	99 f5       	brne	.+102    	; 0xcd6 <__fpcmp_parts_f+0x88>
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	68 2f       	mov	r22, r24
     c74:	70 e0       	ldi	r23, 0x00	; 0
     c76:	61 1b       	sub	r22, r17
     c78:	71 09       	sbc	r23, r1
     c7a:	3f c0       	rjmp	.+126    	; 0xcfa <__fpcmp_parts_f+0xac>
     c7c:	84 30       	cpi	r24, 0x04	; 4
     c7e:	21 f0       	breq	.+8      	; 0xc88 <__fpcmp_parts_f+0x3a>
     c80:	92 30       	cpi	r25, 0x02	; 2
     c82:	31 f4       	brne	.+12     	; 0xc90 <__fpcmp_parts_f+0x42>
     c84:	82 30       	cpi	r24, 0x02	; 2
     c86:	b9 f1       	breq	.+110    	; 0xcf6 <__fpcmp_parts_f+0xa8>
     c88:	81 81       	ldd	r24, Z+1	; 0x01
     c8a:	88 23       	and	r24, r24
     c8c:	89 f1       	breq	.+98     	; 0xcf0 <__fpcmp_parts_f+0xa2>
     c8e:	2d c0       	rjmp	.+90     	; 0xcea <__fpcmp_parts_f+0x9c>
     c90:	11 96       	adiw	r26, 0x01	; 1
     c92:	1c 91       	ld	r17, X
     c94:	11 97       	sbiw	r26, 0x01	; 1
     c96:	82 30       	cpi	r24, 0x02	; 2
     c98:	f1 f0       	breq	.+60     	; 0xcd6 <__fpcmp_parts_f+0x88>
     c9a:	81 81       	ldd	r24, Z+1	; 0x01
     c9c:	18 17       	cp	r17, r24
     c9e:	d9 f4       	brne	.+54     	; 0xcd6 <__fpcmp_parts_f+0x88>
     ca0:	12 96       	adiw	r26, 0x02	; 2
     ca2:	2d 91       	ld	r18, X+
     ca4:	3c 91       	ld	r19, X
     ca6:	13 97       	sbiw	r26, 0x03	; 3
     ca8:	82 81       	ldd	r24, Z+2	; 0x02
     caa:	93 81       	ldd	r25, Z+3	; 0x03
     cac:	82 17       	cp	r24, r18
     cae:	93 07       	cpc	r25, r19
     cb0:	94 f0       	brlt	.+36     	; 0xcd6 <__fpcmp_parts_f+0x88>
     cb2:	28 17       	cp	r18, r24
     cb4:	39 07       	cpc	r19, r25
     cb6:	bc f0       	brlt	.+46     	; 0xce6 <__fpcmp_parts_f+0x98>
     cb8:	14 96       	adiw	r26, 0x04	; 4
     cba:	8d 91       	ld	r24, X+
     cbc:	9d 91       	ld	r25, X+
     cbe:	0d 90       	ld	r0, X+
     cc0:	bc 91       	ld	r27, X
     cc2:	a0 2d       	mov	r26, r0
     cc4:	24 81       	ldd	r18, Z+4	; 0x04
     cc6:	35 81       	ldd	r19, Z+5	; 0x05
     cc8:	46 81       	ldd	r20, Z+6	; 0x06
     cca:	57 81       	ldd	r21, Z+7	; 0x07
     ccc:	28 17       	cp	r18, r24
     cce:	39 07       	cpc	r19, r25
     cd0:	4a 07       	cpc	r20, r26
     cd2:	5b 07       	cpc	r21, r27
     cd4:	18 f4       	brcc	.+6      	; 0xcdc <__fpcmp_parts_f+0x8e>
     cd6:	11 23       	and	r17, r17
     cd8:	41 f0       	breq	.+16     	; 0xcea <__fpcmp_parts_f+0x9c>
     cda:	0a c0       	rjmp	.+20     	; 0xcf0 <__fpcmp_parts_f+0xa2>
     cdc:	82 17       	cp	r24, r18
     cde:	93 07       	cpc	r25, r19
     ce0:	a4 07       	cpc	r26, r20
     ce2:	b5 07       	cpc	r27, r21
     ce4:	40 f4       	brcc	.+16     	; 0xcf6 <__fpcmp_parts_f+0xa8>
     ce6:	11 23       	and	r17, r17
     ce8:	19 f0       	breq	.+6      	; 0xcf0 <__fpcmp_parts_f+0xa2>
     cea:	61 e0       	ldi	r22, 0x01	; 1
     cec:	70 e0       	ldi	r23, 0x00	; 0
     cee:	05 c0       	rjmp	.+10     	; 0xcfa <__fpcmp_parts_f+0xac>
     cf0:	6f ef       	ldi	r22, 0xFF	; 255
     cf2:	7f ef       	ldi	r23, 0xFF	; 255
     cf4:	02 c0       	rjmp	.+4      	; 0xcfa <__fpcmp_parts_f+0xac>
     cf6:	60 e0       	ldi	r22, 0x00	; 0
     cf8:	70 e0       	ldi	r23, 0x00	; 0
     cfa:	cb 01       	movw	r24, r22
     cfc:	1f 91       	pop	r17
     cfe:	08 95       	ret

00000d00 <C_LCD_voidSendCommand>:
u8 Local_u8SetPositionX = X_INITIAL_POSITION;
u8 Local_u8SetPositionY = Y_INITIAL_POSITION;


void C_LCD_voidSendCommand(u8 Copy_u8Command)
{
     d00:	1f 93       	push	r17
     d02:	df 93       	push	r29
     d04:	cf 93       	push	r28
     d06:	cd b7       	in	r28, 0x3d	; 61
     d08:	de b7       	in	r29, 0x3e	; 62
     d0a:	ea 97       	sbiw	r28, 0x3a	; 58
     d0c:	0f b6       	in	r0, 0x3f	; 63
     d0e:	f8 94       	cli
     d10:	de bf       	out	0x3e, r29	; 62
     d12:	0f be       	out	0x3f, r0	; 63
     d14:	cd bf       	out	0x3d, r28	; 61
     d16:	8a af       	std	Y+58, r24	; 0x3a
	/*Set RS Pin to low to send command */
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_LOW);
     d18:	82 e0       	ldi	r24, 0x02	; 2
     d1a:	62 e0       	ldi	r22, 0x02	; 2
     d1c:	40 e0       	ldi	r20, 0x00	; 0
     d1e:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);

#elif   MODE_SELECT ==_4_BIT_MODE

	u8 Local_u8Command = (((Copy_u8Command ) & CLCD_COMMAND_MASK) | DIO_u8AndWithPort(CLCD_DATA_PORT, CLCD_DATA_PORT_MASK));
     d22:	8a ad       	ldd	r24, Y+58	; 0x3a
     d24:	18 2f       	mov	r17, r24
     d26:	10 7f       	andi	r17, 0xF0	; 240
     d28:	82 e0       	ldi	r24, 0x02	; 2
     d2a:	6f e0       	ldi	r22, 0x0F	; 15
     d2c:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <DIO_u8AndWithPort>
     d30:	81 2b       	or	r24, r17
     d32:	89 af       	std	Y+57, r24	; 0x39
	/* Set Command to data pins */
	DIO_u8SetPortValue(CLCD_DATA_PORT,Local_u8Command);
     d34:	82 e0       	ldi	r24, 0x02	; 2
     d36:	69 ad       	ldd	r22, Y+57	; 0x39
     d38:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <DIO_u8SetPortValue>

	/*Send Enable pulse */
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
     d3c:	82 e0       	ldi	r24, 0x02	; 2
     d3e:	63 e0       	ldi	r22, 0x03	; 3
     d40:	41 e0       	ldi	r20, 0x01	; 1
     d42:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	a0 e0       	ldi	r26, 0x00	; 0
     d4c:	b0 e4       	ldi	r27, 0x40	; 64
     d4e:	8d ab       	std	Y+53, r24	; 0x35
     d50:	9e ab       	std	Y+54, r25	; 0x36
     d52:	af ab       	std	Y+55, r26	; 0x37
     d54:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d56:	6d a9       	ldd	r22, Y+53	; 0x35
     d58:	7e a9       	ldd	r23, Y+54	; 0x36
     d5a:	8f a9       	ldd	r24, Y+55	; 0x37
     d5c:	98 ad       	ldd	r25, Y+56	; 0x38
     d5e:	20 e0       	ldi	r18, 0x00	; 0
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	4a ef       	ldi	r20, 0xFA	; 250
     d64:	54 e4       	ldi	r21, 0x44	; 68
     d66:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d6a:	dc 01       	movw	r26, r24
     d6c:	cb 01       	movw	r24, r22
     d6e:	89 ab       	std	Y+49, r24	; 0x31
     d70:	9a ab       	std	Y+50, r25	; 0x32
     d72:	ab ab       	std	Y+51, r26	; 0x33
     d74:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     d76:	69 a9       	ldd	r22, Y+49	; 0x31
     d78:	7a a9       	ldd	r23, Y+50	; 0x32
     d7a:	8b a9       	ldd	r24, Y+51	; 0x33
     d7c:	9c a9       	ldd	r25, Y+52	; 0x34
     d7e:	20 e0       	ldi	r18, 0x00	; 0
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	40 e8       	ldi	r20, 0x80	; 128
     d84:	5f e3       	ldi	r21, 0x3F	; 63
     d86:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
     d8a:	88 23       	and	r24, r24
     d8c:	2c f4       	brge	.+10     	; 0xd98 <C_LCD_voidSendCommand+0x98>
		__ticks = 1;
     d8e:	81 e0       	ldi	r24, 0x01	; 1
     d90:	90 e0       	ldi	r25, 0x00	; 0
     d92:	98 ab       	std	Y+48, r25	; 0x30
     d94:	8f a7       	std	Y+47, r24	; 0x2f
     d96:	3f c0       	rjmp	.+126    	; 0xe16 <C_LCD_voidSendCommand+0x116>
	else if (__tmp > 65535)
     d98:	69 a9       	ldd	r22, Y+49	; 0x31
     d9a:	7a a9       	ldd	r23, Y+50	; 0x32
     d9c:	8b a9       	ldd	r24, Y+51	; 0x33
     d9e:	9c a9       	ldd	r25, Y+52	; 0x34
     da0:	20 e0       	ldi	r18, 0x00	; 0
     da2:	3f ef       	ldi	r19, 0xFF	; 255
     da4:	4f e7       	ldi	r20, 0x7F	; 127
     da6:	57 e4       	ldi	r21, 0x47	; 71
     da8:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
     dac:	18 16       	cp	r1, r24
     dae:	4c f5       	brge	.+82     	; 0xe02 <C_LCD_voidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     db0:	6d a9       	ldd	r22, Y+53	; 0x35
     db2:	7e a9       	ldd	r23, Y+54	; 0x36
     db4:	8f a9       	ldd	r24, Y+55	; 0x37
     db6:	98 ad       	ldd	r25, Y+56	; 0x38
     db8:	20 e0       	ldi	r18, 0x00	; 0
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	40 e2       	ldi	r20, 0x20	; 32
     dbe:	51 e4       	ldi	r21, 0x41	; 65
     dc0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     dc4:	dc 01       	movw	r26, r24
     dc6:	cb 01       	movw	r24, r22
     dc8:	bc 01       	movw	r22, r24
     dca:	cd 01       	movw	r24, r26
     dcc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     dd0:	dc 01       	movw	r26, r24
     dd2:	cb 01       	movw	r24, r22
     dd4:	98 ab       	std	Y+48, r25	; 0x30
     dd6:	8f a7       	std	Y+47, r24	; 0x2f
     dd8:	0f c0       	rjmp	.+30     	; 0xdf8 <C_LCD_voidSendCommand+0xf8>
     dda:	88 ec       	ldi	r24, 0xC8	; 200
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	9e a7       	std	Y+46, r25	; 0x2e
     de0:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     de2:	8d a5       	ldd	r24, Y+45	; 0x2d
     de4:	9e a5       	ldd	r25, Y+46	; 0x2e
     de6:	01 97       	sbiw	r24, 0x01	; 1
     de8:	f1 f7       	brne	.-4      	; 0xde6 <C_LCD_voidSendCommand+0xe6>
     dea:	9e a7       	std	Y+46, r25	; 0x2e
     dec:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     dee:	8f a5       	ldd	r24, Y+47	; 0x2f
     df0:	98 a9       	ldd	r25, Y+48	; 0x30
     df2:	01 97       	sbiw	r24, 0x01	; 1
     df4:	98 ab       	std	Y+48, r25	; 0x30
     df6:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     df8:	8f a5       	ldd	r24, Y+47	; 0x2f
     dfa:	98 a9       	ldd	r25, Y+48	; 0x30
     dfc:	00 97       	sbiw	r24, 0x00	; 0
     dfe:	69 f7       	brne	.-38     	; 0xdda <C_LCD_voidSendCommand+0xda>
     e00:	14 c0       	rjmp	.+40     	; 0xe2a <C_LCD_voidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e02:	69 a9       	ldd	r22, Y+49	; 0x31
     e04:	7a a9       	ldd	r23, Y+50	; 0x32
     e06:	8b a9       	ldd	r24, Y+51	; 0x33
     e08:	9c a9       	ldd	r25, Y+52	; 0x34
     e0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e0e:	dc 01       	movw	r26, r24
     e10:	cb 01       	movw	r24, r22
     e12:	98 ab       	std	Y+48, r25	; 0x30
     e14:	8f a7       	std	Y+47, r24	; 0x2f
     e16:	8f a5       	ldd	r24, Y+47	; 0x2f
     e18:	98 a9       	ldd	r25, Y+48	; 0x30
     e1a:	9c a7       	std	Y+44, r25	; 0x2c
     e1c:	8b a7       	std	Y+43, r24	; 0x2b
     e1e:	8b a5       	ldd	r24, Y+43	; 0x2b
     e20:	9c a5       	ldd	r25, Y+44	; 0x2c
     e22:	01 97       	sbiw	r24, 0x01	; 1
     e24:	f1 f7       	brne	.-4      	; 0xe22 <C_LCD_voidSendCommand+0x122>
     e26:	9c a7       	std	Y+44, r25	; 0x2c
     e28:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
     e2a:	82 e0       	ldi	r24, 0x02	; 2
     e2c:	63 e0       	ldi	r22, 0x03	; 3
     e2e:	40 e0       	ldi	r20, 0x00	; 0
     e30:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
     e34:	80 e0       	ldi	r24, 0x00	; 0
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	a0 ea       	ldi	r26, 0xA0	; 160
     e3a:	b0 e4       	ldi	r27, 0x40	; 64
     e3c:	8f a3       	std	Y+39, r24	; 0x27
     e3e:	98 a7       	std	Y+40, r25	; 0x28
     e40:	a9 a7       	std	Y+41, r26	; 0x29
     e42:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e44:	6f a1       	ldd	r22, Y+39	; 0x27
     e46:	78 a5       	ldd	r23, Y+40	; 0x28
     e48:	89 a5       	ldd	r24, Y+41	; 0x29
     e4a:	9a a5       	ldd	r25, Y+42	; 0x2a
     e4c:	20 e0       	ldi	r18, 0x00	; 0
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	4a ef       	ldi	r20, 0xFA	; 250
     e52:	54 e4       	ldi	r21, 0x44	; 68
     e54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e58:	dc 01       	movw	r26, r24
     e5a:	cb 01       	movw	r24, r22
     e5c:	8b a3       	std	Y+35, r24	; 0x23
     e5e:	9c a3       	std	Y+36, r25	; 0x24
     e60:	ad a3       	std	Y+37, r26	; 0x25
     e62:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     e64:	6b a1       	ldd	r22, Y+35	; 0x23
     e66:	7c a1       	ldd	r23, Y+36	; 0x24
     e68:	8d a1       	ldd	r24, Y+37	; 0x25
     e6a:	9e a1       	ldd	r25, Y+38	; 0x26
     e6c:	20 e0       	ldi	r18, 0x00	; 0
     e6e:	30 e0       	ldi	r19, 0x00	; 0
     e70:	40 e8       	ldi	r20, 0x80	; 128
     e72:	5f e3       	ldi	r21, 0x3F	; 63
     e74:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
     e78:	88 23       	and	r24, r24
     e7a:	2c f4       	brge	.+10     	; 0xe86 <C_LCD_voidSendCommand+0x186>
		__ticks = 1;
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	9a a3       	std	Y+34, r25	; 0x22
     e82:	89 a3       	std	Y+33, r24	; 0x21
     e84:	3f c0       	rjmp	.+126    	; 0xf04 <C_LCD_voidSendCommand+0x204>
	else if (__tmp > 65535)
     e86:	6b a1       	ldd	r22, Y+35	; 0x23
     e88:	7c a1       	ldd	r23, Y+36	; 0x24
     e8a:	8d a1       	ldd	r24, Y+37	; 0x25
     e8c:	9e a1       	ldd	r25, Y+38	; 0x26
     e8e:	20 e0       	ldi	r18, 0x00	; 0
     e90:	3f ef       	ldi	r19, 0xFF	; 255
     e92:	4f e7       	ldi	r20, 0x7F	; 127
     e94:	57 e4       	ldi	r21, 0x47	; 71
     e96:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
     e9a:	18 16       	cp	r1, r24
     e9c:	4c f5       	brge	.+82     	; 0xef0 <C_LCD_voidSendCommand+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e9e:	6f a1       	ldd	r22, Y+39	; 0x27
     ea0:	78 a5       	ldd	r23, Y+40	; 0x28
     ea2:	89 a5       	ldd	r24, Y+41	; 0x29
     ea4:	9a a5       	ldd	r25, Y+42	; 0x2a
     ea6:	20 e0       	ldi	r18, 0x00	; 0
     ea8:	30 e0       	ldi	r19, 0x00	; 0
     eaa:	40 e2       	ldi	r20, 0x20	; 32
     eac:	51 e4       	ldi	r21, 0x41	; 65
     eae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     eb2:	dc 01       	movw	r26, r24
     eb4:	cb 01       	movw	r24, r22
     eb6:	bc 01       	movw	r22, r24
     eb8:	cd 01       	movw	r24, r26
     eba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ebe:	dc 01       	movw	r26, r24
     ec0:	cb 01       	movw	r24, r22
     ec2:	9a a3       	std	Y+34, r25	; 0x22
     ec4:	89 a3       	std	Y+33, r24	; 0x21
     ec6:	0f c0       	rjmp	.+30     	; 0xee6 <C_LCD_voidSendCommand+0x1e6>
     ec8:	88 ec       	ldi	r24, 0xC8	; 200
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	98 a3       	std	Y+32, r25	; 0x20
     ece:	8f 8f       	std	Y+31, r24	; 0x1f
     ed0:	8f 8d       	ldd	r24, Y+31	; 0x1f
     ed2:	98 a1       	ldd	r25, Y+32	; 0x20
     ed4:	01 97       	sbiw	r24, 0x01	; 1
     ed6:	f1 f7       	brne	.-4      	; 0xed4 <C_LCD_voidSendCommand+0x1d4>
     ed8:	98 a3       	std	Y+32, r25	; 0x20
     eda:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     edc:	89 a1       	ldd	r24, Y+33	; 0x21
     ede:	9a a1       	ldd	r25, Y+34	; 0x22
     ee0:	01 97       	sbiw	r24, 0x01	; 1
     ee2:	9a a3       	std	Y+34, r25	; 0x22
     ee4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ee6:	89 a1       	ldd	r24, Y+33	; 0x21
     ee8:	9a a1       	ldd	r25, Y+34	; 0x22
     eea:	00 97       	sbiw	r24, 0x00	; 0
     eec:	69 f7       	brne	.-38     	; 0xec8 <C_LCD_voidSendCommand+0x1c8>
     eee:	14 c0       	rjmp	.+40     	; 0xf18 <C_LCD_voidSendCommand+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ef0:	6b a1       	ldd	r22, Y+35	; 0x23
     ef2:	7c a1       	ldd	r23, Y+36	; 0x24
     ef4:	8d a1       	ldd	r24, Y+37	; 0x25
     ef6:	9e a1       	ldd	r25, Y+38	; 0x26
     ef8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     efc:	dc 01       	movw	r26, r24
     efe:	cb 01       	movw	r24, r22
     f00:	9a a3       	std	Y+34, r25	; 0x22
     f02:	89 a3       	std	Y+33, r24	; 0x21
     f04:	89 a1       	ldd	r24, Y+33	; 0x21
     f06:	9a a1       	ldd	r25, Y+34	; 0x22
     f08:	9e 8f       	std	Y+30, r25	; 0x1e
     f0a:	8d 8f       	std	Y+29, r24	; 0x1d
     f0c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f0e:	9e 8d       	ldd	r25, Y+30	; 0x1e
     f10:	01 97       	sbiw	r24, 0x01	; 1
     f12:	f1 f7       	brne	.-4      	; 0xf10 <C_LCD_voidSendCommand+0x210>
     f14:	9e 8f       	std	Y+30, r25	; 0x1e
     f16:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);

	Local_u8Command = ((Copy_u8Command <<4) |DIO_u8AndWithPort(CLCD_DATA_PORT, CLCD_DATA_PORT_MASK));
     f18:	8a ad       	ldd	r24, Y+58	; 0x3a
     f1a:	88 2f       	mov	r24, r24
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	82 95       	swap	r24
     f20:	92 95       	swap	r25
     f22:	90 7f       	andi	r25, 0xF0	; 240
     f24:	98 27       	eor	r25, r24
     f26:	80 7f       	andi	r24, 0xF0	; 240
     f28:	98 27       	eor	r25, r24
     f2a:	18 2f       	mov	r17, r24
     f2c:	82 e0       	ldi	r24, 0x02	; 2
     f2e:	6f e0       	ldi	r22, 0x0F	; 15
     f30:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <DIO_u8AndWithPort>
     f34:	81 2b       	or	r24, r17
     f36:	89 af       	std	Y+57, r24	; 0x39
	DIO_u8SetPortValue(CLCD_DATA_PORT,Local_u8Command);
     f38:	82 e0       	ldi	r24, 0x02	; 2
     f3a:	69 ad       	ldd	r22, Y+57	; 0x39
     f3c:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <DIO_u8SetPortValue>

	/*Send Enable pulse */
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
     f40:	82 e0       	ldi	r24, 0x02	; 2
     f42:	63 e0       	ldi	r22, 0x03	; 3
     f44:	41 e0       	ldi	r20, 0x01	; 1
     f46:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	a0 e0       	ldi	r26, 0x00	; 0
     f50:	b0 e4       	ldi	r27, 0x40	; 64
     f52:	89 8f       	std	Y+25, r24	; 0x19
     f54:	9a 8f       	std	Y+26, r25	; 0x1a
     f56:	ab 8f       	std	Y+27, r26	; 0x1b
     f58:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f5a:	69 8d       	ldd	r22, Y+25	; 0x19
     f5c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f5e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f60:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f62:	20 e0       	ldi	r18, 0x00	; 0
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	4a ef       	ldi	r20, 0xFA	; 250
     f68:	54 e4       	ldi	r21, 0x44	; 68
     f6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f6e:	dc 01       	movw	r26, r24
     f70:	cb 01       	movw	r24, r22
     f72:	8d 8b       	std	Y+21, r24	; 0x15
     f74:	9e 8b       	std	Y+22, r25	; 0x16
     f76:	af 8b       	std	Y+23, r26	; 0x17
     f78:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     f7a:	6d 89       	ldd	r22, Y+21	; 0x15
     f7c:	7e 89       	ldd	r23, Y+22	; 0x16
     f7e:	8f 89       	ldd	r24, Y+23	; 0x17
     f80:	98 8d       	ldd	r25, Y+24	; 0x18
     f82:	20 e0       	ldi	r18, 0x00	; 0
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	40 e8       	ldi	r20, 0x80	; 128
     f88:	5f e3       	ldi	r21, 0x3F	; 63
     f8a:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
     f8e:	88 23       	and	r24, r24
     f90:	2c f4       	brge	.+10     	; 0xf9c <C_LCD_voidSendCommand+0x29c>
		__ticks = 1;
     f92:	81 e0       	ldi	r24, 0x01	; 1
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	9c 8b       	std	Y+20, r25	; 0x14
     f98:	8b 8b       	std	Y+19, r24	; 0x13
     f9a:	3f c0       	rjmp	.+126    	; 0x101a <C_LCD_voidSendCommand+0x31a>
	else if (__tmp > 65535)
     f9c:	6d 89       	ldd	r22, Y+21	; 0x15
     f9e:	7e 89       	ldd	r23, Y+22	; 0x16
     fa0:	8f 89       	ldd	r24, Y+23	; 0x17
     fa2:	98 8d       	ldd	r25, Y+24	; 0x18
     fa4:	20 e0       	ldi	r18, 0x00	; 0
     fa6:	3f ef       	ldi	r19, 0xFF	; 255
     fa8:	4f e7       	ldi	r20, 0x7F	; 127
     faa:	57 e4       	ldi	r21, 0x47	; 71
     fac:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
     fb0:	18 16       	cp	r1, r24
     fb2:	4c f5       	brge	.+82     	; 0x1006 <C_LCD_voidSendCommand+0x306>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fb4:	69 8d       	ldd	r22, Y+25	; 0x19
     fb6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fb8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fba:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fbc:	20 e0       	ldi	r18, 0x00	; 0
     fbe:	30 e0       	ldi	r19, 0x00	; 0
     fc0:	40 e2       	ldi	r20, 0x20	; 32
     fc2:	51 e4       	ldi	r21, 0x41	; 65
     fc4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fc8:	dc 01       	movw	r26, r24
     fca:	cb 01       	movw	r24, r22
     fcc:	bc 01       	movw	r22, r24
     fce:	cd 01       	movw	r24, r26
     fd0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fd4:	dc 01       	movw	r26, r24
     fd6:	cb 01       	movw	r24, r22
     fd8:	9c 8b       	std	Y+20, r25	; 0x14
     fda:	8b 8b       	std	Y+19, r24	; 0x13
     fdc:	0f c0       	rjmp	.+30     	; 0xffc <C_LCD_voidSendCommand+0x2fc>
     fde:	88 ec       	ldi	r24, 0xC8	; 200
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	9a 8b       	std	Y+18, r25	; 0x12
     fe4:	89 8b       	std	Y+17, r24	; 0x11
     fe6:	89 89       	ldd	r24, Y+17	; 0x11
     fe8:	9a 89       	ldd	r25, Y+18	; 0x12
     fea:	01 97       	sbiw	r24, 0x01	; 1
     fec:	f1 f7       	brne	.-4      	; 0xfea <C_LCD_voidSendCommand+0x2ea>
     fee:	9a 8b       	std	Y+18, r25	; 0x12
     ff0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ff2:	8b 89       	ldd	r24, Y+19	; 0x13
     ff4:	9c 89       	ldd	r25, Y+20	; 0x14
     ff6:	01 97       	sbiw	r24, 0x01	; 1
     ff8:	9c 8b       	std	Y+20, r25	; 0x14
     ffa:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ffc:	8b 89       	ldd	r24, Y+19	; 0x13
     ffe:	9c 89       	ldd	r25, Y+20	; 0x14
    1000:	00 97       	sbiw	r24, 0x00	; 0
    1002:	69 f7       	brne	.-38     	; 0xfde <C_LCD_voidSendCommand+0x2de>
    1004:	14 c0       	rjmp	.+40     	; 0x102e <C_LCD_voidSendCommand+0x32e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1006:	6d 89       	ldd	r22, Y+21	; 0x15
    1008:	7e 89       	ldd	r23, Y+22	; 0x16
    100a:	8f 89       	ldd	r24, Y+23	; 0x17
    100c:	98 8d       	ldd	r25, Y+24	; 0x18
    100e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1012:	dc 01       	movw	r26, r24
    1014:	cb 01       	movw	r24, r22
    1016:	9c 8b       	std	Y+20, r25	; 0x14
    1018:	8b 8b       	std	Y+19, r24	; 0x13
    101a:	8b 89       	ldd	r24, Y+19	; 0x13
    101c:	9c 89       	ldd	r25, Y+20	; 0x14
    101e:	98 8b       	std	Y+16, r25	; 0x10
    1020:	8f 87       	std	Y+15, r24	; 0x0f
    1022:	8f 85       	ldd	r24, Y+15	; 0x0f
    1024:	98 89       	ldd	r25, Y+16	; 0x10
    1026:	01 97       	sbiw	r24, 0x01	; 1
    1028:	f1 f7       	brne	.-4      	; 0x1026 <C_LCD_voidSendCommand+0x326>
    102a:	98 8b       	std	Y+16, r25	; 0x10
    102c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    102e:	82 e0       	ldi	r24, 0x02	; 2
    1030:	63 e0       	ldi	r22, 0x03	; 3
    1032:	40 e0       	ldi	r20, 0x00	; 0
    1034:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	a0 ea       	ldi	r26, 0xA0	; 160
    103e:	b0 e4       	ldi	r27, 0x40	; 64
    1040:	8b 87       	std	Y+11, r24	; 0x0b
    1042:	9c 87       	std	Y+12, r25	; 0x0c
    1044:	ad 87       	std	Y+13, r26	; 0x0d
    1046:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1048:	6b 85       	ldd	r22, Y+11	; 0x0b
    104a:	7c 85       	ldd	r23, Y+12	; 0x0c
    104c:	8d 85       	ldd	r24, Y+13	; 0x0d
    104e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1050:	20 e0       	ldi	r18, 0x00	; 0
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	4a ef       	ldi	r20, 0xFA	; 250
    1056:	54 e4       	ldi	r21, 0x44	; 68
    1058:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    105c:	dc 01       	movw	r26, r24
    105e:	cb 01       	movw	r24, r22
    1060:	8f 83       	std	Y+7, r24	; 0x07
    1062:	98 87       	std	Y+8, r25	; 0x08
    1064:	a9 87       	std	Y+9, r26	; 0x09
    1066:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1068:	6f 81       	ldd	r22, Y+7	; 0x07
    106a:	78 85       	ldd	r23, Y+8	; 0x08
    106c:	89 85       	ldd	r24, Y+9	; 0x09
    106e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1070:	20 e0       	ldi	r18, 0x00	; 0
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	40 e8       	ldi	r20, 0x80	; 128
    1076:	5f e3       	ldi	r21, 0x3F	; 63
    1078:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    107c:	88 23       	and	r24, r24
    107e:	2c f4       	brge	.+10     	; 0x108a <C_LCD_voidSendCommand+0x38a>
		__ticks = 1;
    1080:	81 e0       	ldi	r24, 0x01	; 1
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	9e 83       	std	Y+6, r25	; 0x06
    1086:	8d 83       	std	Y+5, r24	; 0x05
    1088:	3f c0       	rjmp	.+126    	; 0x1108 <C_LCD_voidSendCommand+0x408>
	else if (__tmp > 65535)
    108a:	6f 81       	ldd	r22, Y+7	; 0x07
    108c:	78 85       	ldd	r23, Y+8	; 0x08
    108e:	89 85       	ldd	r24, Y+9	; 0x09
    1090:	9a 85       	ldd	r25, Y+10	; 0x0a
    1092:	20 e0       	ldi	r18, 0x00	; 0
    1094:	3f ef       	ldi	r19, 0xFF	; 255
    1096:	4f e7       	ldi	r20, 0x7F	; 127
    1098:	57 e4       	ldi	r21, 0x47	; 71
    109a:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    109e:	18 16       	cp	r1, r24
    10a0:	4c f5       	brge	.+82     	; 0x10f4 <C_LCD_voidSendCommand+0x3f4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    10a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    10a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    10a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    10aa:	20 e0       	ldi	r18, 0x00	; 0
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	40 e2       	ldi	r20, 0x20	; 32
    10b0:	51 e4       	ldi	r21, 0x41	; 65
    10b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10b6:	dc 01       	movw	r26, r24
    10b8:	cb 01       	movw	r24, r22
    10ba:	bc 01       	movw	r22, r24
    10bc:	cd 01       	movw	r24, r26
    10be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10c2:	dc 01       	movw	r26, r24
    10c4:	cb 01       	movw	r24, r22
    10c6:	9e 83       	std	Y+6, r25	; 0x06
    10c8:	8d 83       	std	Y+5, r24	; 0x05
    10ca:	0f c0       	rjmp	.+30     	; 0x10ea <C_LCD_voidSendCommand+0x3ea>
    10cc:	88 ec       	ldi	r24, 0xC8	; 200
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	9c 83       	std	Y+4, r25	; 0x04
    10d2:	8b 83       	std	Y+3, r24	; 0x03
    10d4:	8b 81       	ldd	r24, Y+3	; 0x03
    10d6:	9c 81       	ldd	r25, Y+4	; 0x04
    10d8:	01 97       	sbiw	r24, 0x01	; 1
    10da:	f1 f7       	brne	.-4      	; 0x10d8 <C_LCD_voidSendCommand+0x3d8>
    10dc:	9c 83       	std	Y+4, r25	; 0x04
    10de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10e0:	8d 81       	ldd	r24, Y+5	; 0x05
    10e2:	9e 81       	ldd	r25, Y+6	; 0x06
    10e4:	01 97       	sbiw	r24, 0x01	; 1
    10e6:	9e 83       	std	Y+6, r25	; 0x06
    10e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10ea:	8d 81       	ldd	r24, Y+5	; 0x05
    10ec:	9e 81       	ldd	r25, Y+6	; 0x06
    10ee:	00 97       	sbiw	r24, 0x00	; 0
    10f0:	69 f7       	brne	.-38     	; 0x10cc <C_LCD_voidSendCommand+0x3cc>
    10f2:	14 c0       	rjmp	.+40     	; 0x111c <C_LCD_voidSendCommand+0x41c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10f4:	6f 81       	ldd	r22, Y+7	; 0x07
    10f6:	78 85       	ldd	r23, Y+8	; 0x08
    10f8:	89 85       	ldd	r24, Y+9	; 0x09
    10fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    10fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1100:	dc 01       	movw	r26, r24
    1102:	cb 01       	movw	r24, r22
    1104:	9e 83       	std	Y+6, r25	; 0x06
    1106:	8d 83       	std	Y+5, r24	; 0x05
    1108:	8d 81       	ldd	r24, Y+5	; 0x05
    110a:	9e 81       	ldd	r25, Y+6	; 0x06
    110c:	9a 83       	std	Y+2, r25	; 0x02
    110e:	89 83       	std	Y+1, r24	; 0x01
    1110:	89 81       	ldd	r24, Y+1	; 0x01
    1112:	9a 81       	ldd	r25, Y+2	; 0x02
    1114:	01 97       	sbiw	r24, 0x01	; 1
    1116:	f1 f7       	brne	.-4      	; 0x1114 <C_LCD_voidSendCommand+0x414>
    1118:	9a 83       	std	Y+2, r25	; 0x02
    111a:	89 83       	std	Y+1, r24	; 0x01

#endif



}
    111c:	ea 96       	adiw	r28, 0x3a	; 58
    111e:	0f b6       	in	r0, 0x3f	; 63
    1120:	f8 94       	cli
    1122:	de bf       	out	0x3e, r29	; 62
    1124:	0f be       	out	0x3f, r0	; 63
    1126:	cd bf       	out	0x3d, r28	; 61
    1128:	cf 91       	pop	r28
    112a:	df 91       	pop	r29
    112c:	1f 91       	pop	r17
    112e:	08 95       	ret

00001130 <CLCD_voidSendData>:

void CLCD_voidSendData(u8 Copy_u8Data)
{
    1130:	1f 93       	push	r17
    1132:	df 93       	push	r29
    1134:	cf 93       	push	r28
    1136:	cd b7       	in	r28, 0x3d	; 61
    1138:	de b7       	in	r29, 0x3e	; 62
    113a:	ea 97       	sbiw	r28, 0x3a	; 58
    113c:	0f b6       	in	r0, 0x3f	; 63
    113e:	f8 94       	cli
    1140:	de bf       	out	0x3e, r29	; 62
    1142:	0f be       	out	0x3f, r0	; 63
    1144:	cd bf       	out	0x3d, r28	; 61
    1146:	8a af       	std	Y+58, r24	; 0x3a

	if(Local_u8SetPositionY>CLCD_COL_NUM)
    1148:	80 91 69 01 	lds	r24, 0x0169
    114c:	80 31       	cpi	r24, 0x10	; 16
    114e:	c8 f0       	brcs	.+50     	; 0x1182 <CLCD_voidSendData+0x52>
	{
		if(Local_u8SetPositionX>CLCD_ROW_NUM)
    1150:	80 91 68 01 	lds	r24, 0x0168
    1154:	84 30       	cpi	r24, 0x04	; 4
    1156:	10 f0       	brcs	.+4      	; 0x115c <CLCD_voidSendData+0x2c>
		{
			Local_u8SetPositionX = X_INITIAL_POSITION;
    1158:	10 92 68 01 	sts	0x0168, r1
		}
		DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN4,DIO_u8PIN_HIGH);
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	64 e0       	ldi	r22, 0x04	; 4
    1160:	41 e0       	ldi	r20, 0x01	; 1
    1162:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
		Local_u8SetPositionY = Y_INITIAL_POSITION;
    1166:	10 92 69 01 	sts	0x0169, r1
		Local_u8SetPositionX++;
    116a:	80 91 68 01 	lds	r24, 0x0168
    116e:	8f 5f       	subi	r24, 0xFF	; 255
    1170:	80 93 68 01 	sts	0x0168, r24
		CLCD_voidGoToXY(Local_u8SetPositionX,Local_u8SetPositionY);
    1174:	80 91 68 01 	lds	r24, 0x0168
    1178:	90 91 69 01 	lds	r25, 0x0169
    117c:	69 2f       	mov	r22, r25
    117e:	0e 94 95 0b 	call	0x172a	; 0x172a <CLCD_voidGoToXY>
	}
	Local_u8SetPositionY++;
    1182:	80 91 69 01 	lds	r24, 0x0169
    1186:	8f 5f       	subi	r24, 0xFF	; 255
    1188:	80 93 69 01 	sts	0x0169, r24


	/*Set RS Pin to low to send data */
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_HIGH);
    118c:	82 e0       	ldi	r24, 0x02	; 2
    118e:	62 e0       	ldi	r22, 0x02	; 2
    1190:	41 e0       	ldi	r20, 0x01	; 1
    1192:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);

#elif   MODE_SELECT ==_4_BIT_MODE

	u8 Local_u8Data = (((Copy_u8Data) & CLCD_COMMAND_MASK) | DIO_u8AndWithPort(CLCD_DATA_PORT, CLCD_DATA_PORT_MASK));
    1196:	8a ad       	ldd	r24, Y+58	; 0x3a
    1198:	18 2f       	mov	r17, r24
    119a:	10 7f       	andi	r17, 0xF0	; 240
    119c:	82 e0       	ldi	r24, 0x02	; 2
    119e:	6f e0       	ldi	r22, 0x0F	; 15
    11a0:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <DIO_u8AndWithPort>
    11a4:	81 2b       	or	r24, r17
    11a6:	89 af       	std	Y+57, r24	; 0x39
	/* Set Command to data pins */
	DIO_u8SetPortValue(CLCD_DATA_PORT,Local_u8Data);
    11a8:	82 e0       	ldi	r24, 0x02	; 2
    11aa:	69 ad       	ldd	r22, Y+57	; 0x39
    11ac:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <DIO_u8SetPortValue>

	/*Send Enable pulse */
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    11b0:	82 e0       	ldi	r24, 0x02	; 2
    11b2:	63 e0       	ldi	r22, 0x03	; 3
    11b4:	41 e0       	ldi	r20, 0x01	; 1
    11b6:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
    11ba:	80 e0       	ldi	r24, 0x00	; 0
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	a0 e0       	ldi	r26, 0x00	; 0
    11c0:	b0 e4       	ldi	r27, 0x40	; 64
    11c2:	8d ab       	std	Y+53, r24	; 0x35
    11c4:	9e ab       	std	Y+54, r25	; 0x36
    11c6:	af ab       	std	Y+55, r26	; 0x37
    11c8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11ca:	6d a9       	ldd	r22, Y+53	; 0x35
    11cc:	7e a9       	ldd	r23, Y+54	; 0x36
    11ce:	8f a9       	ldd	r24, Y+55	; 0x37
    11d0:	98 ad       	ldd	r25, Y+56	; 0x38
    11d2:	20 e0       	ldi	r18, 0x00	; 0
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	4a ef       	ldi	r20, 0xFA	; 250
    11d8:	54 e4       	ldi	r21, 0x44	; 68
    11da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11de:	dc 01       	movw	r26, r24
    11e0:	cb 01       	movw	r24, r22
    11e2:	89 ab       	std	Y+49, r24	; 0x31
    11e4:	9a ab       	std	Y+50, r25	; 0x32
    11e6:	ab ab       	std	Y+51, r26	; 0x33
    11e8:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    11ea:	69 a9       	ldd	r22, Y+49	; 0x31
    11ec:	7a a9       	ldd	r23, Y+50	; 0x32
    11ee:	8b a9       	ldd	r24, Y+51	; 0x33
    11f0:	9c a9       	ldd	r25, Y+52	; 0x34
    11f2:	20 e0       	ldi	r18, 0x00	; 0
    11f4:	30 e0       	ldi	r19, 0x00	; 0
    11f6:	40 e8       	ldi	r20, 0x80	; 128
    11f8:	5f e3       	ldi	r21, 0x3F	; 63
    11fa:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    11fe:	88 23       	and	r24, r24
    1200:	2c f4       	brge	.+10     	; 0x120c <CLCD_voidSendData+0xdc>
		__ticks = 1;
    1202:	81 e0       	ldi	r24, 0x01	; 1
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	98 ab       	std	Y+48, r25	; 0x30
    1208:	8f a7       	std	Y+47, r24	; 0x2f
    120a:	3f c0       	rjmp	.+126    	; 0x128a <CLCD_voidSendData+0x15a>
	else if (__tmp > 65535)
    120c:	69 a9       	ldd	r22, Y+49	; 0x31
    120e:	7a a9       	ldd	r23, Y+50	; 0x32
    1210:	8b a9       	ldd	r24, Y+51	; 0x33
    1212:	9c a9       	ldd	r25, Y+52	; 0x34
    1214:	20 e0       	ldi	r18, 0x00	; 0
    1216:	3f ef       	ldi	r19, 0xFF	; 255
    1218:	4f e7       	ldi	r20, 0x7F	; 127
    121a:	57 e4       	ldi	r21, 0x47	; 71
    121c:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1220:	18 16       	cp	r1, r24
    1222:	4c f5       	brge	.+82     	; 0x1276 <CLCD_voidSendData+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1224:	6d a9       	ldd	r22, Y+53	; 0x35
    1226:	7e a9       	ldd	r23, Y+54	; 0x36
    1228:	8f a9       	ldd	r24, Y+55	; 0x37
    122a:	98 ad       	ldd	r25, Y+56	; 0x38
    122c:	20 e0       	ldi	r18, 0x00	; 0
    122e:	30 e0       	ldi	r19, 0x00	; 0
    1230:	40 e2       	ldi	r20, 0x20	; 32
    1232:	51 e4       	ldi	r21, 0x41	; 65
    1234:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1238:	dc 01       	movw	r26, r24
    123a:	cb 01       	movw	r24, r22
    123c:	bc 01       	movw	r22, r24
    123e:	cd 01       	movw	r24, r26
    1240:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1244:	dc 01       	movw	r26, r24
    1246:	cb 01       	movw	r24, r22
    1248:	98 ab       	std	Y+48, r25	; 0x30
    124a:	8f a7       	std	Y+47, r24	; 0x2f
    124c:	0f c0       	rjmp	.+30     	; 0x126c <CLCD_voidSendData+0x13c>
    124e:	88 ec       	ldi	r24, 0xC8	; 200
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	9e a7       	std	Y+46, r25	; 0x2e
    1254:	8d a7       	std	Y+45, r24	; 0x2d
    1256:	8d a5       	ldd	r24, Y+45	; 0x2d
    1258:	9e a5       	ldd	r25, Y+46	; 0x2e
    125a:	01 97       	sbiw	r24, 0x01	; 1
    125c:	f1 f7       	brne	.-4      	; 0x125a <CLCD_voidSendData+0x12a>
    125e:	9e a7       	std	Y+46, r25	; 0x2e
    1260:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1262:	8f a5       	ldd	r24, Y+47	; 0x2f
    1264:	98 a9       	ldd	r25, Y+48	; 0x30
    1266:	01 97       	sbiw	r24, 0x01	; 1
    1268:	98 ab       	std	Y+48, r25	; 0x30
    126a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    126c:	8f a5       	ldd	r24, Y+47	; 0x2f
    126e:	98 a9       	ldd	r25, Y+48	; 0x30
    1270:	00 97       	sbiw	r24, 0x00	; 0
    1272:	69 f7       	brne	.-38     	; 0x124e <CLCD_voidSendData+0x11e>
    1274:	14 c0       	rjmp	.+40     	; 0x129e <CLCD_voidSendData+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1276:	69 a9       	ldd	r22, Y+49	; 0x31
    1278:	7a a9       	ldd	r23, Y+50	; 0x32
    127a:	8b a9       	ldd	r24, Y+51	; 0x33
    127c:	9c a9       	ldd	r25, Y+52	; 0x34
    127e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1282:	dc 01       	movw	r26, r24
    1284:	cb 01       	movw	r24, r22
    1286:	98 ab       	std	Y+48, r25	; 0x30
    1288:	8f a7       	std	Y+47, r24	; 0x2f
    128a:	8f a5       	ldd	r24, Y+47	; 0x2f
    128c:	98 a9       	ldd	r25, Y+48	; 0x30
    128e:	9c a7       	std	Y+44, r25	; 0x2c
    1290:	8b a7       	std	Y+43, r24	; 0x2b
    1292:	8b a5       	ldd	r24, Y+43	; 0x2b
    1294:	9c a5       	ldd	r25, Y+44	; 0x2c
    1296:	01 97       	sbiw	r24, 0x01	; 1
    1298:	f1 f7       	brne	.-4      	; 0x1296 <CLCD_voidSendData+0x166>
    129a:	9c a7       	std	Y+44, r25	; 0x2c
    129c:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    129e:	82 e0       	ldi	r24, 0x02	; 2
    12a0:	63 e0       	ldi	r22, 0x03	; 3
    12a2:	40 e0       	ldi	r20, 0x00	; 0
    12a4:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
    12a8:	80 e0       	ldi	r24, 0x00	; 0
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	a0 ea       	ldi	r26, 0xA0	; 160
    12ae:	b0 e4       	ldi	r27, 0x40	; 64
    12b0:	8f a3       	std	Y+39, r24	; 0x27
    12b2:	98 a7       	std	Y+40, r25	; 0x28
    12b4:	a9 a7       	std	Y+41, r26	; 0x29
    12b6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12b8:	6f a1       	ldd	r22, Y+39	; 0x27
    12ba:	78 a5       	ldd	r23, Y+40	; 0x28
    12bc:	89 a5       	ldd	r24, Y+41	; 0x29
    12be:	9a a5       	ldd	r25, Y+42	; 0x2a
    12c0:	20 e0       	ldi	r18, 0x00	; 0
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	4a ef       	ldi	r20, 0xFA	; 250
    12c6:	54 e4       	ldi	r21, 0x44	; 68
    12c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12cc:	dc 01       	movw	r26, r24
    12ce:	cb 01       	movw	r24, r22
    12d0:	8b a3       	std	Y+35, r24	; 0x23
    12d2:	9c a3       	std	Y+36, r25	; 0x24
    12d4:	ad a3       	std	Y+37, r26	; 0x25
    12d6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    12d8:	6b a1       	ldd	r22, Y+35	; 0x23
    12da:	7c a1       	ldd	r23, Y+36	; 0x24
    12dc:	8d a1       	ldd	r24, Y+37	; 0x25
    12de:	9e a1       	ldd	r25, Y+38	; 0x26
    12e0:	20 e0       	ldi	r18, 0x00	; 0
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	40 e8       	ldi	r20, 0x80	; 128
    12e6:	5f e3       	ldi	r21, 0x3F	; 63
    12e8:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    12ec:	88 23       	and	r24, r24
    12ee:	2c f4       	brge	.+10     	; 0x12fa <CLCD_voidSendData+0x1ca>
		__ticks = 1;
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	9a a3       	std	Y+34, r25	; 0x22
    12f6:	89 a3       	std	Y+33, r24	; 0x21
    12f8:	3f c0       	rjmp	.+126    	; 0x1378 <CLCD_voidSendData+0x248>
	else if (__tmp > 65535)
    12fa:	6b a1       	ldd	r22, Y+35	; 0x23
    12fc:	7c a1       	ldd	r23, Y+36	; 0x24
    12fe:	8d a1       	ldd	r24, Y+37	; 0x25
    1300:	9e a1       	ldd	r25, Y+38	; 0x26
    1302:	20 e0       	ldi	r18, 0x00	; 0
    1304:	3f ef       	ldi	r19, 0xFF	; 255
    1306:	4f e7       	ldi	r20, 0x7F	; 127
    1308:	57 e4       	ldi	r21, 0x47	; 71
    130a:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    130e:	18 16       	cp	r1, r24
    1310:	4c f5       	brge	.+82     	; 0x1364 <CLCD_voidSendData+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1312:	6f a1       	ldd	r22, Y+39	; 0x27
    1314:	78 a5       	ldd	r23, Y+40	; 0x28
    1316:	89 a5       	ldd	r24, Y+41	; 0x29
    1318:	9a a5       	ldd	r25, Y+42	; 0x2a
    131a:	20 e0       	ldi	r18, 0x00	; 0
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	40 e2       	ldi	r20, 0x20	; 32
    1320:	51 e4       	ldi	r21, 0x41	; 65
    1322:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1326:	dc 01       	movw	r26, r24
    1328:	cb 01       	movw	r24, r22
    132a:	bc 01       	movw	r22, r24
    132c:	cd 01       	movw	r24, r26
    132e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	9a a3       	std	Y+34, r25	; 0x22
    1338:	89 a3       	std	Y+33, r24	; 0x21
    133a:	0f c0       	rjmp	.+30     	; 0x135a <CLCD_voidSendData+0x22a>
    133c:	88 ec       	ldi	r24, 0xC8	; 200
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	98 a3       	std	Y+32, r25	; 0x20
    1342:	8f 8f       	std	Y+31, r24	; 0x1f
    1344:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1346:	98 a1       	ldd	r25, Y+32	; 0x20
    1348:	01 97       	sbiw	r24, 0x01	; 1
    134a:	f1 f7       	brne	.-4      	; 0x1348 <CLCD_voidSendData+0x218>
    134c:	98 a3       	std	Y+32, r25	; 0x20
    134e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1350:	89 a1       	ldd	r24, Y+33	; 0x21
    1352:	9a a1       	ldd	r25, Y+34	; 0x22
    1354:	01 97       	sbiw	r24, 0x01	; 1
    1356:	9a a3       	std	Y+34, r25	; 0x22
    1358:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    135a:	89 a1       	ldd	r24, Y+33	; 0x21
    135c:	9a a1       	ldd	r25, Y+34	; 0x22
    135e:	00 97       	sbiw	r24, 0x00	; 0
    1360:	69 f7       	brne	.-38     	; 0x133c <CLCD_voidSendData+0x20c>
    1362:	14 c0       	rjmp	.+40     	; 0x138c <CLCD_voidSendData+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1364:	6b a1       	ldd	r22, Y+35	; 0x23
    1366:	7c a1       	ldd	r23, Y+36	; 0x24
    1368:	8d a1       	ldd	r24, Y+37	; 0x25
    136a:	9e a1       	ldd	r25, Y+38	; 0x26
    136c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1370:	dc 01       	movw	r26, r24
    1372:	cb 01       	movw	r24, r22
    1374:	9a a3       	std	Y+34, r25	; 0x22
    1376:	89 a3       	std	Y+33, r24	; 0x21
    1378:	89 a1       	ldd	r24, Y+33	; 0x21
    137a:	9a a1       	ldd	r25, Y+34	; 0x22
    137c:	9e 8f       	std	Y+30, r25	; 0x1e
    137e:	8d 8f       	std	Y+29, r24	; 0x1d
    1380:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1382:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1384:	01 97       	sbiw	r24, 0x01	; 1
    1386:	f1 f7       	brne	.-4      	; 0x1384 <CLCD_voidSendData+0x254>
    1388:	9e 8f       	std	Y+30, r25	; 0x1e
    138a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);

	Local_u8Data = ((Copy_u8Data <<4) |DIO_u8AndWithPort(CLCD_DATA_PORT, CLCD_DATA_PORT_MASK));
    138c:	8a ad       	ldd	r24, Y+58	; 0x3a
    138e:	88 2f       	mov	r24, r24
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	82 95       	swap	r24
    1394:	92 95       	swap	r25
    1396:	90 7f       	andi	r25, 0xF0	; 240
    1398:	98 27       	eor	r25, r24
    139a:	80 7f       	andi	r24, 0xF0	; 240
    139c:	98 27       	eor	r25, r24
    139e:	18 2f       	mov	r17, r24
    13a0:	82 e0       	ldi	r24, 0x02	; 2
    13a2:	6f e0       	ldi	r22, 0x0F	; 15
    13a4:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <DIO_u8AndWithPort>
    13a8:	81 2b       	or	r24, r17
    13aa:	89 af       	std	Y+57, r24	; 0x39

	DIO_u8SetPortValue(CLCD_DATA_PORT,Local_u8Data);
    13ac:	82 e0       	ldi	r24, 0x02	; 2
    13ae:	69 ad       	ldd	r22, Y+57	; 0x39
    13b0:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <DIO_u8SetPortValue>

	/*Send Enable pulse */
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    13b4:	82 e0       	ldi	r24, 0x02	; 2
    13b6:	63 e0       	ldi	r22, 0x03	; 3
    13b8:	41 e0       	ldi	r20, 0x01	; 1
    13ba:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
    13be:	80 e0       	ldi	r24, 0x00	; 0
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	a0 e0       	ldi	r26, 0x00	; 0
    13c4:	b0 e4       	ldi	r27, 0x40	; 64
    13c6:	89 8f       	std	Y+25, r24	; 0x19
    13c8:	9a 8f       	std	Y+26, r25	; 0x1a
    13ca:	ab 8f       	std	Y+27, r26	; 0x1b
    13cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13ce:	69 8d       	ldd	r22, Y+25	; 0x19
    13d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    13d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	4a ef       	ldi	r20, 0xFA	; 250
    13dc:	54 e4       	ldi	r21, 0x44	; 68
    13de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13e2:	dc 01       	movw	r26, r24
    13e4:	cb 01       	movw	r24, r22
    13e6:	8d 8b       	std	Y+21, r24	; 0x15
    13e8:	9e 8b       	std	Y+22, r25	; 0x16
    13ea:	af 8b       	std	Y+23, r26	; 0x17
    13ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    13ee:	6d 89       	ldd	r22, Y+21	; 0x15
    13f0:	7e 89       	ldd	r23, Y+22	; 0x16
    13f2:	8f 89       	ldd	r24, Y+23	; 0x17
    13f4:	98 8d       	ldd	r25, Y+24	; 0x18
    13f6:	20 e0       	ldi	r18, 0x00	; 0
    13f8:	30 e0       	ldi	r19, 0x00	; 0
    13fa:	40 e8       	ldi	r20, 0x80	; 128
    13fc:	5f e3       	ldi	r21, 0x3F	; 63
    13fe:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    1402:	88 23       	and	r24, r24
    1404:	2c f4       	brge	.+10     	; 0x1410 <CLCD_voidSendData+0x2e0>
		__ticks = 1;
    1406:	81 e0       	ldi	r24, 0x01	; 1
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	9c 8b       	std	Y+20, r25	; 0x14
    140c:	8b 8b       	std	Y+19, r24	; 0x13
    140e:	3f c0       	rjmp	.+126    	; 0x148e <CLCD_voidSendData+0x35e>
	else if (__tmp > 65535)
    1410:	6d 89       	ldd	r22, Y+21	; 0x15
    1412:	7e 89       	ldd	r23, Y+22	; 0x16
    1414:	8f 89       	ldd	r24, Y+23	; 0x17
    1416:	98 8d       	ldd	r25, Y+24	; 0x18
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	3f ef       	ldi	r19, 0xFF	; 255
    141c:	4f e7       	ldi	r20, 0x7F	; 127
    141e:	57 e4       	ldi	r21, 0x47	; 71
    1420:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1424:	18 16       	cp	r1, r24
    1426:	4c f5       	brge	.+82     	; 0x147a <CLCD_voidSendData+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1428:	69 8d       	ldd	r22, Y+25	; 0x19
    142a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    142c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    142e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1430:	20 e0       	ldi	r18, 0x00	; 0
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	40 e2       	ldi	r20, 0x20	; 32
    1436:	51 e4       	ldi	r21, 0x41	; 65
    1438:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    143c:	dc 01       	movw	r26, r24
    143e:	cb 01       	movw	r24, r22
    1440:	bc 01       	movw	r22, r24
    1442:	cd 01       	movw	r24, r26
    1444:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1448:	dc 01       	movw	r26, r24
    144a:	cb 01       	movw	r24, r22
    144c:	9c 8b       	std	Y+20, r25	; 0x14
    144e:	8b 8b       	std	Y+19, r24	; 0x13
    1450:	0f c0       	rjmp	.+30     	; 0x1470 <CLCD_voidSendData+0x340>
    1452:	88 ec       	ldi	r24, 0xC8	; 200
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	9a 8b       	std	Y+18, r25	; 0x12
    1458:	89 8b       	std	Y+17, r24	; 0x11
    145a:	89 89       	ldd	r24, Y+17	; 0x11
    145c:	9a 89       	ldd	r25, Y+18	; 0x12
    145e:	01 97       	sbiw	r24, 0x01	; 1
    1460:	f1 f7       	brne	.-4      	; 0x145e <CLCD_voidSendData+0x32e>
    1462:	9a 8b       	std	Y+18, r25	; 0x12
    1464:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1466:	8b 89       	ldd	r24, Y+19	; 0x13
    1468:	9c 89       	ldd	r25, Y+20	; 0x14
    146a:	01 97       	sbiw	r24, 0x01	; 1
    146c:	9c 8b       	std	Y+20, r25	; 0x14
    146e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1470:	8b 89       	ldd	r24, Y+19	; 0x13
    1472:	9c 89       	ldd	r25, Y+20	; 0x14
    1474:	00 97       	sbiw	r24, 0x00	; 0
    1476:	69 f7       	brne	.-38     	; 0x1452 <CLCD_voidSendData+0x322>
    1478:	14 c0       	rjmp	.+40     	; 0x14a2 <CLCD_voidSendData+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    147a:	6d 89       	ldd	r22, Y+21	; 0x15
    147c:	7e 89       	ldd	r23, Y+22	; 0x16
    147e:	8f 89       	ldd	r24, Y+23	; 0x17
    1480:	98 8d       	ldd	r25, Y+24	; 0x18
    1482:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1486:	dc 01       	movw	r26, r24
    1488:	cb 01       	movw	r24, r22
    148a:	9c 8b       	std	Y+20, r25	; 0x14
    148c:	8b 8b       	std	Y+19, r24	; 0x13
    148e:	8b 89       	ldd	r24, Y+19	; 0x13
    1490:	9c 89       	ldd	r25, Y+20	; 0x14
    1492:	98 8b       	std	Y+16, r25	; 0x10
    1494:	8f 87       	std	Y+15, r24	; 0x0f
    1496:	8f 85       	ldd	r24, Y+15	; 0x0f
    1498:	98 89       	ldd	r25, Y+16	; 0x10
    149a:	01 97       	sbiw	r24, 0x01	; 1
    149c:	f1 f7       	brne	.-4      	; 0x149a <CLCD_voidSendData+0x36a>
    149e:	98 8b       	std	Y+16, r25	; 0x10
    14a0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    14a2:	82 e0       	ldi	r24, 0x02	; 2
    14a4:	63 e0       	ldi	r22, 0x03	; 3
    14a6:	40 e0       	ldi	r20, 0x00	; 0
    14a8:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
    14ac:	80 e0       	ldi	r24, 0x00	; 0
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	a0 ea       	ldi	r26, 0xA0	; 160
    14b2:	b0 e4       	ldi	r27, 0x40	; 64
    14b4:	8b 87       	std	Y+11, r24	; 0x0b
    14b6:	9c 87       	std	Y+12, r25	; 0x0c
    14b8:	ad 87       	std	Y+13, r26	; 0x0d
    14ba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    14be:	7c 85       	ldd	r23, Y+12	; 0x0c
    14c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    14c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    14c4:	20 e0       	ldi	r18, 0x00	; 0
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	4a ef       	ldi	r20, 0xFA	; 250
    14ca:	54 e4       	ldi	r21, 0x44	; 68
    14cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14d0:	dc 01       	movw	r26, r24
    14d2:	cb 01       	movw	r24, r22
    14d4:	8f 83       	std	Y+7, r24	; 0x07
    14d6:	98 87       	std	Y+8, r25	; 0x08
    14d8:	a9 87       	std	Y+9, r26	; 0x09
    14da:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14dc:	6f 81       	ldd	r22, Y+7	; 0x07
    14de:	78 85       	ldd	r23, Y+8	; 0x08
    14e0:	89 85       	ldd	r24, Y+9	; 0x09
    14e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    14e4:	20 e0       	ldi	r18, 0x00	; 0
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	40 e8       	ldi	r20, 0x80	; 128
    14ea:	5f e3       	ldi	r21, 0x3F	; 63
    14ec:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    14f0:	88 23       	and	r24, r24
    14f2:	2c f4       	brge	.+10     	; 0x14fe <CLCD_voidSendData+0x3ce>
		__ticks = 1;
    14f4:	81 e0       	ldi	r24, 0x01	; 1
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	9e 83       	std	Y+6, r25	; 0x06
    14fa:	8d 83       	std	Y+5, r24	; 0x05
    14fc:	3f c0       	rjmp	.+126    	; 0x157c <CLCD_voidSendData+0x44c>
	else if (__tmp > 65535)
    14fe:	6f 81       	ldd	r22, Y+7	; 0x07
    1500:	78 85       	ldd	r23, Y+8	; 0x08
    1502:	89 85       	ldd	r24, Y+9	; 0x09
    1504:	9a 85       	ldd	r25, Y+10	; 0x0a
    1506:	20 e0       	ldi	r18, 0x00	; 0
    1508:	3f ef       	ldi	r19, 0xFF	; 255
    150a:	4f e7       	ldi	r20, 0x7F	; 127
    150c:	57 e4       	ldi	r21, 0x47	; 71
    150e:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    1512:	18 16       	cp	r1, r24
    1514:	4c f5       	brge	.+82     	; 0x1568 <CLCD_voidSendData+0x438>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1516:	6b 85       	ldd	r22, Y+11	; 0x0b
    1518:	7c 85       	ldd	r23, Y+12	; 0x0c
    151a:	8d 85       	ldd	r24, Y+13	; 0x0d
    151c:	9e 85       	ldd	r25, Y+14	; 0x0e
    151e:	20 e0       	ldi	r18, 0x00	; 0
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	40 e2       	ldi	r20, 0x20	; 32
    1524:	51 e4       	ldi	r21, 0x41	; 65
    1526:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    152a:	dc 01       	movw	r26, r24
    152c:	cb 01       	movw	r24, r22
    152e:	bc 01       	movw	r22, r24
    1530:	cd 01       	movw	r24, r26
    1532:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1536:	dc 01       	movw	r26, r24
    1538:	cb 01       	movw	r24, r22
    153a:	9e 83       	std	Y+6, r25	; 0x06
    153c:	8d 83       	std	Y+5, r24	; 0x05
    153e:	0f c0       	rjmp	.+30     	; 0x155e <CLCD_voidSendData+0x42e>
    1540:	88 ec       	ldi	r24, 0xC8	; 200
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	9c 83       	std	Y+4, r25	; 0x04
    1546:	8b 83       	std	Y+3, r24	; 0x03
    1548:	8b 81       	ldd	r24, Y+3	; 0x03
    154a:	9c 81       	ldd	r25, Y+4	; 0x04
    154c:	01 97       	sbiw	r24, 0x01	; 1
    154e:	f1 f7       	brne	.-4      	; 0x154c <CLCD_voidSendData+0x41c>
    1550:	9c 83       	std	Y+4, r25	; 0x04
    1552:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1554:	8d 81       	ldd	r24, Y+5	; 0x05
    1556:	9e 81       	ldd	r25, Y+6	; 0x06
    1558:	01 97       	sbiw	r24, 0x01	; 1
    155a:	9e 83       	std	Y+6, r25	; 0x06
    155c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    155e:	8d 81       	ldd	r24, Y+5	; 0x05
    1560:	9e 81       	ldd	r25, Y+6	; 0x06
    1562:	00 97       	sbiw	r24, 0x00	; 0
    1564:	69 f7       	brne	.-38     	; 0x1540 <CLCD_voidSendData+0x410>
    1566:	14 c0       	rjmp	.+40     	; 0x1590 <CLCD_voidSendData+0x460>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1568:	6f 81       	ldd	r22, Y+7	; 0x07
    156a:	78 85       	ldd	r23, Y+8	; 0x08
    156c:	89 85       	ldd	r24, Y+9	; 0x09
    156e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1570:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1574:	dc 01       	movw	r26, r24
    1576:	cb 01       	movw	r24, r22
    1578:	9e 83       	std	Y+6, r25	; 0x06
    157a:	8d 83       	std	Y+5, r24	; 0x05
    157c:	8d 81       	ldd	r24, Y+5	; 0x05
    157e:	9e 81       	ldd	r25, Y+6	; 0x06
    1580:	9a 83       	std	Y+2, r25	; 0x02
    1582:	89 83       	std	Y+1, r24	; 0x01
    1584:	89 81       	ldd	r24, Y+1	; 0x01
    1586:	9a 81       	ldd	r25, Y+2	; 0x02
    1588:	01 97       	sbiw	r24, 0x01	; 1
    158a:	f1 f7       	brne	.-4      	; 0x1588 <CLCD_voidSendData+0x458>
    158c:	9a 83       	std	Y+2, r25	; 0x02
    158e:	89 83       	std	Y+1, r24	; 0x01



#endif

}
    1590:	ea 96       	adiw	r28, 0x3a	; 58
    1592:	0f b6       	in	r0, 0x3f	; 63
    1594:	f8 94       	cli
    1596:	de bf       	out	0x3e, r29	; 62
    1598:	0f be       	out	0x3f, r0	; 63
    159a:	cd bf       	out	0x3d, r28	; 61
    159c:	cf 91       	pop	r28
    159e:	df 91       	pop	r29
    15a0:	1f 91       	pop	r17
    15a2:	08 95       	ret

000015a4 <CLCD_voidInit>:

void CLCD_voidInit(void)
{
    15a4:	df 93       	push	r29
    15a6:	cf 93       	push	r28
    15a8:	cd b7       	in	r28, 0x3d	; 61
    15aa:	de b7       	in	r29, 0x3e	; 62
    15ac:	2e 97       	sbiw	r28, 0x0e	; 14
    15ae:	0f b6       	in	r0, 0x3f	; 63
    15b0:	f8 94       	cli
    15b2:	de bf       	out	0x3e, r29	; 62
    15b4:	0f be       	out	0x3f, r0	; 63
    15b6:	cd bf       	out	0x3d, r28	; 61
    15b8:	80 e0       	ldi	r24, 0x00	; 0
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	a0 e2       	ldi	r26, 0x20	; 32
    15be:	b2 e4       	ldi	r27, 0x42	; 66
    15c0:	8b 87       	std	Y+11, r24	; 0x0b
    15c2:	9c 87       	std	Y+12, r25	; 0x0c
    15c4:	ad 87       	std	Y+13, r26	; 0x0d
    15c6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    15ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    15cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    15ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    15d0:	20 e0       	ldi	r18, 0x00	; 0
    15d2:	30 e0       	ldi	r19, 0x00	; 0
    15d4:	4a ef       	ldi	r20, 0xFA	; 250
    15d6:	54 e4       	ldi	r21, 0x44	; 68
    15d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15dc:	dc 01       	movw	r26, r24
    15de:	cb 01       	movw	r24, r22
    15e0:	8f 83       	std	Y+7, r24	; 0x07
    15e2:	98 87       	std	Y+8, r25	; 0x08
    15e4:	a9 87       	std	Y+9, r26	; 0x09
    15e6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    15e8:	6f 81       	ldd	r22, Y+7	; 0x07
    15ea:	78 85       	ldd	r23, Y+8	; 0x08
    15ec:	89 85       	ldd	r24, Y+9	; 0x09
    15ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    15f0:	20 e0       	ldi	r18, 0x00	; 0
    15f2:	30 e0       	ldi	r19, 0x00	; 0
    15f4:	40 e8       	ldi	r20, 0x80	; 128
    15f6:	5f e3       	ldi	r21, 0x3F	; 63
    15f8:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    15fc:	88 23       	and	r24, r24
    15fe:	2c f4       	brge	.+10     	; 0x160a <CLCD_voidInit+0x66>
		__ticks = 1;
    1600:	81 e0       	ldi	r24, 0x01	; 1
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	9e 83       	std	Y+6, r25	; 0x06
    1606:	8d 83       	std	Y+5, r24	; 0x05
    1608:	3f c0       	rjmp	.+126    	; 0x1688 <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    160a:	6f 81       	ldd	r22, Y+7	; 0x07
    160c:	78 85       	ldd	r23, Y+8	; 0x08
    160e:	89 85       	ldd	r24, Y+9	; 0x09
    1610:	9a 85       	ldd	r25, Y+10	; 0x0a
    1612:	20 e0       	ldi	r18, 0x00	; 0
    1614:	3f ef       	ldi	r19, 0xFF	; 255
    1616:	4f e7       	ldi	r20, 0x7F	; 127
    1618:	57 e4       	ldi	r21, 0x47	; 71
    161a:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    161e:	18 16       	cp	r1, r24
    1620:	4c f5       	brge	.+82     	; 0x1674 <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1622:	6b 85       	ldd	r22, Y+11	; 0x0b
    1624:	7c 85       	ldd	r23, Y+12	; 0x0c
    1626:	8d 85       	ldd	r24, Y+13	; 0x0d
    1628:	9e 85       	ldd	r25, Y+14	; 0x0e
    162a:	20 e0       	ldi	r18, 0x00	; 0
    162c:	30 e0       	ldi	r19, 0x00	; 0
    162e:	40 e2       	ldi	r20, 0x20	; 32
    1630:	51 e4       	ldi	r21, 0x41	; 65
    1632:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1636:	dc 01       	movw	r26, r24
    1638:	cb 01       	movw	r24, r22
    163a:	bc 01       	movw	r22, r24
    163c:	cd 01       	movw	r24, r26
    163e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1642:	dc 01       	movw	r26, r24
    1644:	cb 01       	movw	r24, r22
    1646:	9e 83       	std	Y+6, r25	; 0x06
    1648:	8d 83       	std	Y+5, r24	; 0x05
    164a:	0f c0       	rjmp	.+30     	; 0x166a <CLCD_voidInit+0xc6>
    164c:	88 ec       	ldi	r24, 0xC8	; 200
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	9c 83       	std	Y+4, r25	; 0x04
    1652:	8b 83       	std	Y+3, r24	; 0x03
    1654:	8b 81       	ldd	r24, Y+3	; 0x03
    1656:	9c 81       	ldd	r25, Y+4	; 0x04
    1658:	01 97       	sbiw	r24, 0x01	; 1
    165a:	f1 f7       	brne	.-4      	; 0x1658 <CLCD_voidInit+0xb4>
    165c:	9c 83       	std	Y+4, r25	; 0x04
    165e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1660:	8d 81       	ldd	r24, Y+5	; 0x05
    1662:	9e 81       	ldd	r25, Y+6	; 0x06
    1664:	01 97       	sbiw	r24, 0x01	; 1
    1666:	9e 83       	std	Y+6, r25	; 0x06
    1668:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    166a:	8d 81       	ldd	r24, Y+5	; 0x05
    166c:	9e 81       	ldd	r25, Y+6	; 0x06
    166e:	00 97       	sbiw	r24, 0x00	; 0
    1670:	69 f7       	brne	.-38     	; 0x164c <CLCD_voidInit+0xa8>
    1672:	14 c0       	rjmp	.+40     	; 0x169c <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1674:	6f 81       	ldd	r22, Y+7	; 0x07
    1676:	78 85       	ldd	r23, Y+8	; 0x08
    1678:	89 85       	ldd	r24, Y+9	; 0x09
    167a:	9a 85       	ldd	r25, Y+10	; 0x0a
    167c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1680:	dc 01       	movw	r26, r24
    1682:	cb 01       	movw	r24, r22
    1684:	9e 83       	std	Y+6, r25	; 0x06
    1686:	8d 83       	std	Y+5, r24	; 0x05
    1688:	8d 81       	ldd	r24, Y+5	; 0x05
    168a:	9e 81       	ldd	r25, Y+6	; 0x06
    168c:	9a 83       	std	Y+2, r25	; 0x02
    168e:	89 83       	std	Y+1, r24	; 0x01
    1690:	89 81       	ldd	r24, Y+1	; 0x01
    1692:	9a 81       	ldd	r25, Y+2	; 0x02
    1694:	01 97       	sbiw	r24, 0x01	; 1
    1696:	f1 f7       	brne	.-4      	; 0x1694 <CLCD_voidInit+0xf0>
    1698:	9a 83       	std	Y+2, r25	; 0x02
    169a:	89 83       	std	Y+1, r24	; 0x01
	C_LCD_voidSendCommand(0x01); /* 1 or 0x01 or 0b00000001*/

#elif   MODE_SELECT ==_4_BIT_MODE

	/* Function set command : 2 lines , 5*8 font size */
	C_LCD_voidSendCommand(0x33);
    169c:	83 e3       	ldi	r24, 0x33	; 51
    169e:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>
	C_LCD_voidSendCommand(0x32);
    16a2:	82 e3       	ldi	r24, 0x32	; 50
    16a4:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>
	C_LCD_voidSendCommand(0x28);   /* 0bNFXXXXXX  --> N: no of lines F: font size*/
    16a8:	88 e2       	ldi	r24, 0x28	; 40
    16aa:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>


	/*Display on off control : disable enable , disable cursor , no blink cursor*/
	C_LCD_voidSendCommand(0x0C);
    16ae:	8c e0       	ldi	r24, 0x0C	; 12
    16b0:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>
	C_LCD_voidSendCommand(0x02);
    16b4:	82 e0       	ldi	r24, 0x02	; 2
    16b6:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>

	C_LCD_voidSendCommand(0x06);
    16ba:	86 e0       	ldi	r24, 0x06	; 6
    16bc:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>

	/* Clear display */
	C_LCD_voidSendCommand(0x01);
    16c0:	81 e0       	ldi	r24, 0x01	; 1
    16c2:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>


#endif


}
    16c6:	2e 96       	adiw	r28, 0x0e	; 14
    16c8:	0f b6       	in	r0, 0x3f	; 63
    16ca:	f8 94       	cli
    16cc:	de bf       	out	0x3e, r29	; 62
    16ce:	0f be       	out	0x3f, r0	; 63
    16d0:	cd bf       	out	0x3d, r28	; 61
    16d2:	cf 91       	pop	r28
    16d4:	df 91       	pop	r29
    16d6:	08 95       	ret

000016d8 <CLCD_voidSendString>:

void CLCD_voidSendString(const char* Copy_pcString )
{
    16d8:	df 93       	push	r29
    16da:	cf 93       	push	r28
    16dc:	00 d0       	rcall	.+0      	; 0x16de <CLCD_voidSendString+0x6>
    16de:	0f 92       	push	r0
    16e0:	cd b7       	in	r28, 0x3d	; 61
    16e2:	de b7       	in	r29, 0x3e	; 62
    16e4:	9b 83       	std	Y+3, r25	; 0x03
    16e6:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Counter = 0;
    16e8:	19 82       	std	Y+1, r1	; 0x01
    16ea:	0e c0       	rjmp	.+28     	; 0x1708 <CLCD_voidSendString+0x30>
	while (Copy_pcString[Local_u8Counter] != NULL)
	{
		CLCD_voidSendData(Copy_pcString[Local_u8Counter]);
    16ec:	89 81       	ldd	r24, Y+1	; 0x01
    16ee:	28 2f       	mov	r18, r24
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	8a 81       	ldd	r24, Y+2	; 0x02
    16f4:	9b 81       	ldd	r25, Y+3	; 0x03
    16f6:	fc 01       	movw	r30, r24
    16f8:	e2 0f       	add	r30, r18
    16fa:	f3 1f       	adc	r31, r19
    16fc:	80 81       	ld	r24, Z
    16fe:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
		Local_u8Counter++;
    1702:	89 81       	ldd	r24, Y+1	; 0x01
    1704:	8f 5f       	subi	r24, 0xFF	; 255
    1706:	89 83       	std	Y+1, r24	; 0x01
}

void CLCD_voidSendString(const char* Copy_pcString )
{
	u8 Local_u8Counter = 0;
	while (Copy_pcString[Local_u8Counter] != NULL)
    1708:	89 81       	ldd	r24, Y+1	; 0x01
    170a:	28 2f       	mov	r18, r24
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	8a 81       	ldd	r24, Y+2	; 0x02
    1710:	9b 81       	ldd	r25, Y+3	; 0x03
    1712:	fc 01       	movw	r30, r24
    1714:	e2 0f       	add	r30, r18
    1716:	f3 1f       	adc	r31, r19
    1718:	80 81       	ld	r24, Z
    171a:	88 23       	and	r24, r24
    171c:	39 f7       	brne	.-50     	; 0x16ec <CLCD_voidSendString+0x14>
	{
		CLCD_voidSendData(Copy_pcString[Local_u8Counter]);
		Local_u8Counter++;
	}
}
    171e:	0f 90       	pop	r0
    1720:	0f 90       	pop	r0
    1722:	0f 90       	pop	r0
    1724:	cf 91       	pop	r28
    1726:	df 91       	pop	r29
    1728:	08 95       	ret

0000172a <CLCD_voidGoToXY>:

void CLCD_voidGoToXY(u8 Copy_u8Xpos, u8 Copy_u8Ypos)
{
    172a:	df 93       	push	r29
    172c:	cf 93       	push	r28
    172e:	00 d0       	rcall	.+0      	; 0x1730 <CLCD_voidGoToXY+0x6>
    1730:	0f 92       	push	r0
    1732:	cd b7       	in	r28, 0x3d	; 61
    1734:	de b7       	in	r29, 0x3e	; 62
    1736:	8a 83       	std	Y+2, r24	; 0x02
    1738:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Adress=0;
    173a:	19 82       	std	Y+1, r1	; 0x01
	Local_u8SetPositionY = Copy_u8Ypos;
    173c:	8b 81       	ldd	r24, Y+3	; 0x03
    173e:	80 93 69 01 	sts	0x0169, r24
	Local_u8SetPositionX = Copy_u8Xpos;
    1742:	8a 81       	ldd	r24, Y+2	; 0x02
    1744:	80 93 68 01 	sts	0x0168, r24
	if (Copy_u8Xpos == 0)                      // First Line
    1748:	8a 81       	ldd	r24, Y+2	; 0x02
    174a:	88 23       	and	r24, r24
    174c:	19 f4       	brne	.+6      	; 0x1754 <CLCD_voidGoToXY+0x2a>
	{
		Local_u8Adress = Copy_u8Ypos;
    174e:	8b 81       	ldd	r24, Y+3	; 0x03
    1750:	89 83       	std	Y+1, r24	; 0x01
    1752:	14 c0       	rjmp	.+40     	; 0x177c <CLCD_voidGoToXY+0x52>
	}
	else if (Copy_u8Xpos == 1)                // Second Line
    1754:	8a 81       	ldd	r24, Y+2	; 0x02
    1756:	81 30       	cpi	r24, 0x01	; 1
    1758:	21 f4       	brne	.+8      	; 0x1762 <CLCD_voidGoToXY+0x38>
	{
		Local_u8Adress = Copy_u8Ypos+0x40;
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	80 5c       	subi	r24, 0xC0	; 192
    175e:	89 83       	std	Y+1, r24	; 0x01
    1760:	0d c0       	rjmp	.+26     	; 0x177c <CLCD_voidGoToXY+0x52>
	}
	else if (Copy_u8Xpos == 2)                // Third Line
    1762:	8a 81       	ldd	r24, Y+2	; 0x02
    1764:	82 30       	cpi	r24, 0x02	; 2
    1766:	21 f4       	brne	.+8      	; 0x1770 <CLCD_voidGoToXY+0x46>
	{
		Local_u8Adress = Copy_u8Ypos+0x10;
    1768:	8b 81       	ldd	r24, Y+3	; 0x03
    176a:	80 5f       	subi	r24, 0xF0	; 240
    176c:	89 83       	std	Y+1, r24	; 0x01
    176e:	06 c0       	rjmp	.+12     	; 0x177c <CLCD_voidGoToXY+0x52>
	}
	else if (Copy_u8Xpos == 3)                // Fourth Line
    1770:	8a 81       	ldd	r24, Y+2	; 0x02
    1772:	83 30       	cpi	r24, 0x03	; 3
    1774:	19 f4       	brne	.+6      	; 0x177c <CLCD_voidGoToXY+0x52>
	{
		Local_u8Adress = Copy_u8Ypos+0x50;
    1776:	8b 81       	ldd	r24, Y+3	; 0x03
    1778:	80 5b       	subi	r24, 0xB0	; 176
    177a:	89 83       	std	Y+1, r24	; 0x01
	}

	C_LCD_voidSendCommand(Local_u8Adress+128);
    177c:	89 81       	ldd	r24, Y+1	; 0x01
    177e:	80 58       	subi	r24, 0x80	; 128
    1780:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>



}
    1784:	0f 90       	pop	r0
    1786:	0f 90       	pop	r0
    1788:	0f 90       	pop	r0
    178a:	cf 91       	pop	r28
    178c:	df 91       	pop	r29
    178e:	08 95       	ret

00001790 <CLCD_voidWriteSpecialCharacter>:

void CLCD_voidWriteSpecialCharacter(u8* Copy_pu8Pattern, u8 Copy_u8PatternNumber, u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    1790:	df 93       	push	r29
    1792:	cf 93       	push	r28
    1794:	cd b7       	in	r28, 0x3d	; 61
    1796:	de b7       	in	r29, 0x3e	; 62
    1798:	27 97       	sbiw	r28, 0x07	; 7
    179a:	0f b6       	in	r0, 0x3f	; 63
    179c:	f8 94       	cli
    179e:	de bf       	out	0x3e, r29	; 62
    17a0:	0f be       	out	0x3f, r0	; 63
    17a2:	cd bf       	out	0x3d, r28	; 61
    17a4:	9c 83       	std	Y+4, r25	; 0x04
    17a6:	8b 83       	std	Y+3, r24	; 0x03
    17a8:	6d 83       	std	Y+5, r22	; 0x05
    17aa:	4e 83       	std	Y+6, r20	; 0x06
    17ac:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8CGRAMAddress= 0, Local_u8Iterator;
    17ae:	1a 82       	std	Y+2, r1	; 0x02
	/* Calculate the CGRAM address whose each block is 8 bytes */
	Local_u8CGRAMAddress =Copy_u8PatternNumber*8;
    17b0:	8d 81       	ldd	r24, Y+5	; 0x05
    17b2:	88 2f       	mov	r24, r24
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	88 0f       	add	r24, r24
    17b8:	99 1f       	adc	r25, r25
    17ba:	88 0f       	add	r24, r24
    17bc:	99 1f       	adc	r25, r25
    17be:	88 0f       	add	r24, r24
    17c0:	99 1f       	adc	r25, r25
    17c2:	8a 83       	std	Y+2, r24	; 0x02

	/* Send CGRAM Address command to LCD, with setting bit 6, clearing bit 7*/
	C_LCD_voidSendCommand(Local_u8CGRAMAddress+64);
    17c4:	8a 81       	ldd	r24, Y+2	; 0x02
    17c6:	80 5c       	subi	r24, 0xC0	; 192
    17c8:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>

	/* Write the pattern into CGRAM */

	for (Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    17cc:	19 82       	std	Y+1, r1	; 0x01
    17ce:	0e c0       	rjmp	.+28     	; 0x17ec <CLCD_voidWriteSpecialCharacter+0x5c>
	{
		CLCD_voidSendData(Copy_pu8Pattern[Local_u8Iterator]);
    17d0:	89 81       	ldd	r24, Y+1	; 0x01
    17d2:	28 2f       	mov	r18, r24
    17d4:	30 e0       	ldi	r19, 0x00	; 0
    17d6:	8b 81       	ldd	r24, Y+3	; 0x03
    17d8:	9c 81       	ldd	r25, Y+4	; 0x04
    17da:	fc 01       	movw	r30, r24
    17dc:	e2 0f       	add	r30, r18
    17de:	f3 1f       	adc	r31, r19
    17e0:	80 81       	ld	r24, Z
    17e2:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
	/* Send CGRAM Address command to LCD, with setting bit 6, clearing bit 7*/
	C_LCD_voidSendCommand(Local_u8CGRAMAddress+64);

	/* Write the pattern into CGRAM */

	for (Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    17e6:	89 81       	ldd	r24, Y+1	; 0x01
    17e8:	8f 5f       	subi	r24, 0xFF	; 255
    17ea:	89 83       	std	Y+1, r24	; 0x01
    17ec:	89 81       	ldd	r24, Y+1	; 0x01
    17ee:	88 30       	cpi	r24, 0x08	; 8
    17f0:	78 f3       	brcs	.-34     	; 0x17d0 <CLCD_voidWriteSpecialCharacter+0x40>
	{
		CLCD_voidSendData(Copy_pu8Pattern[Local_u8Iterator]);
	}

	/* go back to the DDRAM to display the Pattern*/
	CLCD_voidGoToXY(Copy_u8XPos,Copy_u8YPos);
    17f2:	8e 81       	ldd	r24, Y+6	; 0x06
    17f4:	6f 81       	ldd	r22, Y+7	; 0x07
    17f6:	0e 94 95 0b 	call	0x172a	; 0x172a <CLCD_voidGoToXY>
	/* Display the pattern written in the CGRAM*/
	CLCD_voidSendData(Copy_u8PatternNumber);
    17fa:	8d 81       	ldd	r24, Y+5	; 0x05
    17fc:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
}
    1800:	27 96       	adiw	r28, 0x07	; 7
    1802:	0f b6       	in	r0, 0x3f	; 63
    1804:	f8 94       	cli
    1806:	de bf       	out	0x3e, r29	; 62
    1808:	0f be       	out	0x3f, r0	; 63
    180a:	cd bf       	out	0x3d, r28	; 61
    180c:	cf 91       	pop	r28
    180e:	df 91       	pop	r29
    1810:	08 95       	ret

00001812 <CLCD_VoidWriteNumber>:

void CLCD_VoidWriteNumber(f32 Copy_u32Number)
{
    1812:	0f 93       	push	r16
    1814:	1f 93       	push	r17
    1816:	df 93       	push	r29
    1818:	cf 93       	push	r28
    181a:	cd b7       	in	r28, 0x3d	; 61
    181c:	de b7       	in	r29, 0x3e	; 62
    181e:	6d 97       	sbiw	r28, 0x1d	; 29
    1820:	0f b6       	in	r0, 0x3f	; 63
    1822:	f8 94       	cli
    1824:	de bf       	out	0x3e, r29	; 62
    1826:	0f be       	out	0x3f, r0	; 63
    1828:	cd bf       	out	0x3d, r28	; 61
    182a:	6a 8f       	std	Y+26, r22	; 0x1a
    182c:	7b 8f       	std	Y+27, r23	; 0x1b
    182e:	8c 8f       	std	Y+28, r24	; 0x1c
    1830:	9d 8f       	std	Y+29, r25	; 0x1d
	s32 Local_s32Number = Copy_u32Number;
    1832:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1834:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1836:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1838:	9d 8d       	ldd	r25, Y+29	; 0x1d
    183a:	0e 94 37 04 	call	0x86e	; 0x86e <__fixsfsi>
    183e:	dc 01       	movw	r26, r24
    1840:	cb 01       	movw	r24, r22
    1842:	8a 83       	std	Y+2, r24	; 0x02
    1844:	9b 83       	std	Y+3, r25	; 0x03
    1846:	ac 83       	std	Y+4, r26	; 0x04
    1848:	bd 83       	std	Y+5, r27	; 0x05

	if(Local_s32Number == 0)
    184a:	8a 81       	ldd	r24, Y+2	; 0x02
    184c:	9b 81       	ldd	r25, Y+3	; 0x03
    184e:	ac 81       	ldd	r26, Y+4	; 0x04
    1850:	bd 81       	ldd	r27, Y+5	; 0x05
    1852:	00 97       	sbiw	r24, 0x00	; 0
    1854:	a1 05       	cpc	r26, r1
    1856:	b1 05       	cpc	r27, r1
    1858:	21 f4       	brne	.+8      	; 0x1862 <CLCD_VoidWriteNumber+0x50>
	{
		CLCD_voidSendData('0');
    185a:	80 e3       	ldi	r24, 0x30	; 48
    185c:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
    1860:	18 c0       	rjmp	.+48     	; 0x1892 <CLCD_VoidWriteNumber+0x80>
	}
	else if (Local_s32Number <0)
    1862:	8a 81       	ldd	r24, Y+2	; 0x02
    1864:	9b 81       	ldd	r25, Y+3	; 0x03
    1866:	ac 81       	ldd	r26, Y+4	; 0x04
    1868:	bd 81       	ldd	r27, Y+5	; 0x05
    186a:	bb 23       	and	r27, r27
    186c:	94 f4       	brge	.+36     	; 0x1892 <CLCD_VoidWriteNumber+0x80>
	{
		CLCD_voidSendData('-');
    186e:	8d e2       	ldi	r24, 0x2D	; 45
    1870:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
		Local_s32Number = Local_s32Number *(-1);
    1874:	8a 81       	ldd	r24, Y+2	; 0x02
    1876:	9b 81       	ldd	r25, Y+3	; 0x03
    1878:	ac 81       	ldd	r26, Y+4	; 0x04
    187a:	bd 81       	ldd	r27, Y+5	; 0x05
    187c:	b0 95       	com	r27
    187e:	a0 95       	com	r26
    1880:	90 95       	com	r25
    1882:	81 95       	neg	r24
    1884:	9f 4f       	sbci	r25, 0xFF	; 255
    1886:	af 4f       	sbci	r26, 0xFF	; 255
    1888:	bf 4f       	sbci	r27, 0xFF	; 255
    188a:	8a 83       	std	Y+2, r24	; 0x02
    188c:	9b 83       	std	Y+3, r25	; 0x03
    188e:	ac 83       	std	Y+4, r26	; 0x04
    1890:	bd 83       	std	Y+5, r27	; 0x05

	}
	u8 Local_u8Array[20]={0};
    1892:	84 e1       	ldi	r24, 0x14	; 20
    1894:	fe 01       	movw	r30, r28
    1896:	36 96       	adiw	r30, 0x06	; 6
    1898:	df 01       	movw	r26, r30
    189a:	98 2f       	mov	r25, r24
    189c:	1d 92       	st	X+, r1
    189e:	9a 95       	dec	r25
    18a0:	e9 f7       	brne	.-6      	; 0x189c <CLCD_VoidWriteNumber+0x8a>
	s8 local_s8Counter =0;
    18a2:	19 82       	std	Y+1, r1	; 0x01
    18a4:	2f c0       	rjmp	.+94     	; 0x1904 <CLCD_VoidWriteNumber+0xf2>
	while (Local_s32Number != 0)
	{
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
    18a6:	89 81       	ldd	r24, Y+1	; 0x01
    18a8:	08 2f       	mov	r16, r24
    18aa:	11 27       	eor	r17, r17
    18ac:	07 fd       	sbrc	r16, 7
    18ae:	10 95       	com	r17
    18b0:	8a 81       	ldd	r24, Y+2	; 0x02
    18b2:	9b 81       	ldd	r25, Y+3	; 0x03
    18b4:	ac 81       	ldd	r26, Y+4	; 0x04
    18b6:	bd 81       	ldd	r27, Y+5	; 0x05
    18b8:	2a e0       	ldi	r18, 0x0A	; 10
    18ba:	30 e0       	ldi	r19, 0x00	; 0
    18bc:	40 e0       	ldi	r20, 0x00	; 0
    18be:	50 e0       	ldi	r21, 0x00	; 0
    18c0:	bc 01       	movw	r22, r24
    18c2:	cd 01       	movw	r24, r26
    18c4:	0e 94 f2 11 	call	0x23e4	; 0x23e4 <__divmodsi4>
    18c8:	dc 01       	movw	r26, r24
    18ca:	cb 01       	movw	r24, r22
    18cc:	28 2f       	mov	r18, r24
    18ce:	ce 01       	movw	r24, r28
    18d0:	06 96       	adiw	r24, 0x06	; 6
    18d2:	fc 01       	movw	r30, r24
    18d4:	e0 0f       	add	r30, r16
    18d6:	f1 1f       	adc	r31, r17
    18d8:	20 83       	st	Z, r18
		Local_s32Number/=10;
    18da:	8a 81       	ldd	r24, Y+2	; 0x02
    18dc:	9b 81       	ldd	r25, Y+3	; 0x03
    18de:	ac 81       	ldd	r26, Y+4	; 0x04
    18e0:	bd 81       	ldd	r27, Y+5	; 0x05
    18e2:	2a e0       	ldi	r18, 0x0A	; 10
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	40 e0       	ldi	r20, 0x00	; 0
    18e8:	50 e0       	ldi	r21, 0x00	; 0
    18ea:	bc 01       	movw	r22, r24
    18ec:	cd 01       	movw	r24, r26
    18ee:	0e 94 f2 11 	call	0x23e4	; 0x23e4 <__divmodsi4>
    18f2:	da 01       	movw	r26, r20
    18f4:	c9 01       	movw	r24, r18
    18f6:	8a 83       	std	Y+2, r24	; 0x02
    18f8:	9b 83       	std	Y+3, r25	; 0x03
    18fa:	ac 83       	std	Y+4, r26	; 0x04
    18fc:	bd 83       	std	Y+5, r27	; 0x05
		local_s8Counter++;
    18fe:	89 81       	ldd	r24, Y+1	; 0x01
    1900:	8f 5f       	subi	r24, 0xFF	; 255
    1902:	89 83       	std	Y+1, r24	; 0x01
		Local_s32Number = Local_s32Number *(-1);

	}
	u8 Local_u8Array[20]={0};
	s8 local_s8Counter =0;
	while (Local_s32Number != 0)
    1904:	8a 81       	ldd	r24, Y+2	; 0x02
    1906:	9b 81       	ldd	r25, Y+3	; 0x03
    1908:	ac 81       	ldd	r26, Y+4	; 0x04
    190a:	bd 81       	ldd	r27, Y+5	; 0x05
    190c:	00 97       	sbiw	r24, 0x00	; 0
    190e:	a1 05       	cpc	r26, r1
    1910:	b1 05       	cpc	r27, r1
    1912:	49 f6       	brne	.-110    	; 0x18a6 <CLCD_VoidWriteNumber+0x94>
	{
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
		Local_s32Number/=10;
		local_s8Counter++;
	}
	local_s8Counter--;
    1914:	89 81       	ldd	r24, Y+1	; 0x01
    1916:	81 50       	subi	r24, 0x01	; 1
    1918:	89 83       	std	Y+1, r24	; 0x01
    191a:	11 c0       	rjmp	.+34     	; 0x193e <CLCD_VoidWriteNumber+0x12c>
	while (local_s8Counter>=0)
	{
		CLCD_voidSendData(Local_u8Array[local_s8Counter]+'0');
    191c:	89 81       	ldd	r24, Y+1	; 0x01
    191e:	28 2f       	mov	r18, r24
    1920:	33 27       	eor	r19, r19
    1922:	27 fd       	sbrc	r18, 7
    1924:	30 95       	com	r19
    1926:	ce 01       	movw	r24, r28
    1928:	06 96       	adiw	r24, 0x06	; 6
    192a:	fc 01       	movw	r30, r24
    192c:	e2 0f       	add	r30, r18
    192e:	f3 1f       	adc	r31, r19
    1930:	80 81       	ld	r24, Z
    1932:	80 5d       	subi	r24, 0xD0	; 208
    1934:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
		local_s8Counter--;
    1938:	89 81       	ldd	r24, Y+1	; 0x01
    193a:	81 50       	subi	r24, 0x01	; 1
    193c:	89 83       	std	Y+1, r24	; 0x01
		Local_u8Array[local_s8Counter]= Local_s32Number%10;
		Local_s32Number/=10;
		local_s8Counter++;
	}
	local_s8Counter--;
	while (local_s8Counter>=0)
    193e:	89 81       	ldd	r24, Y+1	; 0x01
    1940:	88 23       	and	r24, r24
    1942:	64 f7       	brge	.-40     	; 0x191c <CLCD_VoidWriteNumber+0x10a>
	{
		CLCD_voidSendData(Local_u8Array[local_s8Counter]+'0');
		local_s8Counter--;
	}
}
    1944:	6d 96       	adiw	r28, 0x1d	; 29
    1946:	0f b6       	in	r0, 0x3f	; 63
    1948:	f8 94       	cli
    194a:	de bf       	out	0x3e, r29	; 62
    194c:	0f be       	out	0x3f, r0	; 63
    194e:	cd bf       	out	0x3d, r28	; 61
    1950:	cf 91       	pop	r28
    1952:	df 91       	pop	r29
    1954:	1f 91       	pop	r17
    1956:	0f 91       	pop	r16
    1958:	08 95       	ret

0000195a <CLCD_voidWriteFloatNumber>:

void CLCD_voidWriteFloatNumber(f32 Copy_f32FloatNumber )
{
    195a:	df 93       	push	r29
    195c:	cf 93       	push	r28
    195e:	cd b7       	in	r28, 0x3d	; 61
    1960:	de b7       	in	r29, 0x3e	; 62
    1962:	28 97       	sbiw	r28, 0x08	; 8
    1964:	0f b6       	in	r0, 0x3f	; 63
    1966:	f8 94       	cli
    1968:	de bf       	out	0x3e, r29	; 62
    196a:	0f be       	out	0x3f, r0	; 63
    196c:	cd bf       	out	0x3d, r28	; 61
    196e:	6d 83       	std	Y+5, r22	; 0x05
    1970:	7e 83       	std	Y+6, r23	; 0x06
    1972:	8f 83       	std	Y+7, r24	; 0x07
    1974:	98 87       	std	Y+8, r25	; 0x08

	if(Copy_f32FloatNumber == 0)
    1976:	6d 81       	ldd	r22, Y+5	; 0x05
    1978:	7e 81       	ldd	r23, Y+6	; 0x06
    197a:	8f 81       	ldd	r24, Y+7	; 0x07
    197c:	98 85       	ldd	r25, Y+8	; 0x08
    197e:	20 e0       	ldi	r18, 0x00	; 0
    1980:	30 e0       	ldi	r19, 0x00	; 0
    1982:	40 e0       	ldi	r20, 0x00	; 0
    1984:	50 e0       	ldi	r21, 0x00	; 0
    1986:	0e 94 19 03 	call	0x632	; 0x632 <__eqsf2>
    198a:	88 23       	and	r24, r24
    198c:	39 f4       	brne	.+14     	; 0x199c <CLCD_voidWriteFloatNumber+0x42>
	{
		CLCD_VoidWriteNumber(0);
    198e:	60 e0       	ldi	r22, 0x00	; 0
    1990:	70 e0       	ldi	r23, 0x00	; 0
    1992:	80 e0       	ldi	r24, 0x00	; 0
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	0e 94 09 0c 	call	0x1812	; 0x1812 <CLCD_VoidWriteNumber>
    199a:	7c c0       	rjmp	.+248    	; 0x1a94 <CLCD_voidWriteFloatNumber+0x13a>
	}

	else
	{
		s32 Local_s32DecemalNum=Copy_f32FloatNumber;
    199c:	6d 81       	ldd	r22, Y+5	; 0x05
    199e:	7e 81       	ldd	r23, Y+6	; 0x06
    19a0:	8f 81       	ldd	r24, Y+7	; 0x07
    19a2:	98 85       	ldd	r25, Y+8	; 0x08
    19a4:	0e 94 37 04 	call	0x86e	; 0x86e <__fixsfsi>
    19a8:	dc 01       	movw	r26, r24
    19aa:	cb 01       	movw	r24, r22
    19ac:	89 83       	std	Y+1, r24	; 0x01
    19ae:	9a 83       	std	Y+2, r25	; 0x02
    19b0:	ab 83       	std	Y+3, r26	; 0x03
    19b2:	bc 83       	std	Y+4, r27	; 0x04
		CLCD_VoidWriteNumber(Local_s32DecemalNum);
    19b4:	69 81       	ldd	r22, Y+1	; 0x01
    19b6:	7a 81       	ldd	r23, Y+2	; 0x02
    19b8:	8b 81       	ldd	r24, Y+3	; 0x03
    19ba:	9c 81       	ldd	r25, Y+4	; 0x04
    19bc:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <__floatsisf>
    19c0:	dc 01       	movw	r26, r24
    19c2:	cb 01       	movw	r24, r22
    19c4:	bc 01       	movw	r22, r24
    19c6:	cd 01       	movw	r24, r26
    19c8:	0e 94 09 0c 	call	0x1812	; 0x1812 <CLCD_VoidWriteNumber>
		CLCD_voidSendData('.');
    19cc:	8e e2       	ldi	r24, 0x2E	; 46
    19ce:	0e 94 98 08 	call	0x1130	; 0x1130 <CLCD_voidSendData>
		Copy_f32FloatNumber = Copy_f32FloatNumber -Local_s32DecemalNum;
    19d2:	69 81       	ldd	r22, Y+1	; 0x01
    19d4:	7a 81       	ldd	r23, Y+2	; 0x02
    19d6:	8b 81       	ldd	r24, Y+3	; 0x03
    19d8:	9c 81       	ldd	r25, Y+4	; 0x04
    19da:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <__floatsisf>
    19de:	9b 01       	movw	r18, r22
    19e0:	ac 01       	movw	r20, r24
    19e2:	6d 81       	ldd	r22, Y+5	; 0x05
    19e4:	7e 81       	ldd	r23, Y+6	; 0x06
    19e6:	8f 81       	ldd	r24, Y+7	; 0x07
    19e8:	98 85       	ldd	r25, Y+8	; 0x08
    19ea:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    19ee:	dc 01       	movw	r26, r24
    19f0:	cb 01       	movw	r24, r22
    19f2:	8d 83       	std	Y+5, r24	; 0x05
    19f4:	9e 83       	std	Y+6, r25	; 0x06
    19f6:	af 83       	std	Y+7, r26	; 0x07
    19f8:	b8 87       	std	Y+8, r27	; 0x08

		Copy_f32FloatNumber*=100000;
    19fa:	6d 81       	ldd	r22, Y+5	; 0x05
    19fc:	7e 81       	ldd	r23, Y+6	; 0x06
    19fe:	8f 81       	ldd	r24, Y+7	; 0x07
    1a00:	98 85       	ldd	r25, Y+8	; 0x08
    1a02:	20 e0       	ldi	r18, 0x00	; 0
    1a04:	30 e5       	ldi	r19, 0x50	; 80
    1a06:	43 ec       	ldi	r20, 0xC3	; 195
    1a08:	57 e4       	ldi	r21, 0x47	; 71
    1a0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a0e:	dc 01       	movw	r26, r24
    1a10:	cb 01       	movw	r24, r22
    1a12:	8d 83       	std	Y+5, r24	; 0x05
    1a14:	9e 83       	std	Y+6, r25	; 0x06
    1a16:	af 83       	std	Y+7, r26	; 0x07
    1a18:	b8 87       	std	Y+8, r27	; 0x08
		Local_s32DecemalNum = Copy_f32FloatNumber;
    1a1a:	6d 81       	ldd	r22, Y+5	; 0x05
    1a1c:	7e 81       	ldd	r23, Y+6	; 0x06
    1a1e:	8f 81       	ldd	r24, Y+7	; 0x07
    1a20:	98 85       	ldd	r25, Y+8	; 0x08
    1a22:	0e 94 37 04 	call	0x86e	; 0x86e <__fixsfsi>
    1a26:	dc 01       	movw	r26, r24
    1a28:	cb 01       	movw	r24, r22
    1a2a:	89 83       	std	Y+1, r24	; 0x01
    1a2c:	9a 83       	std	Y+2, r25	; 0x02
    1a2e:	ab 83       	std	Y+3, r26	; 0x03
    1a30:	bc 83       	std	Y+4, r27	; 0x04
    1a32:	12 c0       	rjmp	.+36     	; 0x1a58 <CLCD_voidWriteFloatNumber+0xfe>

		while (Local_s32DecemalNum%10 == 0)
		{
			Local_s32DecemalNum/=10;
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	9a 81       	ldd	r25, Y+2	; 0x02
    1a38:	ab 81       	ldd	r26, Y+3	; 0x03
    1a3a:	bc 81       	ldd	r27, Y+4	; 0x04
    1a3c:	2a e0       	ldi	r18, 0x0A	; 10
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	40 e0       	ldi	r20, 0x00	; 0
    1a42:	50 e0       	ldi	r21, 0x00	; 0
    1a44:	bc 01       	movw	r22, r24
    1a46:	cd 01       	movw	r24, r26
    1a48:	0e 94 f2 11 	call	0x23e4	; 0x23e4 <__divmodsi4>
    1a4c:	da 01       	movw	r26, r20
    1a4e:	c9 01       	movw	r24, r18
    1a50:	89 83       	std	Y+1, r24	; 0x01
    1a52:	9a 83       	std	Y+2, r25	; 0x02
    1a54:	ab 83       	std	Y+3, r26	; 0x03
    1a56:	bc 83       	std	Y+4, r27	; 0x04
		Copy_f32FloatNumber = Copy_f32FloatNumber -Local_s32DecemalNum;

		Copy_f32FloatNumber*=100000;
		Local_s32DecemalNum = Copy_f32FloatNumber;

		while (Local_s32DecemalNum%10 == 0)
    1a58:	89 81       	ldd	r24, Y+1	; 0x01
    1a5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a5c:	ab 81       	ldd	r26, Y+3	; 0x03
    1a5e:	bc 81       	ldd	r27, Y+4	; 0x04
    1a60:	2a e0       	ldi	r18, 0x0A	; 10
    1a62:	30 e0       	ldi	r19, 0x00	; 0
    1a64:	40 e0       	ldi	r20, 0x00	; 0
    1a66:	50 e0       	ldi	r21, 0x00	; 0
    1a68:	bc 01       	movw	r22, r24
    1a6a:	cd 01       	movw	r24, r26
    1a6c:	0e 94 f2 11 	call	0x23e4	; 0x23e4 <__divmodsi4>
    1a70:	dc 01       	movw	r26, r24
    1a72:	cb 01       	movw	r24, r22
    1a74:	00 97       	sbiw	r24, 0x00	; 0
    1a76:	a1 05       	cpc	r26, r1
    1a78:	b1 05       	cpc	r27, r1
    1a7a:	e1 f2       	breq	.-72     	; 0x1a34 <CLCD_voidWriteFloatNumber+0xda>
		{
			Local_s32DecemalNum/=10;
		}
		CLCD_VoidWriteNumber(Local_s32DecemalNum);
    1a7c:	69 81       	ldd	r22, Y+1	; 0x01
    1a7e:	7a 81       	ldd	r23, Y+2	; 0x02
    1a80:	8b 81       	ldd	r24, Y+3	; 0x03
    1a82:	9c 81       	ldd	r25, Y+4	; 0x04
    1a84:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <__floatsisf>
    1a88:	dc 01       	movw	r26, r24
    1a8a:	cb 01       	movw	r24, r22
    1a8c:	bc 01       	movw	r22, r24
    1a8e:	cd 01       	movw	r24, r26
    1a90:	0e 94 09 0c 	call	0x1812	; 0x1812 <CLCD_VoidWriteNumber>
	}
}
    1a94:	28 96       	adiw	r28, 0x08	; 8
    1a96:	0f b6       	in	r0, 0x3f	; 63
    1a98:	f8 94       	cli
    1a9a:	de bf       	out	0x3e, r29	; 62
    1a9c:	0f be       	out	0x3f, r0	; 63
    1a9e:	cd bf       	out	0x3d, r28	; 61
    1aa0:	cf 91       	pop	r28
    1aa2:	df 91       	pop	r29
    1aa4:	08 95       	ret

00001aa6 <CLCD_voidClear>:
//}



void CLCD_voidClear()
{
    1aa6:	df 93       	push	r29
    1aa8:	cf 93       	push	r28
    1aaa:	cd b7       	in	r28, 0x3d	; 61
    1aac:	de b7       	in	r29, 0x3e	; 62
	C_LCD_voidSendCommand(0x01);
    1aae:	81 e0       	ldi	r24, 0x01	; 1
    1ab0:	0e 94 80 06 	call	0xd00	; 0xd00 <C_LCD_voidSendCommand>

}
    1ab4:	cf 91       	pop	r28
    1ab6:	df 91       	pop	r29
    1ab8:	08 95       	ret

00001aba <DIO_u8SetPinValue>:
//
//	return Local_u8ErrorState;
//}

u8 DIO_u8SetPinValue(u8 Copy_u8port, u8 Copy_u8Pin, u8 Copy_u8Value)
{
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
    1ac2:	28 97       	sbiw	r28, 0x08	; 8
    1ac4:	0f b6       	in	r0, 0x3f	; 63
    1ac6:	f8 94       	cli
    1ac8:	de bf       	out	0x3e, r29	; 62
    1aca:	0f be       	out	0x3f, r0	; 63
    1acc:	cd bf       	out	0x3d, r28	; 61
    1ace:	8a 83       	std	Y+2, r24	; 0x02
    1ad0:	6b 83       	std	Y+3, r22	; 0x03
    1ad2:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
    1ad4:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8Pin<=DIO_u8PIN7)
    1ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad8:	88 30       	cpi	r24, 0x08	; 8
    1ada:	08 f0       	brcs	.+2      	; 0x1ade <DIO_u8SetPinValue+0x24>
    1adc:	f4 c0       	rjmp	.+488    	; 0x1cc6 <DIO_u8SetPinValue+0x20c>
	{
		if(Copy_u8Value == DIO_u8PIN_LOW)
    1ade:	8c 81       	ldd	r24, Y+4	; 0x04
    1ae0:	88 23       	and	r24, r24
    1ae2:	09 f0       	breq	.+2      	; 0x1ae6 <DIO_u8SetPinValue+0x2c>
    1ae4:	77 c0       	rjmp	.+238    	; 0x1bd4 <DIO_u8SetPinValue+0x11a>
		{

			switch(Copy_u8port)
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	28 2f       	mov	r18, r24
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	38 87       	std	Y+8, r19	; 0x08
    1aee:	2f 83       	std	Y+7, r18	; 0x07
    1af0:	8f 81       	ldd	r24, Y+7	; 0x07
    1af2:	98 85       	ldd	r25, Y+8	; 0x08
    1af4:	81 30       	cpi	r24, 0x01	; 1
    1af6:	91 05       	cpc	r25, r1
    1af8:	59 f1       	breq	.+86     	; 0x1b50 <DIO_u8SetPinValue+0x96>
    1afa:	2f 81       	ldd	r18, Y+7	; 0x07
    1afc:	38 85       	ldd	r19, Y+8	; 0x08
    1afe:	22 30       	cpi	r18, 0x02	; 2
    1b00:	31 05       	cpc	r19, r1
    1b02:	2c f4       	brge	.+10     	; 0x1b0e <DIO_u8SetPinValue+0x54>
    1b04:	8f 81       	ldd	r24, Y+7	; 0x07
    1b06:	98 85       	ldd	r25, Y+8	; 0x08
    1b08:	00 97       	sbiw	r24, 0x00	; 0
    1b0a:	69 f0       	breq	.+26     	; 0x1b26 <DIO_u8SetPinValue+0x6c>
    1b0c:	60 c0       	rjmp	.+192    	; 0x1bce <DIO_u8SetPinValue+0x114>
    1b0e:	2f 81       	ldd	r18, Y+7	; 0x07
    1b10:	38 85       	ldd	r19, Y+8	; 0x08
    1b12:	22 30       	cpi	r18, 0x02	; 2
    1b14:	31 05       	cpc	r19, r1
    1b16:	89 f1       	breq	.+98     	; 0x1b7a <DIO_u8SetPinValue+0xc0>
    1b18:	8f 81       	ldd	r24, Y+7	; 0x07
    1b1a:	98 85       	ldd	r25, Y+8	; 0x08
    1b1c:	83 30       	cpi	r24, 0x03	; 3
    1b1e:	91 05       	cpc	r25, r1
    1b20:	09 f4       	brne	.+2      	; 0x1b24 <DIO_u8SetPinValue+0x6a>
    1b22:	40 c0       	rjmp	.+128    	; 0x1ba4 <DIO_u8SetPinValue+0xea>
    1b24:	54 c0       	rjmp	.+168    	; 0x1bce <DIO_u8SetPinValue+0x114>
			{
			case DIO_u8PORTA: CLR_BIT(PORTA,Copy_u8Pin); break;
    1b26:	ab e3       	ldi	r26, 0x3B	; 59
    1b28:	b0 e0       	ldi	r27, 0x00	; 0
    1b2a:	eb e3       	ldi	r30, 0x3B	; 59
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	48 2f       	mov	r20, r24
    1b32:	8b 81       	ldd	r24, Y+3	; 0x03
    1b34:	28 2f       	mov	r18, r24
    1b36:	30 e0       	ldi	r19, 0x00	; 0
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	02 2e       	mov	r0, r18
    1b3e:	02 c0       	rjmp	.+4      	; 0x1b44 <DIO_u8SetPinValue+0x8a>
    1b40:	88 0f       	add	r24, r24
    1b42:	99 1f       	adc	r25, r25
    1b44:	0a 94       	dec	r0
    1b46:	e2 f7       	brpl	.-8      	; 0x1b40 <DIO_u8SetPinValue+0x86>
    1b48:	80 95       	com	r24
    1b4a:	84 23       	and	r24, r20
    1b4c:	8c 93       	st	X, r24
    1b4e:	bd c0       	rjmp	.+378    	; 0x1cca <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTB: CLR_BIT(PORTB,Copy_u8Pin); break;
    1b50:	a8 e3       	ldi	r26, 0x38	; 56
    1b52:	b0 e0       	ldi	r27, 0x00	; 0
    1b54:	e8 e3       	ldi	r30, 0x38	; 56
    1b56:	f0 e0       	ldi	r31, 0x00	; 0
    1b58:	80 81       	ld	r24, Z
    1b5a:	48 2f       	mov	r20, r24
    1b5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5e:	28 2f       	mov	r18, r24
    1b60:	30 e0       	ldi	r19, 0x00	; 0
    1b62:	81 e0       	ldi	r24, 0x01	; 1
    1b64:	90 e0       	ldi	r25, 0x00	; 0
    1b66:	02 2e       	mov	r0, r18
    1b68:	02 c0       	rjmp	.+4      	; 0x1b6e <DIO_u8SetPinValue+0xb4>
    1b6a:	88 0f       	add	r24, r24
    1b6c:	99 1f       	adc	r25, r25
    1b6e:	0a 94       	dec	r0
    1b70:	e2 f7       	brpl	.-8      	; 0x1b6a <DIO_u8SetPinValue+0xb0>
    1b72:	80 95       	com	r24
    1b74:	84 23       	and	r24, r20
    1b76:	8c 93       	st	X, r24
    1b78:	a8 c0       	rjmp	.+336    	; 0x1cca <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTC: CLR_BIT(PORTC,Copy_u8Pin); break;
    1b7a:	a5 e3       	ldi	r26, 0x35	; 53
    1b7c:	b0 e0       	ldi	r27, 0x00	; 0
    1b7e:	e5 e3       	ldi	r30, 0x35	; 53
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	80 81       	ld	r24, Z
    1b84:	48 2f       	mov	r20, r24
    1b86:	8b 81       	ldd	r24, Y+3	; 0x03
    1b88:	28 2f       	mov	r18, r24
    1b8a:	30 e0       	ldi	r19, 0x00	; 0
    1b8c:	81 e0       	ldi	r24, 0x01	; 1
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	02 2e       	mov	r0, r18
    1b92:	02 c0       	rjmp	.+4      	; 0x1b98 <DIO_u8SetPinValue+0xde>
    1b94:	88 0f       	add	r24, r24
    1b96:	99 1f       	adc	r25, r25
    1b98:	0a 94       	dec	r0
    1b9a:	e2 f7       	brpl	.-8      	; 0x1b94 <DIO_u8SetPinValue+0xda>
    1b9c:	80 95       	com	r24
    1b9e:	84 23       	and	r24, r20
    1ba0:	8c 93       	st	X, r24
    1ba2:	93 c0       	rjmp	.+294    	; 0x1cca <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTD: CLR_BIT(PORTD,Copy_u8Pin); break;
    1ba4:	a2 e3       	ldi	r26, 0x32	; 50
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e2 e3       	ldi	r30, 0x32	; 50
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	48 2f       	mov	r20, r24
    1bb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb2:	28 2f       	mov	r18, r24
    1bb4:	30 e0       	ldi	r19, 0x00	; 0
    1bb6:	81 e0       	ldi	r24, 0x01	; 1
    1bb8:	90 e0       	ldi	r25, 0x00	; 0
    1bba:	02 2e       	mov	r0, r18
    1bbc:	02 c0       	rjmp	.+4      	; 0x1bc2 <DIO_u8SetPinValue+0x108>
    1bbe:	88 0f       	add	r24, r24
    1bc0:	99 1f       	adc	r25, r25
    1bc2:	0a 94       	dec	r0
    1bc4:	e2 f7       	brpl	.-8      	; 0x1bbe <DIO_u8SetPinValue+0x104>
    1bc6:	80 95       	com	r24
    1bc8:	84 23       	and	r24, r20
    1bca:	8c 93       	st	X, r24
    1bcc:	7e c0       	rjmp	.+252    	; 0x1cca <DIO_u8SetPinValue+0x210>
			default: Local_u8ErrorState =1; break;
    1bce:	81 e0       	ldi	r24, 0x01	; 1
    1bd0:	89 83       	std	Y+1, r24	; 0x01
    1bd2:	7b c0       	rjmp	.+246    	; 0x1cca <DIO_u8SetPinValue+0x210>

			}
		}
		else if(Copy_u8Value == DIO_u8PIN_HIGH)
    1bd4:	8c 81       	ldd	r24, Y+4	; 0x04
    1bd6:	81 30       	cpi	r24, 0x01	; 1
    1bd8:	09 f0       	breq	.+2      	; 0x1bdc <DIO_u8SetPinValue+0x122>
    1bda:	72 c0       	rjmp	.+228    	; 0x1cc0 <DIO_u8SetPinValue+0x206>
		{

			switch(Copy_u8port)
    1bdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bde:	28 2f       	mov	r18, r24
    1be0:	30 e0       	ldi	r19, 0x00	; 0
    1be2:	3e 83       	std	Y+6, r19	; 0x06
    1be4:	2d 83       	std	Y+5, r18	; 0x05
    1be6:	8d 81       	ldd	r24, Y+5	; 0x05
    1be8:	9e 81       	ldd	r25, Y+6	; 0x06
    1bea:	81 30       	cpi	r24, 0x01	; 1
    1bec:	91 05       	cpc	r25, r1
    1bee:	49 f1       	breq	.+82     	; 0x1c42 <DIO_u8SetPinValue+0x188>
    1bf0:	2d 81       	ldd	r18, Y+5	; 0x05
    1bf2:	3e 81       	ldd	r19, Y+6	; 0x06
    1bf4:	22 30       	cpi	r18, 0x02	; 2
    1bf6:	31 05       	cpc	r19, r1
    1bf8:	2c f4       	brge	.+10     	; 0x1c04 <DIO_u8SetPinValue+0x14a>
    1bfa:	8d 81       	ldd	r24, Y+5	; 0x05
    1bfc:	9e 81       	ldd	r25, Y+6	; 0x06
    1bfe:	00 97       	sbiw	r24, 0x00	; 0
    1c00:	61 f0       	breq	.+24     	; 0x1c1a <DIO_u8SetPinValue+0x160>
    1c02:	5b c0       	rjmp	.+182    	; 0x1cba <DIO_u8SetPinValue+0x200>
    1c04:	2d 81       	ldd	r18, Y+5	; 0x05
    1c06:	3e 81       	ldd	r19, Y+6	; 0x06
    1c08:	22 30       	cpi	r18, 0x02	; 2
    1c0a:	31 05       	cpc	r19, r1
    1c0c:	71 f1       	breq	.+92     	; 0x1c6a <DIO_u8SetPinValue+0x1b0>
    1c0e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c10:	9e 81       	ldd	r25, Y+6	; 0x06
    1c12:	83 30       	cpi	r24, 0x03	; 3
    1c14:	91 05       	cpc	r25, r1
    1c16:	e9 f1       	breq	.+122    	; 0x1c92 <DIO_u8SetPinValue+0x1d8>
    1c18:	50 c0       	rjmp	.+160    	; 0x1cba <DIO_u8SetPinValue+0x200>
			{
			case DIO_u8PORTA: SET_BIT(PORTA,Copy_u8Pin); break;
    1c1a:	ab e3       	ldi	r26, 0x3B	; 59
    1c1c:	b0 e0       	ldi	r27, 0x00	; 0
    1c1e:	eb e3       	ldi	r30, 0x3B	; 59
    1c20:	f0 e0       	ldi	r31, 0x00	; 0
    1c22:	80 81       	ld	r24, Z
    1c24:	48 2f       	mov	r20, r24
    1c26:	8b 81       	ldd	r24, Y+3	; 0x03
    1c28:	28 2f       	mov	r18, r24
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	81 e0       	ldi	r24, 0x01	; 1
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	02 2e       	mov	r0, r18
    1c32:	02 c0       	rjmp	.+4      	; 0x1c38 <DIO_u8SetPinValue+0x17e>
    1c34:	88 0f       	add	r24, r24
    1c36:	99 1f       	adc	r25, r25
    1c38:	0a 94       	dec	r0
    1c3a:	e2 f7       	brpl	.-8      	; 0x1c34 <DIO_u8SetPinValue+0x17a>
    1c3c:	84 2b       	or	r24, r20
    1c3e:	8c 93       	st	X, r24
    1c40:	44 c0       	rjmp	.+136    	; 0x1cca <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTB: SET_BIT(PORTB,Copy_u8Pin); break;
    1c42:	a8 e3       	ldi	r26, 0x38	; 56
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e8 e3       	ldi	r30, 0x38	; 56
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	48 2f       	mov	r20, r24
    1c4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c50:	28 2f       	mov	r18, r24
    1c52:	30 e0       	ldi	r19, 0x00	; 0
    1c54:	81 e0       	ldi	r24, 0x01	; 1
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	02 2e       	mov	r0, r18
    1c5a:	02 c0       	rjmp	.+4      	; 0x1c60 <DIO_u8SetPinValue+0x1a6>
    1c5c:	88 0f       	add	r24, r24
    1c5e:	99 1f       	adc	r25, r25
    1c60:	0a 94       	dec	r0
    1c62:	e2 f7       	brpl	.-8      	; 0x1c5c <DIO_u8SetPinValue+0x1a2>
    1c64:	84 2b       	or	r24, r20
    1c66:	8c 93       	st	X, r24
    1c68:	30 c0       	rjmp	.+96     	; 0x1cca <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTC: SET_BIT(PORTC,Copy_u8Pin); break;
    1c6a:	a5 e3       	ldi	r26, 0x35	; 53
    1c6c:	b0 e0       	ldi	r27, 0x00	; 0
    1c6e:	e5 e3       	ldi	r30, 0x35	; 53
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	80 81       	ld	r24, Z
    1c74:	48 2f       	mov	r20, r24
    1c76:	8b 81       	ldd	r24, Y+3	; 0x03
    1c78:	28 2f       	mov	r18, r24
    1c7a:	30 e0       	ldi	r19, 0x00	; 0
    1c7c:	81 e0       	ldi	r24, 0x01	; 1
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	02 2e       	mov	r0, r18
    1c82:	02 c0       	rjmp	.+4      	; 0x1c88 <DIO_u8SetPinValue+0x1ce>
    1c84:	88 0f       	add	r24, r24
    1c86:	99 1f       	adc	r25, r25
    1c88:	0a 94       	dec	r0
    1c8a:	e2 f7       	brpl	.-8      	; 0x1c84 <DIO_u8SetPinValue+0x1ca>
    1c8c:	84 2b       	or	r24, r20
    1c8e:	8c 93       	st	X, r24
    1c90:	1c c0       	rjmp	.+56     	; 0x1cca <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTD: SET_BIT(PORTD,Copy_u8Pin); break;
    1c92:	a2 e3       	ldi	r26, 0x32	; 50
    1c94:	b0 e0       	ldi	r27, 0x00	; 0
    1c96:	e2 e3       	ldi	r30, 0x32	; 50
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	48 2f       	mov	r20, r24
    1c9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca0:	28 2f       	mov	r18, r24
    1ca2:	30 e0       	ldi	r19, 0x00	; 0
    1ca4:	81 e0       	ldi	r24, 0x01	; 1
    1ca6:	90 e0       	ldi	r25, 0x00	; 0
    1ca8:	02 2e       	mov	r0, r18
    1caa:	02 c0       	rjmp	.+4      	; 0x1cb0 <DIO_u8SetPinValue+0x1f6>
    1cac:	88 0f       	add	r24, r24
    1cae:	99 1f       	adc	r25, r25
    1cb0:	0a 94       	dec	r0
    1cb2:	e2 f7       	brpl	.-8      	; 0x1cac <DIO_u8SetPinValue+0x1f2>
    1cb4:	84 2b       	or	r24, r20
    1cb6:	8c 93       	st	X, r24
    1cb8:	08 c0       	rjmp	.+16     	; 0x1cca <DIO_u8SetPinValue+0x210>
			default: Local_u8ErrorState =1; break;
    1cba:	81 e0       	ldi	r24, 0x01	; 1
    1cbc:	89 83       	std	Y+1, r24	; 0x01
    1cbe:	05 c0       	rjmp	.+10     	; 0x1cca <DIO_u8SetPinValue+0x210>

			}
		}
		else
		{
			Local_u8ErrorState = 1;
    1cc0:	81 e0       	ldi	r24, 0x01	; 1
    1cc2:	89 83       	std	Y+1, r24	; 0x01
    1cc4:	02 c0       	rjmp	.+4      	; 0x1cca <DIO_u8SetPinValue+0x210>
		}

	}
	else
	{
		Local_u8ErrorState = 1;
    1cc6:	81 e0       	ldi	r24, 0x01	; 1
    1cc8:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1cca:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ccc:	28 96       	adiw	r28, 0x08	; 8
    1cce:	0f b6       	in	r0, 0x3f	; 63
    1cd0:	f8 94       	cli
    1cd2:	de bf       	out	0x3e, r29	; 62
    1cd4:	0f be       	out	0x3f, r0	; 63
    1cd6:	cd bf       	out	0x3d, r28	; 61
    1cd8:	cf 91       	pop	r28
    1cda:	df 91       	pop	r29
    1cdc:	08 95       	ret

00001cde <DIO_u8SetPortValue>:

u8 DIO_u8SetPortValue(u8 Copy_u8port, u8 Copy_u8Value)
{
    1cde:	df 93       	push	r29
    1ce0:	cf 93       	push	r28
    1ce2:	00 d0       	rcall	.+0      	; 0x1ce4 <DIO_u8SetPortValue+0x6>
    1ce4:	00 d0       	rcall	.+0      	; 0x1ce6 <DIO_u8SetPortValue+0x8>
    1ce6:	0f 92       	push	r0
    1ce8:	cd b7       	in	r28, 0x3d	; 61
    1cea:	de b7       	in	r29, 0x3e	; 62
    1cec:	8a 83       	std	Y+2, r24	; 0x02
    1cee:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
    1cf0:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8port<=DIO_u8PORTD)
    1cf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf4:	84 30       	cpi	r24, 0x04	; 4
    1cf6:	b0 f5       	brcc	.+108    	; 0x1d64 <DIO_u8SetPortValue+0x86>
	{
		switch(Copy_u8port)
    1cf8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfa:	28 2f       	mov	r18, r24
    1cfc:	30 e0       	ldi	r19, 0x00	; 0
    1cfe:	3d 83       	std	Y+5, r19	; 0x05
    1d00:	2c 83       	std	Y+4, r18	; 0x04
    1d02:	8c 81       	ldd	r24, Y+4	; 0x04
    1d04:	9d 81       	ldd	r25, Y+5	; 0x05
    1d06:	81 30       	cpi	r24, 0x01	; 1
    1d08:	91 05       	cpc	r25, r1
    1d0a:	d1 f0       	breq	.+52     	; 0x1d40 <DIO_u8SetPortValue+0x62>
    1d0c:	2c 81       	ldd	r18, Y+4	; 0x04
    1d0e:	3d 81       	ldd	r19, Y+5	; 0x05
    1d10:	22 30       	cpi	r18, 0x02	; 2
    1d12:	31 05       	cpc	r19, r1
    1d14:	2c f4       	brge	.+10     	; 0x1d20 <DIO_u8SetPortValue+0x42>
    1d16:	8c 81       	ldd	r24, Y+4	; 0x04
    1d18:	9d 81       	ldd	r25, Y+5	; 0x05
    1d1a:	00 97       	sbiw	r24, 0x00	; 0
    1d1c:	61 f0       	breq	.+24     	; 0x1d36 <DIO_u8SetPortValue+0x58>
    1d1e:	1f c0       	rjmp	.+62     	; 0x1d5e <DIO_u8SetPortValue+0x80>
    1d20:	2c 81       	ldd	r18, Y+4	; 0x04
    1d22:	3d 81       	ldd	r19, Y+5	; 0x05
    1d24:	22 30       	cpi	r18, 0x02	; 2
    1d26:	31 05       	cpc	r19, r1
    1d28:	81 f0       	breq	.+32     	; 0x1d4a <DIO_u8SetPortValue+0x6c>
    1d2a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d2c:	9d 81       	ldd	r25, Y+5	; 0x05
    1d2e:	83 30       	cpi	r24, 0x03	; 3
    1d30:	91 05       	cpc	r25, r1
    1d32:	81 f0       	breq	.+32     	; 0x1d54 <DIO_u8SetPortValue+0x76>
    1d34:	14 c0       	rjmp	.+40     	; 0x1d5e <DIO_u8SetPortValue+0x80>
		{
		case DIO_u8PORTA: PORTA = Copy_u8Value; break;
    1d36:	eb e3       	ldi	r30, 0x3B	; 59
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d3c:	80 83       	st	Z, r24
    1d3e:	14 c0       	rjmp	.+40     	; 0x1d68 <DIO_u8SetPortValue+0x8a>
		case DIO_u8PORTB: PORTB = Copy_u8Value; break;
    1d40:	e8 e3       	ldi	r30, 0x38	; 56
    1d42:	f0 e0       	ldi	r31, 0x00	; 0
    1d44:	8b 81       	ldd	r24, Y+3	; 0x03
    1d46:	80 83       	st	Z, r24
    1d48:	0f c0       	rjmp	.+30     	; 0x1d68 <DIO_u8SetPortValue+0x8a>
		case DIO_u8PORTC: PORTC = Copy_u8Value; break;
    1d4a:	e5 e3       	ldi	r30, 0x35	; 53
    1d4c:	f0 e0       	ldi	r31, 0x00	; 0
    1d4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d50:	80 83       	st	Z, r24
    1d52:	0a c0       	rjmp	.+20     	; 0x1d68 <DIO_u8SetPortValue+0x8a>
		case DIO_u8PORTD: PORTD = Copy_u8Value; break;
    1d54:	e2 e3       	ldi	r30, 0x32	; 50
    1d56:	f0 e0       	ldi	r31, 0x00	; 0
    1d58:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5a:	80 83       	st	Z, r24
    1d5c:	05 c0       	rjmp	.+10     	; 0x1d68 <DIO_u8SetPortValue+0x8a>
		default: Local_u8ErrorState =1; break;
    1d5e:	81 e0       	ldi	r24, 0x01	; 1
    1d60:	89 83       	std	Y+1, r24	; 0x01
    1d62:	02 c0       	rjmp	.+4      	; 0x1d68 <DIO_u8SetPortValue+0x8a>

		}
	}
	else
	{
		Local_u8ErrorState = 1;
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_u8ErrorState;
    1d68:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d6a:	0f 90       	pop	r0
    1d6c:	0f 90       	pop	r0
    1d6e:	0f 90       	pop	r0
    1d70:	0f 90       	pop	r0
    1d72:	0f 90       	pop	r0
    1d74:	cf 91       	pop	r28
    1d76:	df 91       	pop	r29
    1d78:	08 95       	ret

00001d7a <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8port, u8 Copy_u8Pin, u8* Copy_Pu8Value)
{
    1d7a:	df 93       	push	r29
    1d7c:	cf 93       	push	r28
    1d7e:	cd b7       	in	r28, 0x3d	; 61
    1d80:	de b7       	in	r29, 0x3e	; 62
    1d82:	27 97       	sbiw	r28, 0x07	; 7
    1d84:	0f b6       	in	r0, 0x3f	; 63
    1d86:	f8 94       	cli
    1d88:	de bf       	out	0x3e, r29	; 62
    1d8a:	0f be       	out	0x3f, r0	; 63
    1d8c:	cd bf       	out	0x3d, r28	; 61
    1d8e:	8a 83       	std	Y+2, r24	; 0x02
    1d90:	6b 83       	std	Y+3, r22	; 0x03
    1d92:	5d 83       	std	Y+5, r21	; 0x05
    1d94:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
    1d96:	19 82       	std	Y+1, r1	; 0x01

	if((Copy_Pu8Value != NULL )&&(Copy_u8Pin<=DIO_u8PIN7))
    1d98:	8c 81       	ldd	r24, Y+4	; 0x04
    1d9a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d9c:	00 97       	sbiw	r24, 0x00	; 0
    1d9e:	09 f4       	brne	.+2      	; 0x1da2 <DIO_u8GetPinValue+0x28>
    1da0:	78 c0       	rjmp	.+240    	; 0x1e92 <DIO_u8GetPinValue+0x118>
    1da2:	8b 81       	ldd	r24, Y+3	; 0x03
    1da4:	88 30       	cpi	r24, 0x08	; 8
    1da6:	08 f0       	brcs	.+2      	; 0x1daa <DIO_u8GetPinValue+0x30>
    1da8:	74 c0       	rjmp	.+232    	; 0x1e92 <DIO_u8GetPinValue+0x118>
	{


			switch(Copy_u8port)
    1daa:	8a 81       	ldd	r24, Y+2	; 0x02
    1dac:	28 2f       	mov	r18, r24
    1dae:	30 e0       	ldi	r19, 0x00	; 0
    1db0:	3f 83       	std	Y+7, r19	; 0x07
    1db2:	2e 83       	std	Y+6, r18	; 0x06
    1db4:	4e 81       	ldd	r20, Y+6	; 0x06
    1db6:	5f 81       	ldd	r21, Y+7	; 0x07
    1db8:	41 30       	cpi	r20, 0x01	; 1
    1dba:	51 05       	cpc	r21, r1
    1dbc:	59 f1       	breq	.+86     	; 0x1e14 <DIO_u8GetPinValue+0x9a>
    1dbe:	8e 81       	ldd	r24, Y+6	; 0x06
    1dc0:	9f 81       	ldd	r25, Y+7	; 0x07
    1dc2:	82 30       	cpi	r24, 0x02	; 2
    1dc4:	91 05       	cpc	r25, r1
    1dc6:	34 f4       	brge	.+12     	; 0x1dd4 <DIO_u8GetPinValue+0x5a>
    1dc8:	2e 81       	ldd	r18, Y+6	; 0x06
    1dca:	3f 81       	ldd	r19, Y+7	; 0x07
    1dcc:	21 15       	cp	r18, r1
    1dce:	31 05       	cpc	r19, r1
    1dd0:	69 f0       	breq	.+26     	; 0x1dec <DIO_u8GetPinValue+0x72>
    1dd2:	5c c0       	rjmp	.+184    	; 0x1e8c <DIO_u8GetPinValue+0x112>
    1dd4:	4e 81       	ldd	r20, Y+6	; 0x06
    1dd6:	5f 81       	ldd	r21, Y+7	; 0x07
    1dd8:	42 30       	cpi	r20, 0x02	; 2
    1dda:	51 05       	cpc	r21, r1
    1ddc:	79 f1       	breq	.+94     	; 0x1e3c <DIO_u8GetPinValue+0xc2>
    1dde:	8e 81       	ldd	r24, Y+6	; 0x06
    1de0:	9f 81       	ldd	r25, Y+7	; 0x07
    1de2:	83 30       	cpi	r24, 0x03	; 3
    1de4:	91 05       	cpc	r25, r1
    1de6:	09 f4       	brne	.+2      	; 0x1dea <DIO_u8GetPinValue+0x70>
    1de8:	3d c0       	rjmp	.+122    	; 0x1e64 <DIO_u8GetPinValue+0xea>
    1dea:	50 c0       	rjmp	.+160    	; 0x1e8c <DIO_u8GetPinValue+0x112>
			{
			case DIO_u8PORTA: * Copy_Pu8Value = GET_BIT(PINA,Copy_u8Pin); break;
    1dec:	e9 e3       	ldi	r30, 0x39	; 57
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	80 81       	ld	r24, Z
    1df2:	28 2f       	mov	r18, r24
    1df4:	30 e0       	ldi	r19, 0x00	; 0
    1df6:	8b 81       	ldd	r24, Y+3	; 0x03
    1df8:	88 2f       	mov	r24, r24
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	a9 01       	movw	r20, r18
    1dfe:	02 c0       	rjmp	.+4      	; 0x1e04 <DIO_u8GetPinValue+0x8a>
    1e00:	55 95       	asr	r21
    1e02:	47 95       	ror	r20
    1e04:	8a 95       	dec	r24
    1e06:	e2 f7       	brpl	.-8      	; 0x1e00 <DIO_u8GetPinValue+0x86>
    1e08:	ca 01       	movw	r24, r20
    1e0a:	81 70       	andi	r24, 0x01	; 1
    1e0c:	ec 81       	ldd	r30, Y+4	; 0x04
    1e0e:	fd 81       	ldd	r31, Y+5	; 0x05
    1e10:	80 83       	st	Z, r24
    1e12:	41 c0       	rjmp	.+130    	; 0x1e96 <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTB: * Copy_Pu8Value = GET_BIT(PINB,Copy_u8Pin); break;
    1e14:	e6 e3       	ldi	r30, 0x36	; 54
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	28 2f       	mov	r18, r24
    1e1c:	30 e0       	ldi	r19, 0x00	; 0
    1e1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e20:	88 2f       	mov	r24, r24
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	a9 01       	movw	r20, r18
    1e26:	02 c0       	rjmp	.+4      	; 0x1e2c <DIO_u8GetPinValue+0xb2>
    1e28:	55 95       	asr	r21
    1e2a:	47 95       	ror	r20
    1e2c:	8a 95       	dec	r24
    1e2e:	e2 f7       	brpl	.-8      	; 0x1e28 <DIO_u8GetPinValue+0xae>
    1e30:	ca 01       	movw	r24, r20
    1e32:	81 70       	andi	r24, 0x01	; 1
    1e34:	ec 81       	ldd	r30, Y+4	; 0x04
    1e36:	fd 81       	ldd	r31, Y+5	; 0x05
    1e38:	80 83       	st	Z, r24
    1e3a:	2d c0       	rjmp	.+90     	; 0x1e96 <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTC: * Copy_Pu8Value = GET_BIT(PINC,Copy_u8Pin); break;
    1e3c:	e3 e3       	ldi	r30, 0x33	; 51
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	28 2f       	mov	r18, r24
    1e44:	30 e0       	ldi	r19, 0x00	; 0
    1e46:	8b 81       	ldd	r24, Y+3	; 0x03
    1e48:	88 2f       	mov	r24, r24
    1e4a:	90 e0       	ldi	r25, 0x00	; 0
    1e4c:	a9 01       	movw	r20, r18
    1e4e:	02 c0       	rjmp	.+4      	; 0x1e54 <DIO_u8GetPinValue+0xda>
    1e50:	55 95       	asr	r21
    1e52:	47 95       	ror	r20
    1e54:	8a 95       	dec	r24
    1e56:	e2 f7       	brpl	.-8      	; 0x1e50 <DIO_u8GetPinValue+0xd6>
    1e58:	ca 01       	movw	r24, r20
    1e5a:	81 70       	andi	r24, 0x01	; 1
    1e5c:	ec 81       	ldd	r30, Y+4	; 0x04
    1e5e:	fd 81       	ldd	r31, Y+5	; 0x05
    1e60:	80 83       	st	Z, r24
    1e62:	19 c0       	rjmp	.+50     	; 0x1e96 <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTD: * Copy_Pu8Value = GET_BIT(PIND,Copy_u8Pin); break;
    1e64:	e0 e3       	ldi	r30, 0x30	; 48
    1e66:	f0 e0       	ldi	r31, 0x00	; 0
    1e68:	80 81       	ld	r24, Z
    1e6a:	28 2f       	mov	r18, r24
    1e6c:	30 e0       	ldi	r19, 0x00	; 0
    1e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e70:	88 2f       	mov	r24, r24
    1e72:	90 e0       	ldi	r25, 0x00	; 0
    1e74:	a9 01       	movw	r20, r18
    1e76:	02 c0       	rjmp	.+4      	; 0x1e7c <DIO_u8GetPinValue+0x102>
    1e78:	55 95       	asr	r21
    1e7a:	47 95       	ror	r20
    1e7c:	8a 95       	dec	r24
    1e7e:	e2 f7       	brpl	.-8      	; 0x1e78 <DIO_u8GetPinValue+0xfe>
    1e80:	ca 01       	movw	r24, r20
    1e82:	81 70       	andi	r24, 0x01	; 1
    1e84:	ec 81       	ldd	r30, Y+4	; 0x04
    1e86:	fd 81       	ldd	r31, Y+5	; 0x05
    1e88:	80 83       	st	Z, r24
    1e8a:	05 c0       	rjmp	.+10     	; 0x1e96 <DIO_u8GetPinValue+0x11c>
			default: Local_u8ErrorState =1; break;
    1e8c:	81 e0       	ldi	r24, 0x01	; 1
    1e8e:	89 83       	std	Y+1, r24	; 0x01
    1e90:	02 c0       	rjmp	.+4      	; 0x1e96 <DIO_u8GetPinValue+0x11c>

			}
	}
	else
	{
		Local_u8ErrorState = 1;
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e98:	27 96       	adiw	r28, 0x07	; 7
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	f8 94       	cli
    1e9e:	de bf       	out	0x3e, r29	; 62
    1ea0:	0f be       	out	0x3f, r0	; 63
    1ea2:	cd bf       	out	0x3d, r28	; 61
    1ea4:	cf 91       	pop	r28
    1ea6:	df 91       	pop	r29
    1ea8:	08 95       	ret

00001eaa <DIO_u8AndWithPort>:

u8 DIO_u8AndWithPort(u8 Copy_u8port, u8 Copy_u8Value)
{
    1eaa:	df 93       	push	r29
    1eac:	cf 93       	push	r28
    1eae:	00 d0       	rcall	.+0      	; 0x1eb0 <DIO_u8AndWithPort+0x6>
    1eb0:	00 d0       	rcall	.+0      	; 0x1eb2 <DIO_u8AndWithPort+0x8>
    1eb2:	0f 92       	push	r0
    1eb4:	cd b7       	in	r28, 0x3d	; 61
    1eb6:	de b7       	in	r29, 0x3e	; 62
    1eb8:	8a 83       	std	Y+2, r24	; 0x02
    1eba:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Result = 0;
    1ebc:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8port)
    1ebe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec0:	28 2f       	mov	r18, r24
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	3d 83       	std	Y+5, r19	; 0x05
    1ec6:	2c 83       	std	Y+4, r18	; 0x04
    1ec8:	8c 81       	ldd	r24, Y+4	; 0x04
    1eca:	9d 81       	ldd	r25, Y+5	; 0x05
    1ecc:	81 30       	cpi	r24, 0x01	; 1
    1ece:	91 05       	cpc	r25, r1
    1ed0:	e1 f0       	breq	.+56     	; 0x1f0a <DIO_u8AndWithPort+0x60>
    1ed2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ed4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ed6:	22 30       	cpi	r18, 0x02	; 2
    1ed8:	31 05       	cpc	r19, r1
    1eda:	2c f4       	brge	.+10     	; 0x1ee6 <DIO_u8AndWithPort+0x3c>
    1edc:	8c 81       	ldd	r24, Y+4	; 0x04
    1ede:	9d 81       	ldd	r25, Y+5	; 0x05
    1ee0:	00 97       	sbiw	r24, 0x00	; 0
    1ee2:	61 f0       	breq	.+24     	; 0x1efc <DIO_u8AndWithPort+0x52>
    1ee4:	26 c0       	rjmp	.+76     	; 0x1f32 <DIO_u8AndWithPort+0x88>
    1ee6:	2c 81       	ldd	r18, Y+4	; 0x04
    1ee8:	3d 81       	ldd	r19, Y+5	; 0x05
    1eea:	22 30       	cpi	r18, 0x02	; 2
    1eec:	31 05       	cpc	r19, r1
    1eee:	a1 f0       	breq	.+40     	; 0x1f18 <DIO_u8AndWithPort+0x6e>
    1ef0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ef2:	9d 81       	ldd	r25, Y+5	; 0x05
    1ef4:	83 30       	cpi	r24, 0x03	; 3
    1ef6:	91 05       	cpc	r25, r1
    1ef8:	b1 f0       	breq	.+44     	; 0x1f26 <DIO_u8AndWithPort+0x7c>
    1efa:	1b c0       	rjmp	.+54     	; 0x1f32 <DIO_u8AndWithPort+0x88>
			{
			case DIO_u8PORTA: Local_u8Result= PORTA & Copy_u8Value; break;
    1efc:	eb e3       	ldi	r30, 0x3B	; 59
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	90 81       	ld	r25, Z
    1f02:	8b 81       	ldd	r24, Y+3	; 0x03
    1f04:	89 23       	and	r24, r25
    1f06:	89 83       	std	Y+1, r24	; 0x01
    1f08:	14 c0       	rjmp	.+40     	; 0x1f32 <DIO_u8AndWithPort+0x88>
			case DIO_u8PORTB: Local_u8Result= PORTB & Copy_u8Value; break;
    1f0a:	e8 e3       	ldi	r30, 0x38	; 56
    1f0c:	f0 e0       	ldi	r31, 0x00	; 0
    1f0e:	90 81       	ld	r25, Z
    1f10:	8b 81       	ldd	r24, Y+3	; 0x03
    1f12:	89 23       	and	r24, r25
    1f14:	89 83       	std	Y+1, r24	; 0x01
    1f16:	0d c0       	rjmp	.+26     	; 0x1f32 <DIO_u8AndWithPort+0x88>
			case DIO_u8PORTC: Local_u8Result= PORTC & Copy_u8Value; break;
    1f18:	e5 e3       	ldi	r30, 0x35	; 53
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	90 81       	ld	r25, Z
    1f1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f20:	89 23       	and	r24, r25
    1f22:	89 83       	std	Y+1, r24	; 0x01
    1f24:	06 c0       	rjmp	.+12     	; 0x1f32 <DIO_u8AndWithPort+0x88>
			case DIO_u8PORTD: Local_u8Result = PORTD & Copy_u8Value; break;
    1f26:	e2 e3       	ldi	r30, 0x32	; 50
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	90 81       	ld	r25, Z
    1f2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f2e:	89 23       	and	r24, r25
    1f30:	89 83       	std	Y+1, r24	; 0x01
			default:  break;


			}
	return Local_u8Result;
    1f32:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f34:	0f 90       	pop	r0
    1f36:	0f 90       	pop	r0
    1f38:	0f 90       	pop	r0
    1f3a:	0f 90       	pop	r0
    1f3c:	0f 90       	pop	r0
    1f3e:	cf 91       	pop	r28
    1f40:	df 91       	pop	r29
    1f42:	08 95       	ret

00001f44 <GIE_VoidEnable>:

#include "GIE_interface.h"
#include "GIE_register.h"

void GIE_VoidEnable(void)
{
    1f44:	df 93       	push	r29
    1f46:	cf 93       	push	r28
    1f48:	cd b7       	in	r28, 0x3d	; 61
    1f4a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    1f4c:	af e5       	ldi	r26, 0x5F	; 95
    1f4e:	b0 e0       	ldi	r27, 0x00	; 0
    1f50:	ef e5       	ldi	r30, 0x5F	; 95
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 81       	ld	r24, Z
    1f56:	80 68       	ori	r24, 0x80	; 128
    1f58:	8c 93       	st	X, r24
}
    1f5a:	cf 91       	pop	r28
    1f5c:	df 91       	pop	r29
    1f5e:	08 95       	ret

00001f60 <GIE_VoidDisable>:
void GIE_VoidDisable(void)
{
    1f60:	df 93       	push	r29
    1f62:	cf 93       	push	r28
    1f64:	cd b7       	in	r28, 0x3d	; 61
    1f66:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    1f68:	af e5       	ldi	r26, 0x5F	; 95
    1f6a:	b0 e0       	ldi	r27, 0x00	; 0
    1f6c:	ef e5       	ldi	r30, 0x5F	; 95
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	80 81       	ld	r24, Z
    1f72:	8f 77       	andi	r24, 0x7F	; 127
    1f74:	8c 93       	st	X, r24
}
    1f76:	cf 91       	pop	r28
    1f78:	df 91       	pop	r29
    1f7a:	08 95       	ret

00001f7c <PORT_VoidInit>:
#include "PORT_interface.h"
#include "PORT_register.h"


void PORT_VoidInit(void)
{
    1f7c:	df 93       	push	r29
    1f7e:	cf 93       	push	r28
    1f80:	cd b7       	in	r28, 0x3d	; 61
    1f82:	de b7       	in	r29, 0x3e	; 62
	DDRA = PORTA_DIR;
    1f84:	ea e3       	ldi	r30, 0x3A	; 58
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	10 82       	st	Z, r1
	DDRB = PORTB_DIR;
    1f8a:	e7 e3       	ldi	r30, 0x37	; 55
    1f8c:	f0 e0       	ldi	r31, 0x00	; 0
    1f8e:	8c e0       	ldi	r24, 0x0C	; 12
    1f90:	80 83       	st	Z, r24
	DDRC = PORTC_DIR;
    1f92:	e4 e3       	ldi	r30, 0x34	; 52
    1f94:	f0 e0       	ldi	r31, 0x00	; 0
    1f96:	87 e0       	ldi	r24, 0x07	; 7
    1f98:	80 83       	st	Z, r24
	DDRD = PORTD_DIR;
    1f9a:	e1 e3       	ldi	r30, 0x31	; 49
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	10 82       	st	Z, r1
	
	PORTA = PORTA_INITIAL_VALUE;
    1fa0:	eb e3       	ldi	r30, 0x3B	; 59
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	10 82       	st	Z, r1
	PORTB = PORTB_INITIAL_VALUE;
    1fa6:	e8 e3       	ldi	r30, 0x38	; 56
    1fa8:	f0 e0       	ldi	r31, 0x00	; 0
    1faa:	10 82       	st	Z, r1
	PORTC = PORTC_INITIAL_VALUE;
    1fac:	e5 e3       	ldi	r30, 0x35	; 53
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	10 82       	st	Z, r1
	PORTD = PORTD_INITIAL_VALUE;
    1fb2:	e2 e3       	ldi	r30, 0x32	; 50
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	10 82       	st	Z, r1


}
    1fb8:	cf 91       	pop	r28
    1fba:	df 91       	pop	r29
    1fbc:	08 95       	ret

00001fbe <TIMER0_voidInit>:
#elif TIMER0_MODE == TIMER0_CTC_MODE
static u32 	CTC_u32NoOfCompMatch;
#endif

void TIMER0_voidInit(void)
{
    1fbe:	df 93       	push	r29
    1fc0:	cf 93       	push	r28
    1fc2:	cd b7       	in	r28, 0x3d	; 61
    1fc4:	de b7       	in	r29, 0x3e	; 62


#endif


}
    1fc6:	cf 91       	pop	r28
    1fc8:	df 91       	pop	r29
    1fca:	08 95       	ret

00001fcc <TIMER0_voidSetTime_ms>:
void TIMER0_voidSetTime_ms(u32 Copy_u32DesiredTime)
{
    1fcc:	df 93       	push	r29
    1fce:	cf 93       	push	r28
    1fd0:	00 d0       	rcall	.+0      	; 0x1fd2 <TIMER0_voidSetTime_ms+0x6>
    1fd2:	00 d0       	rcall	.+0      	; 0x1fd4 <TIMER0_voidSetTime_ms+0x8>
    1fd4:	cd b7       	in	r28, 0x3d	; 61
    1fd6:	de b7       	in	r29, 0x3e	; 62
    1fd8:	69 83       	std	Y+1, r22	; 0x01
    1fda:	7a 83       	std	Y+2, r23	; 0x02
    1fdc:	8b 83       	std	Y+3, r24	; 0x03
    1fde:	9c 83       	std	Y+4, r25	; 0x04


#endif


}
    1fe0:	0f 90       	pop	r0
    1fe2:	0f 90       	pop	r0
    1fe4:	0f 90       	pop	r0
    1fe6:	0f 90       	pop	r0
    1fe8:	cf 91       	pop	r28
    1fea:	df 91       	pop	r29
    1fec:	08 95       	ret

00001fee <TIMER0_voidStart>:
void TIMER0_voidStart(void)
{
    1fee:	df 93       	push	r29
    1ff0:	cf 93       	push	r28
    1ff2:	cd b7       	in	r28, 0x3d	; 61
    1ff4:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    1ff6:	a3 e5       	ldi	r26, 0x53	; 83
    1ff8:	b0 e0       	ldi	r27, 0x00	; 0
    1ffa:	e3 e5       	ldi	r30, 0x53	; 83
    1ffc:	f0 e0       	ldi	r31, 0x00	; 0
    1ffe:	80 81       	ld	r24, Z
    2000:	88 7f       	andi	r24, 0xF8	; 248
    2002:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALLER_SELEC;
    2004:	a3 e5       	ldi	r26, 0x53	; 83
    2006:	b0 e0       	ldi	r27, 0x00	; 0
    2008:	e3 e5       	ldi	r30, 0x53	; 83
    200a:	f0 e0       	ldi	r31, 0x00	; 0
    200c:	80 81       	ld	r24, Z
    200e:	82 60       	ori	r24, 0x02	; 2
    2010:	8c 93       	st	X, r24

}
    2012:	cf 91       	pop	r28
    2014:	df 91       	pop	r29
    2016:	08 95       	ret

00002018 <TIMER0_voidStop>:
void TIMER0_voidStop(void)
{
    2018:	df 93       	push	r29
    201a:	cf 93       	push	r28
    201c:	cd b7       	in	r28, 0x3d	; 61
    201e:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    2020:	a3 e5       	ldi	r26, 0x53	; 83
    2022:	b0 e0       	ldi	r27, 0x00	; 0
    2024:	e3 e5       	ldi	r30, 0x53	; 83
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	80 81       	ld	r24, Z
    202a:	88 7f       	andi	r24, 0xF8	; 248
    202c:	8c 93       	st	X, r24

}
    202e:	cf 91       	pop	r28
    2030:	df 91       	pop	r29
    2032:	08 95       	ret

00002034 <TIMER0_u8SetCallBack>:
u8 TIMER0_u8SetCallBack(void(*Copy_pvCallBackFunc)(void))
{
    2034:	df 93       	push	r29
    2036:	cf 93       	push	r28
    2038:	00 d0       	rcall	.+0      	; 0x203a <TIMER0_u8SetCallBack+0x6>
    203a:	0f 92       	push	r0
    203c:	cd b7       	in	r28, 0x3d	; 61
    203e:	de b7       	in	r29, 0x3e	; 62
    2040:	9b 83       	std	Y+3, r25	; 0x03
    2042:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK;
    2044:	19 82       	std	Y+1, r1	; 0x01
	if( Copy_pvCallBackFunc != NULL)
    2046:	8a 81       	ldd	r24, Y+2	; 0x02
    2048:	9b 81       	ldd	r25, Y+3	; 0x03
    204a:	00 97       	sbiw	r24, 0x00	; 0
    204c:	39 f0       	breq	.+14     	; 0x205c <TIMER0_u8SetCallBack+0x28>
	{
		TIMER0_pvCallBackNotificationFunc = Copy_pvCallBackFunc;
    204e:	8a 81       	ldd	r24, Y+2	; 0x02
    2050:	9b 81       	ldd	r25, Y+3	; 0x03
    2052:	90 93 6b 01 	sts	0x016B, r25
    2056:	80 93 6a 01 	sts	0x016A, r24
    205a:	02 c0       	rjmp	.+4      	; 0x2060 <TIMER0_u8SetCallBack+0x2c>

	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    205c:	82 e0       	ldi	r24, 0x02	; 2
    205e:	89 83       	std	Y+1, r24	; 0x01

	}
	return Local_u8ErrorState;
    2060:	89 81       	ldd	r24, Y+1	; 0x01
}
    2062:	0f 90       	pop	r0
    2064:	0f 90       	pop	r0
    2066:	0f 90       	pop	r0
    2068:	cf 91       	pop	r28
    206a:	df 91       	pop	r29
    206c:	08 95       	ret

0000206e <PWM0_voidInit>:

/*************************************** PWM FUNCTION *************************************/
void PWM0_voidInit(void)
{
    206e:	df 93       	push	r29
    2070:	cf 93       	push	r28
    2072:	cd b7       	in	r28, 0x3d	; 61
    2074:	de b7       	in	r29, 0x3e	; 62
		CLR_BIT(TCCR0,TCCR0_COM00);
		SET_BIT(TCCR0,TCCR0_COM01);
	}

#elif TIMER0_MODE == TIMER0_PHASE_CORRECT_PWM
	SET_BIT(TCCR0,TCCR0_WGM00);
    2076:	a3 e5       	ldi	r26, 0x53	; 83
    2078:	b0 e0       	ldi	r27, 0x00	; 0
    207a:	e3 e5       	ldi	r30, 0x53	; 83
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	80 81       	ld	r24, Z
    2080:	80 64       	ori	r24, 0x40	; 64
    2082:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_WGM01);
    2084:	a3 e5       	ldi	r26, 0x53	; 83
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	e3 e5       	ldi	r30, 0x53	; 83
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	87 7f       	andi	r24, 0xF7	; 247
    2090:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM00);
		SET_BIT(TCCR0,TCCR0_COM01);
	}
	else if (PHASE_CORRECT_PWM_MODE == PHASE_CORRECT_PWM_NON_INVERTED_MODE)
	{
		CLR_BIT(TCCR0,TCCR0_COM00);
    2092:	a3 e5       	ldi	r26, 0x53	; 83
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	e3 e5       	ldi	r30, 0x53	; 83
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	8f 7e       	andi	r24, 0xEF	; 239
    209e:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
    20a0:	a3 e5       	ldi	r26, 0x53	; 83
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	e3 e5       	ldi	r30, 0x53	; 83
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	80 62       	ori	r24, 0x20	; 32
    20ac:	8c 93       	st	X, r24
	}

#endif
}
    20ae:	cf 91       	pop	r28
    20b0:	df 91       	pop	r29
    20b2:	08 95       	ret

000020b4 <PWM0_voidSetDutyCycle>:
void PWM0_voidSetDutyCycle(u8 Copy_u8DutyCycle)
{
    20b4:	df 93       	push	r29
    20b6:	cf 93       	push	r28
    20b8:	0f 92       	push	r0
    20ba:	cd b7       	in	r28, 0x3d	; 61
    20bc:	de b7       	in	r29, 0x3e	; 62
    20be:	89 83       	std	Y+1, r24	; 0x01
	{
		OCR0 = ((( 100 -Copy_u8DutyCycle ) * (TIMER0_MAX -1 ) ) / 100) ;
	}
	else if (PHASE_CORRECT_PWM_MODE == PHASE_CORRECT_PWM_NON_INVERTED_MODE)
	{
		OCR0 = ((Copy_u8DutyCycle * (TIMER0_MAX -1 ) ) / 100) ;
    20c0:	ec e5       	ldi	r30, 0x5C	; 92
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	89 81       	ldd	r24, Y+1	; 0x01
    20c6:	48 2f       	mov	r20, r24
    20c8:	50 e0       	ldi	r21, 0x00	; 0
    20ca:	ca 01       	movw	r24, r20
    20cc:	9c 01       	movw	r18, r24
    20ce:	22 0f       	add	r18, r18
    20d0:	33 1f       	adc	r19, r19
    20d2:	c9 01       	movw	r24, r18
    20d4:	96 95       	lsr	r25
    20d6:	98 2f       	mov	r25, r24
    20d8:	88 27       	eor	r24, r24
    20da:	97 95       	ror	r25
    20dc:	87 95       	ror	r24
    20de:	82 1b       	sub	r24, r18
    20e0:	93 0b       	sbc	r25, r19
    20e2:	84 0f       	add	r24, r20
    20e4:	95 1f       	adc	r25, r21
    20e6:	24 e6       	ldi	r18, 0x64	; 100
    20e8:	30 e0       	ldi	r19, 0x00	; 0
    20ea:	b9 01       	movw	r22, r18
    20ec:	0e 94 df 11 	call	0x23be	; 0x23be <__divmodhi4>
    20f0:	cb 01       	movw	r24, r22
    20f2:	80 83       	st	Z, r24
	}
#endif

}
    20f4:	0f 90       	pop	r0
    20f6:	cf 91       	pop	r28
    20f8:	df 91       	pop	r29
    20fa:	08 95       	ret

000020fc <PWM0_voidStart>:
void PWM0_voidStart(void)
{
    20fc:	df 93       	push	r29
    20fe:	cf 93       	push	r28
    2100:	cd b7       	in	r28, 0x3d	; 61
    2102:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    2104:	a3 e5       	ldi	r26, 0x53	; 83
    2106:	b0 e0       	ldi	r27, 0x00	; 0
    2108:	e3 e5       	ldi	r30, 0x53	; 83
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	80 81       	ld	r24, Z
    210e:	88 7f       	andi	r24, 0xF8	; 248
    2110:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALLER_SELEC;
    2112:	a3 e5       	ldi	r26, 0x53	; 83
    2114:	b0 e0       	ldi	r27, 0x00	; 0
    2116:	e3 e5       	ldi	r30, 0x53	; 83
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	80 81       	ld	r24, Z
    211c:	82 60       	ori	r24, 0x02	; 2
    211e:	8c 93       	st	X, r24
}
    2120:	cf 91       	pop	r28
    2122:	df 91       	pop	r29
    2124:	08 95       	ret

00002126 <PWM0_voidStop>:

void PWM0_voidStop(void)
{
    2126:	df 93       	push	r29
    2128:	cf 93       	push	r28
    212a:	cd b7       	in	r28, 0x3d	; 61
    212c:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= TIMER0_PRESCALLER_MASK;
    212e:	a3 e5       	ldi	r26, 0x53	; 83
    2130:	b0 e0       	ldi	r27, 0x00	; 0
    2132:	e3 e5       	ldi	r30, 0x53	; 83
    2134:	f0 e0       	ldi	r31, 0x00	; 0
    2136:	80 81       	ld	r24, Z
    2138:	88 7f       	andi	r24, 0xF8	; 248
    213a:	8c 93       	st	X, r24
}
    213c:	cf 91       	pop	r28
    213e:	df 91       	pop	r29
    2140:	08 95       	ret

00002142 <main>:
void TIMER0_ISR_FUNC(void);


/**************************************** MAIN FUNC ***********************************/
void main(void)
{
    2142:	df 93       	push	r29
    2144:	cf 93       	push	r28
    2146:	cd b7       	in	r28, 0x3d	; 61
    2148:	de b7       	in	r29, 0x3e	; 62
    214a:	6d 97       	sbiw	r28, 0x1d	; 29
    214c:	0f b6       	in	r0, 0x3f	; 63
    214e:	f8 94       	cli
    2150:	de bf       	out	0x3e, r29	; 62
    2152:	0f be       	out	0x3f, r0	; 63
    2154:	cd bf       	out	0x3d, r28	; 61
	/******************  DRIVERS INIT ******************************/
	PORT_VoidInit();
    2156:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <PORT_VoidInit>
	TIMER0_voidInit();
    215a:	0e 94 df 0f 	call	0x1fbe	; 0x1fbe <TIMER0_voidInit>
	//TIMER0_u8SetCallBack(&TIMER0_ISR_FUNC);
	TIMER0_voidStart();
    215e:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <TIMER0_voidStart>
	GIE_VoidEnable();
    2162:	0e 94 a2 0f 	call	0x1f44	; 0x1f44 <GIE_VoidEnable>
	PWM0_voidInit();
    2166:	0e 94 37 10 	call	0x206e	; 0x206e <PWM0_voidInit>

	/***************** LOCAL VARIABLES ****************************/
u8 duty;
	while(1)
	{
		for(duty=50; duty>1; duty--)
    216a:	82 e3       	ldi	r24, 0x32	; 50
    216c:	8d 8f       	std	Y+29, r24	; 0x1d
    216e:	78 c0       	rjmp	.+240    	; 0x2260 <main+0x11e>
		{
			PWM0_voidSetDutyCycle(duty);
    2170:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2172:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <PWM0_voidSetDutyCycle>
    2176:	80 e0       	ldi	r24, 0x00	; 0
    2178:	90 e0       	ldi	r25, 0x00	; 0
    217a:	a8 ec       	ldi	r26, 0xC8	; 200
    217c:	b2 e4       	ldi	r27, 0x42	; 66
    217e:	89 8f       	std	Y+25, r24	; 0x19
    2180:	9a 8f       	std	Y+26, r25	; 0x1a
    2182:	ab 8f       	std	Y+27, r26	; 0x1b
    2184:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2186:	69 8d       	ldd	r22, Y+25	; 0x19
    2188:	7a 8d       	ldd	r23, Y+26	; 0x1a
    218a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    218c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    218e:	20 e0       	ldi	r18, 0x00	; 0
    2190:	30 e0       	ldi	r19, 0x00	; 0
    2192:	4a ef       	ldi	r20, 0xFA	; 250
    2194:	54 e4       	ldi	r21, 0x44	; 68
    2196:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    219a:	dc 01       	movw	r26, r24
    219c:	cb 01       	movw	r24, r22
    219e:	8d 8b       	std	Y+21, r24	; 0x15
    21a0:	9e 8b       	std	Y+22, r25	; 0x16
    21a2:	af 8b       	std	Y+23, r26	; 0x17
    21a4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    21a6:	6d 89       	ldd	r22, Y+21	; 0x15
    21a8:	7e 89       	ldd	r23, Y+22	; 0x16
    21aa:	8f 89       	ldd	r24, Y+23	; 0x17
    21ac:	98 8d       	ldd	r25, Y+24	; 0x18
    21ae:	20 e0       	ldi	r18, 0x00	; 0
    21b0:	30 e0       	ldi	r19, 0x00	; 0
    21b2:	40 e8       	ldi	r20, 0x80	; 128
    21b4:	5f e3       	ldi	r21, 0x3F	; 63
    21b6:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    21ba:	88 23       	and	r24, r24
    21bc:	2c f4       	brge	.+10     	; 0x21c8 <main+0x86>
		__ticks = 1;
    21be:	81 e0       	ldi	r24, 0x01	; 1
    21c0:	90 e0       	ldi	r25, 0x00	; 0
    21c2:	9c 8b       	std	Y+20, r25	; 0x14
    21c4:	8b 8b       	std	Y+19, r24	; 0x13
    21c6:	3f c0       	rjmp	.+126    	; 0x2246 <main+0x104>
	else if (__tmp > 65535)
    21c8:	6d 89       	ldd	r22, Y+21	; 0x15
    21ca:	7e 89       	ldd	r23, Y+22	; 0x16
    21cc:	8f 89       	ldd	r24, Y+23	; 0x17
    21ce:	98 8d       	ldd	r25, Y+24	; 0x18
    21d0:	20 e0       	ldi	r18, 0x00	; 0
    21d2:	3f ef       	ldi	r19, 0xFF	; 255
    21d4:	4f e7       	ldi	r20, 0x7F	; 127
    21d6:	57 e4       	ldi	r21, 0x47	; 71
    21d8:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    21dc:	18 16       	cp	r1, r24
    21de:	4c f5       	brge	.+82     	; 0x2232 <main+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21e0:	69 8d       	ldd	r22, Y+25	; 0x19
    21e2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    21e4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    21e6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    21e8:	20 e0       	ldi	r18, 0x00	; 0
    21ea:	30 e0       	ldi	r19, 0x00	; 0
    21ec:	40 e2       	ldi	r20, 0x20	; 32
    21ee:	51 e4       	ldi	r21, 0x41	; 65
    21f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21f4:	dc 01       	movw	r26, r24
    21f6:	cb 01       	movw	r24, r22
    21f8:	bc 01       	movw	r22, r24
    21fa:	cd 01       	movw	r24, r26
    21fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2200:	dc 01       	movw	r26, r24
    2202:	cb 01       	movw	r24, r22
    2204:	9c 8b       	std	Y+20, r25	; 0x14
    2206:	8b 8b       	std	Y+19, r24	; 0x13
    2208:	0f c0       	rjmp	.+30     	; 0x2228 <main+0xe6>
    220a:	88 ec       	ldi	r24, 0xC8	; 200
    220c:	90 e0       	ldi	r25, 0x00	; 0
    220e:	9a 8b       	std	Y+18, r25	; 0x12
    2210:	89 8b       	std	Y+17, r24	; 0x11
    2212:	89 89       	ldd	r24, Y+17	; 0x11
    2214:	9a 89       	ldd	r25, Y+18	; 0x12
    2216:	01 97       	sbiw	r24, 0x01	; 1
    2218:	f1 f7       	brne	.-4      	; 0x2216 <main+0xd4>
    221a:	9a 8b       	std	Y+18, r25	; 0x12
    221c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    221e:	8b 89       	ldd	r24, Y+19	; 0x13
    2220:	9c 89       	ldd	r25, Y+20	; 0x14
    2222:	01 97       	sbiw	r24, 0x01	; 1
    2224:	9c 8b       	std	Y+20, r25	; 0x14
    2226:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2228:	8b 89       	ldd	r24, Y+19	; 0x13
    222a:	9c 89       	ldd	r25, Y+20	; 0x14
    222c:	00 97       	sbiw	r24, 0x00	; 0
    222e:	69 f7       	brne	.-38     	; 0x220a <main+0xc8>
    2230:	14 c0       	rjmp	.+40     	; 0x225a <main+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2232:	6d 89       	ldd	r22, Y+21	; 0x15
    2234:	7e 89       	ldd	r23, Y+22	; 0x16
    2236:	8f 89       	ldd	r24, Y+23	; 0x17
    2238:	98 8d       	ldd	r25, Y+24	; 0x18
    223a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    223e:	dc 01       	movw	r26, r24
    2240:	cb 01       	movw	r24, r22
    2242:	9c 8b       	std	Y+20, r25	; 0x14
    2244:	8b 8b       	std	Y+19, r24	; 0x13
    2246:	8b 89       	ldd	r24, Y+19	; 0x13
    2248:	9c 89       	ldd	r25, Y+20	; 0x14
    224a:	98 8b       	std	Y+16, r25	; 0x10
    224c:	8f 87       	std	Y+15, r24	; 0x0f
    224e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2250:	98 89       	ldd	r25, Y+16	; 0x10
    2252:	01 97       	sbiw	r24, 0x01	; 1
    2254:	f1 f7       	brne	.-4      	; 0x2252 <main+0x110>
    2256:	98 8b       	std	Y+16, r25	; 0x10
    2258:	8f 87       	std	Y+15, r24	; 0x0f

	/***************** LOCAL VARIABLES ****************************/
u8 duty;
	while(1)
	{
		for(duty=50; duty>1; duty--)
    225a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    225c:	81 50       	subi	r24, 0x01	; 1
    225e:	8d 8f       	std	Y+29, r24	; 0x1d
    2260:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2262:	82 30       	cpi	r24, 0x02	; 2
    2264:	08 f0       	brcs	.+2      	; 0x2268 <main+0x126>
    2266:	84 cf       	rjmp	.-248    	; 0x2170 <main+0x2e>
		{
			PWM0_voidSetDutyCycle(duty);
			_delay_ms(100);
		}

		for(duty=1; duty<50; duty++)
    2268:	81 e0       	ldi	r24, 0x01	; 1
    226a:	8d 8f       	std	Y+29, r24	; 0x1d
    226c:	78 c0       	rjmp	.+240    	; 0x235e <main+0x21c>
		{
			PWM0_voidSetDutyCycle(duty);
    226e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2270:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <PWM0_voidSetDutyCycle>
    2274:	80 e0       	ldi	r24, 0x00	; 0
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	a8 ec       	ldi	r26, 0xC8	; 200
    227a:	b2 e4       	ldi	r27, 0x42	; 66
    227c:	8b 87       	std	Y+11, r24	; 0x0b
    227e:	9c 87       	std	Y+12, r25	; 0x0c
    2280:	ad 87       	std	Y+13, r26	; 0x0d
    2282:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2284:	6b 85       	ldd	r22, Y+11	; 0x0b
    2286:	7c 85       	ldd	r23, Y+12	; 0x0c
    2288:	8d 85       	ldd	r24, Y+13	; 0x0d
    228a:	9e 85       	ldd	r25, Y+14	; 0x0e
    228c:	20 e0       	ldi	r18, 0x00	; 0
    228e:	30 e0       	ldi	r19, 0x00	; 0
    2290:	4a ef       	ldi	r20, 0xFA	; 250
    2292:	54 e4       	ldi	r21, 0x44	; 68
    2294:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2298:	dc 01       	movw	r26, r24
    229a:	cb 01       	movw	r24, r22
    229c:	8f 83       	std	Y+7, r24	; 0x07
    229e:	98 87       	std	Y+8, r25	; 0x08
    22a0:	a9 87       	std	Y+9, r26	; 0x09
    22a2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    22a4:	6f 81       	ldd	r22, Y+7	; 0x07
    22a6:	78 85       	ldd	r23, Y+8	; 0x08
    22a8:	89 85       	ldd	r24, Y+9	; 0x09
    22aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    22ac:	20 e0       	ldi	r18, 0x00	; 0
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	40 e8       	ldi	r20, 0x80	; 128
    22b2:	5f e3       	ldi	r21, 0x3F	; 63
    22b4:	0e 94 a9 03 	call	0x752	; 0x752 <__ltsf2>
    22b8:	88 23       	and	r24, r24
    22ba:	2c f4       	brge	.+10     	; 0x22c6 <main+0x184>
		__ticks = 1;
    22bc:	81 e0       	ldi	r24, 0x01	; 1
    22be:	90 e0       	ldi	r25, 0x00	; 0
    22c0:	9e 83       	std	Y+6, r25	; 0x06
    22c2:	8d 83       	std	Y+5, r24	; 0x05
    22c4:	3f c0       	rjmp	.+126    	; 0x2344 <main+0x202>
	else if (__tmp > 65535)
    22c6:	6f 81       	ldd	r22, Y+7	; 0x07
    22c8:	78 85       	ldd	r23, Y+8	; 0x08
    22ca:	89 85       	ldd	r24, Y+9	; 0x09
    22cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    22ce:	20 e0       	ldi	r18, 0x00	; 0
    22d0:	3f ef       	ldi	r19, 0xFF	; 255
    22d2:	4f e7       	ldi	r20, 0x7F	; 127
    22d4:	57 e4       	ldi	r21, 0x47	; 71
    22d6:	0e 94 49 03 	call	0x692	; 0x692 <__gtsf2>
    22da:	18 16       	cp	r1, r24
    22dc:	4c f5       	brge	.+82     	; 0x2330 <main+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22de:	6b 85       	ldd	r22, Y+11	; 0x0b
    22e0:	7c 85       	ldd	r23, Y+12	; 0x0c
    22e2:	8d 85       	ldd	r24, Y+13	; 0x0d
    22e4:	9e 85       	ldd	r25, Y+14	; 0x0e
    22e6:	20 e0       	ldi	r18, 0x00	; 0
    22e8:	30 e0       	ldi	r19, 0x00	; 0
    22ea:	40 e2       	ldi	r20, 0x20	; 32
    22ec:	51 e4       	ldi	r21, 0x41	; 65
    22ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22f2:	dc 01       	movw	r26, r24
    22f4:	cb 01       	movw	r24, r22
    22f6:	bc 01       	movw	r22, r24
    22f8:	cd 01       	movw	r24, r26
    22fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22fe:	dc 01       	movw	r26, r24
    2300:	cb 01       	movw	r24, r22
    2302:	9e 83       	std	Y+6, r25	; 0x06
    2304:	8d 83       	std	Y+5, r24	; 0x05
    2306:	0f c0       	rjmp	.+30     	; 0x2326 <main+0x1e4>
    2308:	88 ec       	ldi	r24, 0xC8	; 200
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	9c 83       	std	Y+4, r25	; 0x04
    230e:	8b 83       	std	Y+3, r24	; 0x03
    2310:	8b 81       	ldd	r24, Y+3	; 0x03
    2312:	9c 81       	ldd	r25, Y+4	; 0x04
    2314:	01 97       	sbiw	r24, 0x01	; 1
    2316:	f1 f7       	brne	.-4      	; 0x2314 <main+0x1d2>
    2318:	9c 83       	std	Y+4, r25	; 0x04
    231a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    231c:	8d 81       	ldd	r24, Y+5	; 0x05
    231e:	9e 81       	ldd	r25, Y+6	; 0x06
    2320:	01 97       	sbiw	r24, 0x01	; 1
    2322:	9e 83       	std	Y+6, r25	; 0x06
    2324:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2326:	8d 81       	ldd	r24, Y+5	; 0x05
    2328:	9e 81       	ldd	r25, Y+6	; 0x06
    232a:	00 97       	sbiw	r24, 0x00	; 0
    232c:	69 f7       	brne	.-38     	; 0x2308 <main+0x1c6>
    232e:	14 c0       	rjmp	.+40     	; 0x2358 <main+0x216>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2330:	6f 81       	ldd	r22, Y+7	; 0x07
    2332:	78 85       	ldd	r23, Y+8	; 0x08
    2334:	89 85       	ldd	r24, Y+9	; 0x09
    2336:	9a 85       	ldd	r25, Y+10	; 0x0a
    2338:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    233c:	dc 01       	movw	r26, r24
    233e:	cb 01       	movw	r24, r22
    2340:	9e 83       	std	Y+6, r25	; 0x06
    2342:	8d 83       	std	Y+5, r24	; 0x05
    2344:	8d 81       	ldd	r24, Y+5	; 0x05
    2346:	9e 81       	ldd	r25, Y+6	; 0x06
    2348:	9a 83       	std	Y+2, r25	; 0x02
    234a:	89 83       	std	Y+1, r24	; 0x01
    234c:	89 81       	ldd	r24, Y+1	; 0x01
    234e:	9a 81       	ldd	r25, Y+2	; 0x02
    2350:	01 97       	sbiw	r24, 0x01	; 1
    2352:	f1 f7       	brne	.-4      	; 0x2350 <main+0x20e>
    2354:	9a 83       	std	Y+2, r25	; 0x02
    2356:	89 83       	std	Y+1, r24	; 0x01
		{
			PWM0_voidSetDutyCycle(duty);
			_delay_ms(100);
		}

		for(duty=1; duty<50; duty++)
    2358:	8d 8d       	ldd	r24, Y+29	; 0x1d
    235a:	8f 5f       	subi	r24, 0xFF	; 255
    235c:	8d 8f       	std	Y+29, r24	; 0x1d
    235e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2360:	82 33       	cpi	r24, 0x32	; 50
    2362:	08 f4       	brcc	.+2      	; 0x2366 <main+0x224>
    2364:	84 cf       	rjmp	.-248    	; 0x226e <main+0x12c>
    2366:	01 cf       	rjmp	.-510    	; 0x216a <main+0x28>

00002368 <TIMER0_ISR_FUNC>:

	}
}

void TIMER0_ISR_FUNC(void)
{
    2368:	df 93       	push	r29
    236a:	cf 93       	push	r28
    236c:	cd b7       	in	r28, 0x3d	; 61
    236e:	de b7       	in	r29, 0x3e	; 62

	static u8 Local_u8Counter = 0;
	Local_u8Counter ++;
    2370:	80 91 6c 01 	lds	r24, 0x016C
    2374:	8f 5f       	subi	r24, 0xFF	; 255
    2376:	80 93 6c 01 	sts	0x016C, r24
	if(Local_u8Counter == 1)
    237a:	80 91 6c 01 	lds	r24, 0x016C
    237e:	81 30       	cpi	r24, 0x01	; 1
    2380:	59 f4       	brne	.+22     	; 0x2398 <TIMER0_ISR_FUNC+0x30>
	{
		DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN0,DIO_u8PIN_HIGH);
    2382:	82 e0       	ldi	r24, 0x02	; 2
    2384:	60 e0       	ldi	r22, 0x00	; 0
    2386:	41 e0       	ldi	r20, 0x01	; 1
    2388:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
		DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN1,DIO_u8PIN_LOW);
    238c:	82 e0       	ldi	r24, 0x02	; 2
    238e:	61 e0       	ldi	r22, 0x01	; 1
    2390:	40 e0       	ldi	r20, 0x00	; 0
    2392:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
    2396:	10 c0       	rjmp	.+32     	; 0x23b8 <TIMER0_ISR_FUNC+0x50>

	}
	else if(Local_u8Counter == 2)
    2398:	80 91 6c 01 	lds	r24, 0x016C
    239c:	82 30       	cpi	r24, 0x02	; 2
    239e:	61 f4       	brne	.+24     	; 0x23b8 <TIMER0_ISR_FUNC+0x50>
	{
		DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN1,DIO_u8PIN_HIGH);
    23a0:	82 e0       	ldi	r24, 0x02	; 2
    23a2:	61 e0       	ldi	r22, 0x01	; 1
    23a4:	41 e0       	ldi	r20, 0x01	; 1
    23a6:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
		DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN0,DIO_u8PIN_LOW);
    23aa:	82 e0       	ldi	r24, 0x02	; 2
    23ac:	60 e0       	ldi	r22, 0x00	; 0
    23ae:	40 e0       	ldi	r20, 0x00	; 0
    23b0:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <DIO_u8SetPinValue>
		Local_u8Counter = 0;
    23b4:	10 92 6c 01 	sts	0x016C, r1

	}
}
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	08 95       	ret

000023be <__divmodhi4>:
    23be:	97 fb       	bst	r25, 7
    23c0:	09 2e       	mov	r0, r25
    23c2:	07 26       	eor	r0, r23
    23c4:	0a d0       	rcall	.+20     	; 0x23da <__divmodhi4_neg1>
    23c6:	77 fd       	sbrc	r23, 7
    23c8:	04 d0       	rcall	.+8      	; 0x23d2 <__divmodhi4_neg2>
    23ca:	27 d0       	rcall	.+78     	; 0x241a <__udivmodhi4>
    23cc:	06 d0       	rcall	.+12     	; 0x23da <__divmodhi4_neg1>
    23ce:	00 20       	and	r0, r0
    23d0:	1a f4       	brpl	.+6      	; 0x23d8 <__divmodhi4_exit>

000023d2 <__divmodhi4_neg2>:
    23d2:	70 95       	com	r23
    23d4:	61 95       	neg	r22
    23d6:	7f 4f       	sbci	r23, 0xFF	; 255

000023d8 <__divmodhi4_exit>:
    23d8:	08 95       	ret

000023da <__divmodhi4_neg1>:
    23da:	f6 f7       	brtc	.-4      	; 0x23d8 <__divmodhi4_exit>
    23dc:	90 95       	com	r25
    23de:	81 95       	neg	r24
    23e0:	9f 4f       	sbci	r25, 0xFF	; 255
    23e2:	08 95       	ret

000023e4 <__divmodsi4>:
    23e4:	97 fb       	bst	r25, 7
    23e6:	09 2e       	mov	r0, r25
    23e8:	05 26       	eor	r0, r21
    23ea:	0e d0       	rcall	.+28     	; 0x2408 <__divmodsi4_neg1>
    23ec:	57 fd       	sbrc	r21, 7
    23ee:	04 d0       	rcall	.+8      	; 0x23f8 <__divmodsi4_neg2>
    23f0:	28 d0       	rcall	.+80     	; 0x2442 <__udivmodsi4>
    23f2:	0a d0       	rcall	.+20     	; 0x2408 <__divmodsi4_neg1>
    23f4:	00 1c       	adc	r0, r0
    23f6:	38 f4       	brcc	.+14     	; 0x2406 <__divmodsi4_exit>

000023f8 <__divmodsi4_neg2>:
    23f8:	50 95       	com	r21
    23fa:	40 95       	com	r20
    23fc:	30 95       	com	r19
    23fe:	21 95       	neg	r18
    2400:	3f 4f       	sbci	r19, 0xFF	; 255
    2402:	4f 4f       	sbci	r20, 0xFF	; 255
    2404:	5f 4f       	sbci	r21, 0xFF	; 255

00002406 <__divmodsi4_exit>:
    2406:	08 95       	ret

00002408 <__divmodsi4_neg1>:
    2408:	f6 f7       	brtc	.-4      	; 0x2406 <__divmodsi4_exit>
    240a:	90 95       	com	r25
    240c:	80 95       	com	r24
    240e:	70 95       	com	r23
    2410:	61 95       	neg	r22
    2412:	7f 4f       	sbci	r23, 0xFF	; 255
    2414:	8f 4f       	sbci	r24, 0xFF	; 255
    2416:	9f 4f       	sbci	r25, 0xFF	; 255
    2418:	08 95       	ret

0000241a <__udivmodhi4>:
    241a:	aa 1b       	sub	r26, r26
    241c:	bb 1b       	sub	r27, r27
    241e:	51 e1       	ldi	r21, 0x11	; 17
    2420:	07 c0       	rjmp	.+14     	; 0x2430 <__udivmodhi4_ep>

00002422 <__udivmodhi4_loop>:
    2422:	aa 1f       	adc	r26, r26
    2424:	bb 1f       	adc	r27, r27
    2426:	a6 17       	cp	r26, r22
    2428:	b7 07       	cpc	r27, r23
    242a:	10 f0       	brcs	.+4      	; 0x2430 <__udivmodhi4_ep>
    242c:	a6 1b       	sub	r26, r22
    242e:	b7 0b       	sbc	r27, r23

00002430 <__udivmodhi4_ep>:
    2430:	88 1f       	adc	r24, r24
    2432:	99 1f       	adc	r25, r25
    2434:	5a 95       	dec	r21
    2436:	a9 f7       	brne	.-22     	; 0x2422 <__udivmodhi4_loop>
    2438:	80 95       	com	r24
    243a:	90 95       	com	r25
    243c:	bc 01       	movw	r22, r24
    243e:	cd 01       	movw	r24, r26
    2440:	08 95       	ret

00002442 <__udivmodsi4>:
    2442:	a1 e2       	ldi	r26, 0x21	; 33
    2444:	1a 2e       	mov	r1, r26
    2446:	aa 1b       	sub	r26, r26
    2448:	bb 1b       	sub	r27, r27
    244a:	fd 01       	movw	r30, r26
    244c:	0d c0       	rjmp	.+26     	; 0x2468 <__udivmodsi4_ep>

0000244e <__udivmodsi4_loop>:
    244e:	aa 1f       	adc	r26, r26
    2450:	bb 1f       	adc	r27, r27
    2452:	ee 1f       	adc	r30, r30
    2454:	ff 1f       	adc	r31, r31
    2456:	a2 17       	cp	r26, r18
    2458:	b3 07       	cpc	r27, r19
    245a:	e4 07       	cpc	r30, r20
    245c:	f5 07       	cpc	r31, r21
    245e:	20 f0       	brcs	.+8      	; 0x2468 <__udivmodsi4_ep>
    2460:	a2 1b       	sub	r26, r18
    2462:	b3 0b       	sbc	r27, r19
    2464:	e4 0b       	sbc	r30, r20
    2466:	f5 0b       	sbc	r31, r21

00002468 <__udivmodsi4_ep>:
    2468:	66 1f       	adc	r22, r22
    246a:	77 1f       	adc	r23, r23
    246c:	88 1f       	adc	r24, r24
    246e:	99 1f       	adc	r25, r25
    2470:	1a 94       	dec	r1
    2472:	69 f7       	brne	.-38     	; 0x244e <__udivmodsi4_loop>
    2474:	60 95       	com	r22
    2476:	70 95       	com	r23
    2478:	80 95       	com	r24
    247a:	90 95       	com	r25
    247c:	9b 01       	movw	r18, r22
    247e:	ac 01       	movw	r20, r24
    2480:	bd 01       	movw	r22, r26
    2482:	cf 01       	movw	r24, r30
    2484:	08 95       	ret

00002486 <__prologue_saves__>:
    2486:	2f 92       	push	r2
    2488:	3f 92       	push	r3
    248a:	4f 92       	push	r4
    248c:	5f 92       	push	r5
    248e:	6f 92       	push	r6
    2490:	7f 92       	push	r7
    2492:	8f 92       	push	r8
    2494:	9f 92       	push	r9
    2496:	af 92       	push	r10
    2498:	bf 92       	push	r11
    249a:	cf 92       	push	r12
    249c:	df 92       	push	r13
    249e:	ef 92       	push	r14
    24a0:	ff 92       	push	r15
    24a2:	0f 93       	push	r16
    24a4:	1f 93       	push	r17
    24a6:	cf 93       	push	r28
    24a8:	df 93       	push	r29
    24aa:	cd b7       	in	r28, 0x3d	; 61
    24ac:	de b7       	in	r29, 0x3e	; 62
    24ae:	ca 1b       	sub	r28, r26
    24b0:	db 0b       	sbc	r29, r27
    24b2:	0f b6       	in	r0, 0x3f	; 63
    24b4:	f8 94       	cli
    24b6:	de bf       	out	0x3e, r29	; 62
    24b8:	0f be       	out	0x3f, r0	; 63
    24ba:	cd bf       	out	0x3d, r28	; 61
    24bc:	09 94       	ijmp

000024be <__epilogue_restores__>:
    24be:	2a 88       	ldd	r2, Y+18	; 0x12
    24c0:	39 88       	ldd	r3, Y+17	; 0x11
    24c2:	48 88       	ldd	r4, Y+16	; 0x10
    24c4:	5f 84       	ldd	r5, Y+15	; 0x0f
    24c6:	6e 84       	ldd	r6, Y+14	; 0x0e
    24c8:	7d 84       	ldd	r7, Y+13	; 0x0d
    24ca:	8c 84       	ldd	r8, Y+12	; 0x0c
    24cc:	9b 84       	ldd	r9, Y+11	; 0x0b
    24ce:	aa 84       	ldd	r10, Y+10	; 0x0a
    24d0:	b9 84       	ldd	r11, Y+9	; 0x09
    24d2:	c8 84       	ldd	r12, Y+8	; 0x08
    24d4:	df 80       	ldd	r13, Y+7	; 0x07
    24d6:	ee 80       	ldd	r14, Y+6	; 0x06
    24d8:	fd 80       	ldd	r15, Y+5	; 0x05
    24da:	0c 81       	ldd	r16, Y+4	; 0x04
    24dc:	1b 81       	ldd	r17, Y+3	; 0x03
    24de:	aa 81       	ldd	r26, Y+2	; 0x02
    24e0:	b9 81       	ldd	r27, Y+1	; 0x01
    24e2:	ce 0f       	add	r28, r30
    24e4:	d1 1d       	adc	r29, r1
    24e6:	0f b6       	in	r0, 0x3f	; 63
    24e8:	f8 94       	cli
    24ea:	de bf       	out	0x3e, r29	; 62
    24ec:	0f be       	out	0x3f, r0	; 63
    24ee:	cd bf       	out	0x3d, r28	; 61
    24f0:	ed 01       	movw	r28, r26
    24f2:	08 95       	ret

000024f4 <_exit>:
    24f4:	f8 94       	cli

000024f6 <__stop_program>:
    24f6:	ff cf       	rjmp	.-2      	; 0x24f6 <__stop_program>
