// Seed: 2484317555
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  initial
    if ("") begin : LABEL_0
      wait (id_6);
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1 or negedge 1'h0) if ((1)) id_3 <= id_4[1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_6
  );
endmodule
