============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  02:08:35 pm
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)            launch                                            0 R 
U_crtl
  estado_atual_reg[0]/CP                                          0             0 R 
  estado_atual_reg[0]/Q       HS65_LS_DFPRQX18         2  11.1   57  +154     154 F 
  g201/B                                                               +0     154   
  g201/Z                      HS65_LS_AND2X35          1  22.9   23   +66     220 F 
  fopt300/A                                                            +0     220   
  fopt300/Z                   HS65_LS_BFX213           8 158.5   24   +55     275 F 
U_crtl/inp_source 
fopt3796/A                                                             +0     275   
fopt3796/Z                    HS65_LS_IVX62            7  76.6   42   +37     313 R 
fopt3789/A                                                             +0     313   
fopt3789/Z                    HS65_LS_IVX62            7  78.2   36   +43     356 F 
fopt3784/A                                                             +0     356   
fopt3784/Z                    HS65_LS_IVX31            3  22.7   31   +34     390 R 
g3093/B                                                                +0     390   
g3093/Z                       HS65_LS_NAND2X21         1  17.2   38   +39     429 F 
g2670/A                                                                +0     429   
g2670/Z                       HS65_LS_NAND2X43         6  37.8   34   +38     468 R 
U_inter/linha[2][2] 
  PUs[16].U_F8_U_5_U_S0_add_18_10/B[2] 
    g317/A                                                             +0     468   
    g317/Z                    HS65_LS_OR2X9            1   4.9   27   +64     531 R 
    g283/B                                                             +0     531   
    g283/Z                    HS65_LS_AND2X18          4  14.0   34   +65     596 R 
  PUs[16].U_F8_U_5_U_S0_add_18_10/Z[2] 
  g2134/A                                                              +0     596   
  g2134/Z                     HS65_LS_IVX9             1  12.8   40   +44     640 F 
  addinc_PUs[16].U_F8_U_S3_add_18_16/B[2] 
    g297/CI                                                            +0     641   
    g297/CO                   HS65_LS_FA1X27           1  15.6   34  +101     742 F 
    g296/A0                                                            +0     742   
    g296/CO                   HS65_LS_FA1X27           2  16.2   34  +102     844 F 
    g294/C                                                             +0     844   
    g294/Z                    HS65_LS_CBI4I6X18        2  14.3   65   +49     893 R 
    g292/B                                                             +0     893   
    g292/Z                    HS65_LS_OAI21X18         2  11.9   37   +52     945 F 
    g291/B                                                             +0     946   
    g291/Z                    HS65_LS_NAND2AX14        1   7.3   27   +29     974 R 
    g289/B                                                             +0     974   
    g289/Z                    HS65_LS_NAND2AX14        2  11.9   38   +38    1012 F 
    g288/B                                                             +0    1012   
    g288/Z                    HS65_LS_NAND2AX14        1  12.3   35   +36    1048 R 
    g286/B                                                             +0    1048   
    g286/Z                    HS65_LS_NAND2AX29        2  15.8   30   +35    1083 F 
    g284/C                                                             +0    1083   
    g284/Z                    HS65_LS_CBI4I6X18        2  14.7   70   +48    1131 R 
    g282/B                                                             +0    1131   
    g282/Z                    HS65_LS_OAI12X18         2  14.3   42   +53    1184 F 
    g281/C                                                             +0    1184   
    g281/Z                    HS65_LS_OAI21X18         1   9.6   43   +29    1213 R 
    g279/B                                                             +0    1214   
    g279/Z                    HS65_LS_NAND2AX21        2  11.9   32   +38    1252 F 
    g278/C                                                             +0    1252   
    g278/Z                    HS65_LS_OAI21X12         1   9.6   57   +30    1282 R 
    g276/B                                                             +0    1283   
    g276/Z                    HS65_LS_NAND2AX21        2  15.8   40   +48    1331 F 
    g274/C                                                             +0    1331   
    g274/Z                    HS65_LS_CBI4I6X18        2  11.0   61   +48    1379 R 
    g273/D1                                                            +0    1379   
    g273/Z                    HS65_LS_MUX21I1X12       1   3.8   40   +78    1457 R 
  addinc_PUs[16].U_F8_U_S3_add_18_16/Z[13] 
  PUs[16].U_F8_U_p2/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPQX9                           +0    1457   
    output_reg[13]/CP         setup                               0   +88    1545 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                        1645 R 
                              adjustments                            -100    1545   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : U_inter/PUs[16].U_F8_U_p2/output_reg[13]/D
