+++
date = '2025-03-29T21:45:11-07:00'
draft = true
title = 'CMOS NAND and NOR Design and Layout'
description = "Designing the layout of a CMOS NAND and NOR gate with Cadence Virtuoso" 
author = 'Gokul Swami'
+++

Implemented with TSMC's 0.4-micron process.

## Background and Purpose

## NAND Gate

### Schematic

![CMOS NAND schematic](/images/virtuoso/nand_schematic.png)

### Layout

![CMOS NAND layout](/images/virtuoso/nand_layout.png)

## NOR Gate

### Schematic

### Layout
