URL: http://www.daimi.aau.dk/~ptr/th.ps
Refering-URL: http://www.daimi.aau.dk/~ptr/thesis.html
Root-URL: http://www.daimi.aau.dk
Title: Evolvable Hardware: Artificial Evolution of Hardware Circuits in simulation and reality.  
Author: by Peter Andersen 
Keyword: Evolvable HardWare  
Address: Ny Munkegade  
Note: 15th  
Affiliation: Department of Computer Science  University of Aarhus  Aarhus  Computer Science  
Email: 930335, ptr@daimi.aau.dk  
Phone: 8000  
Degree: C Master's Thesis  
Web: EHW  
Date: May 1998  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> Henrik Reif Andersen. </author> <title> An introduction to binary decision diagrams. Course notes for C4340 E96, </title> <institution> Department of Computer Science, </institution> <note> Technical University of Denmark see http://andrea.it.dtu.dk/~hra/notes-index.html, 1996. </note>
Reference: [2] <author> Thomas Back. </author> <title> The Interaction of Mutation Rate, Selection, and Self-Adaptation Within a Genetic Algorithm. </title> <institution> Intern rapport: University of Dort-mund, Department of Computer Science. </institution>
Reference: [3] <author> Karthik Balakrishnan and Vasant Honavar. </author> <title> Evolutionary Design of Neural Architechtures A Preliminary Taxonomy and Guide to Litterature. Artificial Intelligence Research Group, </title> <type> CS TR #95-01, </type> <year> 1995. </year>
Reference: [4] <author> Duncan A. Buell and Jeffrey J. Kleinfelder. </author> <title> Splash 2 - FPGAs in a Custom Computing Machine. </title> <publisher> IEEE Computer Society Press, </publisher> <year> 1996. </year>
Reference-contexts: If such a register does not exist, the link register is set to "no links possible". This extension makes the coding complete (in the sense of [57]), since all possible feed-forward neural networks can be encoded into these genotypes. 6.3 Reconfigurable computer systems With the Splash 2 computing machine <ref> [4] </ref> the reconfigurable concept is taken to the extreme. The system consists of several array boards. On each array board is an interface FPGA and 16 processing FPGA chips with one memory block each.
Reference: [5] <author> D. V. Bugg. Electronics Circuits, Amplifiers and Gates. Adam Hilger, </author> <year> 1991. </year>
Reference: [6] <editor> Niels Damgaard, Ulrik Skyt, and Peter Andesen. </editor> <title> Neural networks study group final report (gann). </title> <type> Technical report, </type> <note> see: http://www.daimi.aau.dk/~damgaard/NNSG/, 1997. </note>
Reference: [7] <author> Lawrence Davis. </author> <title> Adaption Operator Probabilities In Genetic Algorithms. </title> <booktitle> Proceedings of the 3rd International Conference on Genetic Algorithms., </booktitle> <year> 1989. </year>
Reference: [8] <author> Hugo de Garis. </author> <title> Evolvable Hardware Workshop Report. Unofficial report of "Towards Evolvable Hardware an International workshop Swiss Federal Institute of Technology, </title> <institution> Lausanne Switzerland, Logic Systems Laboratory, </institution> <note> October 1995" see web: http://www.hip.atr.co.jp/~degaris/reports.html, 1995. </note>
Reference: [9] <author> Hugo de Garis. </author> <title> First International Evolvable Hardware Conference (ICES96) Report. Unofficial report of "Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <note> October 1996" see web: http://www.hip.atr.co.jp/~degaris/reports.html, 1996. </note>
Reference: [10] <author> Hugo de Garis. </author> <title> Evolvable Hardware : Principles and Practice. </title> <journal> Communications of the Association for Computer Machinery (CACM Journal), </journal> <month> August, </month> <year> 1997. </year>
Reference: [11] <author> K. A. de Jong. </author> <title> An anasysis of the behavior of a class of genetic adaptive systems. </title> <type> (doctoral dissertation, </type> <institution> University of Michigan). </institution> <note> Dissertation Abstracts International 36(10), 5140B (University Microfilms No. 76-9381) (Indirect ref from [18], </note> <year> 1975. </year>
Reference: [12] <author> Kenneth A. De Jong and William M. Spears. </author> <title> Analyzing GAs Using Markov Models with Semantically Ordered States. </title> <publisher> Morgan Kaufmann, </publisher> <address> San Mateo, CA, </address> <year> 1997. </year> <note> 120 BIBLIOGRAPHY </note>
Reference: [13] <author> Rolf Dreshsler and Bernd Becker. </author> <title> Decision diagrams in synthesis algorithm, applications and extensions. </title> <booktitle> VLSI Design Conference, </booktitle> <address> Hyderabad,, </address> <year> 1997. </year>
Reference: [14] <author> H. Esbensen and E. S. Kuh. </author> <title> Explorer : An interactice floorplanner for design space exploration. </title> <booktitle> In Proc. of the European Design Automation Conference, </booktitle> <pages> pages 356-361, </pages> <year> 1996. </year>
Reference: [15] <author> Henrik Esbensen. </author> <title> Finding (near-)optimal Steiner trees in large graphs. </title> <editor> In Larry J. Eshelman, editor, </editor> <booktitle> Proceedings of the 6th International Conference on Genetic Algorithms, </booktitle> <pages> pages 485-491, </pages> <address> San Francisco, July15-19 1995. </address> <publisher> Morgan kaufmann Publishers. </publisher>
Reference: [16] <author> Henrik Esbensen and Pinaki Mazumder. </author> <title> A genetic algorithm for the steiner problem in a graph. </title> <booktitle> In Proceedings of the European Design and Test Conference, </booktitle> <month> February </month> <year> 1994. </year>
Reference: [17] <author> L. J. Fogel, A. J. Owens, and M. J. Walsh. </author> <title> Artificial Intelligence through Simulated Evolution. </title> <publisher> John Wiley & Sons, </publisher> <address> New York, </address> <year> 1966. </year>
Reference: [18] <author> David E. Goldberg. </author> <title> Genetic Algorithms in search, Optimization & Machine Learning. </title> <publisher> Addison-Wesley, </publisher> <year> 1989. </year>
Reference: [19] <author> Roubik Gregorian, Kenneth W. Martin, and Cabor C. Temes. </author> <title> Switched-Capacitor Circuit Design. </title> <booktitle> Proceedings of the IEEE, </booktitle> <volume> Vol. 71, No. 8, </volume> <year> 1983. </year>
Reference: [20] <author> Frederic Gruau. </author> <title> Artificial Cellular Development in Optimization and Compilation. Toward Evolvable Hardware, The Evolutionary Engineering Approach. </title> <booktitle> Lecture Notes in Computer Science 1062, </booktitle> <year> 1996. </year>
Reference: [21] <author> Erling Hansen, P. Vedelsby, Jens-Karl Iversen, B .A. Kolmorgen, and Jorgen Badstue. Vejen til sendetilladelse. Eksperimenterende Danske Radioamatorer, </author> <year> 1973. </year>
Reference: [22] <author> Steven A. Harp, Tariq Samad, and Aloke Guha. </author> <title> Designing Application-Specific Neural Networks Using the Genetic Algorithm. </title> <booktitle> Advance in Neural Information Processing system 2, </booktitle> <year> 1990. </year>
Reference-contexts: introduction into the combination of Evolutionary algorithms and artificial neural networks. The indirect encoding used in the extrinsic evolvable hardware experiment 2 is simular to two examples of ANN generating encodings. The blueprint representation from <ref> [22] </ref> and the unit-cluster model from [57]. A short overview of these two representation schemes is given in the following quote: The blueprint representation In the article [22], a user-application NeuroGENESYS is presented. In a simple genetic algorithm 3 they use a representation called blueprint. <p> The blueprint representation from <ref> [22] </ref> and the unit-cluster model from [57]. A short overview of these two representation schemes is given in the following quote: The blueprint representation In the article [22], a user-application NeuroGENESYS is presented. In a simple genetic algorithm 3 they use a representation called blueprint. Blueprint encodes the characteristics of a network, such as structural properties and learning parameter values, in a bit-string.
Reference: [23] <author> Reiner W. Hartenstein and Manfred Glesner. </author> <title> Field-Programmable Logic. Smart Applications, New Paradigms and Compilers. </title> <booktitle> 6th International Workshop on Field-Programmable Logic and Applications, FPL '96, Darmstadt, Germany. Lecture Notes in Computer Science 1142. </booktitle> <publisher> Springer-Verlag, </publisher> <year> 1996. </year>
Reference-contexts: They can be designed by the use of traditional EHW technics. The Springer's lecture notes in computer science include volumes on Field-Programmable logic (FPL) and applications. The articles from workshop FPL'96 and FPL'97 are collected in <ref> [23, 38] </ref> both of them contain sections of co-design articles. In [45] a PCI-card based developing system is described. The PCI interface is implemented on a Xilinx XC4013 FPGA and a Xilinx XC6216 FPGA is used for application circuits.
Reference: [24] <author> Inman Harvey and Adrian Thompson. </author> <title> Throug the Labyrinth Evolution Finds a Way: A Silicon Ridge. Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <month> October </month> <year> 1996, </year> <title> Proceeding. </title> <booktitle> Lecture Notes in Computer Science 1259., </booktitle> <year> 1997. </year>
Reference: [25] <author> Hitoshi Hemmi, Jun'ichi Mizoguchi, and Katsunori Shimohara. </author> <title> Development and Evolution of Hardware Behaviors. </title> <booktitle> Artificial Life IV, Proceedings of the fourth international workshop on the synthesis and simulation of living systems, </booktitle> <year> 1994. </year>
Reference: [26] <author> Hitoshi Hemmi, Jun'ichi Mizoguchi, and Katsunori Shimohara. </author> <title> Development and Evolution of Hardware Behaviors. Toward Evolvable Hardware, The Evolutionary Engineering Approach. </title> <booktitle> Lecture Notes in Computer Science 1062, </booktitle> <year> 1996. </year>
Reference: [27] <author> John Hertz, Anders Krogh, and Richard G. Palmer. </author> <title> Introduction to the theory of Neural Computation. </title> <publisher> Addison Wesley, </publisher> <year> 1991. </year> <note> BIBLIOGRAPHY 121 </note>
Reference: [28] <author> Tetsuya Higuchi and Masaya Iwata. </author> <title> Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <month> October </month> <year> 1996, </year> <title> Proceeding. </title> <booktitle> Lecture Notes in Computer Science 1259. </booktitle> <publisher> Springer-Verlag, </publisher> <year> 1997. </year>
Reference: [29] <author> John Holland. </author> <title> Adaptation in Natural and Artificial Systems. </title> <publisher> University of Michigan Press, </publisher> <year> 1975. </year>
Reference: [30] <author> John R. Koza. </author> <title> Genetic programming, On the Programming of Computers by means of Natural Selection. </title> <publisher> MIT Press, </publisher> <year> 1992. </year>
Reference: [31] <author> John R. Koza. </author> <title> Genetic programming II, Automatic Discovery of Reuable Programs. </title> <publisher> MIT Press, </publisher> <year> 1994. </year>
Reference: [32] <author> John R. Koza, David Andre, Forrest H Bennett III, and Martin A. Keane. </author> <title> Automated WYWIWYG design of both the topology and component values of analog electrical circuits using genetic programming. </title> <booktitle> Genetic Programming 1996: Proceedings of the First Annual Conference, </booktitle> <pages> pages 123-131, </pages> <year> 1996. </year>
Reference: [33] <author> John R. Koza, David Andre, Forrest H Bennett III, and Martin A. Keane. </author> <title> Design of a 96 Decibel Operational Amplifier and Other Problems for Which a Computer Program Evolved by Genetic Programming is Competitive with Human Performance. </title> <booktitle> Proceedings of 1996 Japan-China Joint International Workshop on Information Systems, </booktitle> <pages> pages 30-49, </pages> <year> 1996. </year>
Reference: [34] <author> John R. Koza, David Andre, Forrest H Bennett III, and Martin A. Keane. </author> <title> Four problems for which a computer program evolved by genetic programming is competitive with human performance. </title> <booktitle> Proceedings of the 1996 IEEE International Conference on Evolutionary Computation, </booktitle> <pages> pages 1-10, </pages> <year> 1996. </year>
Reference: [35] <author> John R. Koza, David Andre, Forrest H Bennett III, and Martin A. Keane. </author> <title> Use of automatically defined functions and architecture-altering operations in automated circuit synthesis using genetic programming. </title> <booktitle> Genetic Programming 1996: Proceedings of the First Annual Conference, </booktitle> <pages> pages 132-140, </pages> <year> 1996. </year>
Reference: [36] <author> John R. Koza, Forrest H Bennett III, David Andre, and Martin A. Keane. </author> <title> Reuse, Parameterized Reuse, and Hirerarchical Reuse of Substructure in Evolving Electrical Circuits Using Genetic Programming. Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <month> October </month> <year> 1996, </year> <title> Proceeding. </title> <booktitle> Lecture Notes in Computer Science 1259., </booktitle> <year> 1997. </year>
Reference: [37] <author> Paul Layzell. </author> <title> The 'Evolvable Motherboard' A Test Platform for Research of Intrinsic Hardware Evolution. </title> <institution> Cognitive Science Research Paper 479 School of Cognitive and Computing Sciences, University of Sussex, </institution> <address> Brighton, Susses. BN1 9QH, UK, </address> <year> 1998. </year>
Reference: [38] <author> Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner. </author> <title> Field-Programmable Logic and Applications. </title> <booktitle> 7th International Workshop, FPL '97, London. Lecture Notes in Computer Science 1304. </booktitle> <publisher> Springer-Verlag, </publisher> <year> 1997. </year>
Reference-contexts: They can be designed by the use of traditional EHW technics. The Springer's lecture notes in computer science include volumes on Field-Programmable logic (FPL) and applications. The articles from workshop FPL'96 and FPL'97 are collected in <ref> [23, 38] </ref> both of them contain sections of co-design articles. In [45] a PCI-card based developing system is described. The PCI interface is implemented on a Xilinx XC4013 FPGA and a Xilinx XC6216 FPGA is used for application circuits.
Reference: [39] <author> Melanie Mitchell. </author> <title> An Introduction to Genetic Algorithms. </title> <publisher> MIT Press, </publisher> <year> 1996. </year>
Reference: [40] <author> Motorola. </author> <title> EasyAnalog design system. User's Manual MPAA3UM/D, </title> <year> 1997. </year>
Reference: [41] <author> Motorola. </author> <note> FPAA (20-cell version. Data sheet: MPAA020/D Technical Data, </note> <year> 1997. </year>
Reference: [42] <author> Motorola. </author> <title> FPAA Evaluation Board. Data sheet: </title> <journal> MPAA020BDR/D Technical Data, </journal> <note> 1997. 122 BIBLIOGRAPHY </note>
Reference: [43] <author> Motorola. </author> <title> Introducing Motorola's FPAA . Data sheet: </title> <type> MPAA020TS/D Technical Summary, </type> <year> 1997. </year>
Reference: [44] <author> Masahiro Murakawa, Shuji Yoshizawa, Isamu Kajitani, Tatsumi Furuya, Masaya, and Tetsuya Higuchi. </author> <title> Hardware Evolution at Function Level. </title> <booktitle> Parallel Problem Solving from Nature - PPSN IV, International conferance on parallel problem solving from nature, </booktitle> <address> Berlin, Germany, </address> <month> September </month> <year> 1996, </year> <booktitle> Proceedings, Lecture Notes in Computer Science 1141, </booktitle> <year> 1996. </year>
Reference: [45] <author> S. Nisbet and S. A. </author> <title> Guccione. </title> <booktitle> The XC6200DS development system. Field-Programmable Logic and Applications. 7th International Workshop, FPL '97, London. Lecture Notes in Computer Science 1304, </booktitle> <year> 1997. </year>
Reference-contexts: They can be designed by the use of traditional EHW technics. The Springer's lecture notes in computer science include volumes on Field-Programmable logic (FPL) and applications. The articles from workshop FPL'96 and FPL'97 are collected in [23, 38] both of them contain sections of co-design articles. In <ref> [45] </ref> a PCI-card based developing system is described. The PCI interface is implemented on a Xilinx XC4013 FPGA and a Xilinx XC6216 FPGA is used for application circuits. Chapter 7 Conclusion This chapter ends the work of this thesis in computer science.
Reference: [46] <author> NuDAQ. PCI-6208V/6208A/6216V. </author> <title> Multi-channel Analog Output Board - User's Guide. NuDAQ Data Acquisition Products, </title> <year> 1997. </year>
Reference: [47] <author> NuDAQ. PCI-9112. </author> <title> PCI-Bus Advanced Data Acquisition Card - User's Guide. NuDAQ Data Acquisition Products, </title> <year> 1997. </year>
Reference: [48] <author> NuDAQ. PCIS-DASK ver. </author> <title> 1.5 for PC Compatibles - User's Manual. NuDAQ Data Acquisition Products, </title> <year> 1998. </year>
Reference: [49] <author> T. C. Peachey, Robert Hinterding, and Zbigniew Michalewicz. </author> <title> Self-Adaptation Genetic Algorithm for Numeric Functions. </title> <type> Technical report: </type> <institution> Victoria University of Technology, Department of Computer and Mathematical Science, </institution> <year> 1996. </year>
Reference: [50] <author> Riccardo Poli and W. B. Langdon. </author> <title> An experimental analysis of schema creation, propagation and disruption in genetic programming. </title> <type> Technical Report CSRP-97-8, </type> <institution> University of Birmingham, School of Computer Science, </institution> <month> February </month> <year> 1997. </year> <note> Presented at ICGA-97. </note>
Reference: [51] <author> Riccardo Poli and W. B. Langdon. </author> <title> A new schema theory for genetic programming with one-point crossover and point mutation. </title> <type> Technical Report CSRP-97-3, </type> <institution> School of Computer Science, The University of Birmingham, </institution> <address> B15 2TT, UK, </address> <month> January </month> <year> 1997. </year> <note> Presented at GP-97. </note>
Reference: [52] <author> Lutz Prechelt. </author> <title> Proben1 A Set of Neural Network Benchmark Problems and Benchmarking Rules. </title> <type> Technical Report 21/24, </type> <institution> ftp://ftp.ira.uka.de/pub/papers/Techreports/1994/1994-21.ps.gz, </institution> <year> 1994. </year>
Reference: [53] <author> IMP International Microeletronic Products. </author> <title> Electrically Programmable Analog Circuit Design Handbook. </title> <type> IMP, </type> <year> 1996. </year>
Reference: [54] <author> A. Prugel-Bennett and J. L. Shapiro. </author> <title> An analysis of genetic algorithms using statistical mechanics. </title> <journal> Physical Review Letters, </journal> <volume> 72(9) </volume> <pages> 1305-1309, </pages> <year> 1994. </year>
Reference: [55] <author> Nicholas J. Radcliffe. </author> <title> Genetic set recombination and its application to neural network topology optimisation. </title> <booktitle> Neural Computing and Applications, </booktitle> <address> (1:1):67-90, </address> <year> 1993. </year>
Reference: [56] <author> I. Rechenberg. </author> <title> Evolutionsstrategie: Optimierung technischer Systeme nach Prinzipien der biologischen Evolution. </title> <address> Frommann-Holzboog, Stuttgart, </address> <year> 1973. </year>
Reference: [57] <author> Rafal Salustowicz. </author> <title> A Genetic Algorithm for the Topological Optimization of Neural Networks. </title> <year> 1995. </year>
Reference-contexts: introduction into the combination of Evolutionary algorithms and artificial neural networks. The indirect encoding used in the extrinsic evolvable hardware experiment 2 is simular to two examples of ANN generating encodings. The blueprint representation from [22] and the unit-cluster model from <ref> [57] </ref>. A short overview of these two representation schemes is given in the following quote: The blueprint representation In the article [22], a user-application NeuroGENESYS is presented. In a simple genetic algorithm 3 they use a representation called blueprint. <p> Each projection specifies the connectivity between the corresponding areas. The parameters to the learning algorithm are associated locally to both areas and projections. This gives the genetic algorithm the opportunity to fine-tune the parameters. The unit-cluster model In the unit-cluster model from <ref> [57] </ref>, a neural network is encoded as a string over the alphabet fU; &gt;; &lt;g which describes a procedure for building the network. <p> other level two cluster, because the most recent cluster on level one also is the one connected to the other level two cluster. 112 Related fields UU&gt;UU>U&lt;UU<UU>U Unit-cluster model Phenotype 2 1 2 Level 1 Level 2 Level 0 Input Output Genotype This model is extended twice in the article <ref> [57] </ref>, first to the extended unit-cluster model and later to the restricted unit-cluster model, which is a refinement of the extended unit-cluster model that takes into account that most often, the number of inputs and outputs of the neural network are known a priori and should therefore be fixed in the <p> The letter decrements the link register to the number 4 of the cluster created earlier, which also is located on a lower level. If such a register does not exist, the link register is set to "no links possible". This extension makes the coding complete (in the sense of <ref> [57] </ref>), since all possible feed-forward neural networks can be encoded into these genotypes. 6.3 Reconfigurable computer systems With the Splash 2 computing machine [4] the reconfigurable concept is taken to the extreme. The system consists of several array boards.
Reference: [58] <author> Eduardo Sanchez. </author> <title> Field Programmable Gate Array (FPGA) Circuits. Toward Evolvable Hardware, The Evolutionary Engineering Approach. </title> <booktitle> Lecture Notes in Computer Science 1062, </booktitle> <year> 1996. </year> <note> BIBLIOGRAPHY 123 </note>
Reference: [59] <author> Eduardo Sanchez and Marco Tomassini. </author> <title> Toward Evolvable Hardware, The Evolutionary Engineering Approach. </title> <booktitle> Lecture Notes in Computer Science 1062. </booktitle> <publisher> Springer-Verlag, </publisher> <year> 1996. </year>
Reference: [60] <author> H. P. Schwefel. </author> <title> Evolutionsstrategie und numerische Optimierung. </title> <type> PhD thesis, </type> <institution> Technische Universitat Berlin, </institution> <address> Berlin, </address> <month> May </month> <year> 1975. </year>
Reference: [61] <author> Hans Paul Schwefel. </author> <title> Numerische Optimierung von Computer Modellen mit-tels der Evolutionsstrategie, </title> <booktitle> volume 26 of Interdisciplinary systems research. </booktitle> <publisher> Birkhauser Verlag, </publisher> <address> Basel, </address> <year> 1977. </year>
Reference: [62] <author> Asger Sporring. </author> <title> EVOLVABLE HARDWARE, Designing Chips, From Top to Bottom. </title> <type> Masters thesis, </type> <note> see: http://www.daimi.aau.dk/~ass/, 1998. </note>
Reference: [63] <author> Gilbert Syswerda. </author> <title> Uniform Crossover in Genetic Algorithm. </title> <booktitle> Proceedings of the 3rd International Conference on Genetic Algorithms., </booktitle> <year> 1989. </year>
Reference: [64] <author> Andrew S. Tanenbaum. </author> <title> Structured Computer Organization, 3. </title> <editor> ed. </editor> <publisher> Prentice-Hall, </publisher> <year> 1990. </year>
Reference: [65] <author> Roland E. Thomas and Albert J. Rosa. </author> <title> The Analysis and Design of Linear Circuits. </title> <publisher> Prentice-Hall, </publisher> <year> 1994. </year>
Reference: [66] <author> Adrian Thompson. </author> <title> Silicon Evolution. </title> <booktitle> Proceedings of Genetic Programming 1996 (GP96), </booktitle> <pages> pages 444-452, </pages> <year> 1996. </year>
Reference: [67] <author> Adrian Thompson. </author> <title> An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics. Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <month> October </month> <year> 1996, </year> <title> Proceeding. </title> <booktitle> Lecture Notes in Computer Science 1259., </booktitle> <year> 1997. </year>
Reference: [68] <author> Adrian Thompson. </author> <type> phd thesis. </type> <note> Not yet published, </note> <year> 1997. </year>
Reference: [69] <author> Adrian Thompson. </author> <booktitle> Temperature in Natural and Artificial Systems. Proc. 4th Eur. Conf. on Artificial Life (ECAL97), </booktitle> <pages> pages 388-397, </pages> <year> 1997. </year>
Reference: [70] <author> Adrian Thompson, Inman Harvey, and Philip Husbands. </author> <title> Unconstrained Evolution and Hard Consequences. Toward Evolvable Hardware, The Evolutionary Engineering Approach. </title> <booktitle> Lecture Notes in Computer Science 1062, </booktitle> <year> 1996. </year>
Reference-contexts: Ricardo S. Zebulum, Sussex, ongoing experiments on Motorola's MPAA020 chip is an instance of such an example [79]. The construction of sophisticated circuitry where the modelling task is too complex or the information of the media too imprecise to obtain a model. Adrian Thompson's intrinsic EHW research <ref> [70] </ref> is an example of such a case. Such a circuit could also be the funstion of an artificial neural network (ANN). In this case the evolving platform of the EHW system forms an alternative for an ANN implementation.
Reference: [71] <institution> Undervisningsministeriet. Kompendium i fysik. Undervisningsministeriet - Direktoratet for gymnasieskolerne og hojere forberedelseseksamen, </institution> <year> 1980. </year>
Reference: [72] <author> M. D. Vose. </author> <title> Generalizing the notion of schema in genetic algorithms. </title> <journal> Artificial Intelligence, </journal> <volume> 50(3) </volume> <pages> 385-396, </pages> <month> August </month> <year> 1991. </year>
Reference: [73] <author> Neil H. Weste and Kamram Eshraghian. </author> <title> Principles of CMOS VLSI Design. </title> <publisher> Addison Wesley, </publisher> <year> 1993. </year>
Reference: [74] <author> Darrell Whitley. </author> <title> Using reproductive evaluation to improve genetic search and heuristic discovery. </title> <booktitle> Proceedings of the 2rd International Conference on Genetic Algorithms., </booktitle> <year> 1987. </year>
Reference: [75] <author> David H. Wolpert and William G. Macready. </author> <title> No Free Lunch Theorem for Search. </title> <institution> SFI-TR-95-02-010 The Santa Fe Institute, </institution> <year> 1996. </year>
Reference: [76] <author> Xilinx. </author> <title> XC6200 Field Programmable Gate Arrays. Data sheet: Product Description, 1997. 124 BIBLIOGRAPHY </title>
Reference: [77] <author> Xin Yao. </author> <title> A Review of Evolutionary Artificial Neural Networks. </title> <journal> International Journal of Intelligent Systems 8(4) </journal> <pages> 539-567, </pages> <year> 1993. </year>
Reference: [78] <author> Xin Yao and Tetsuya Higuchi. </author> <title> Promises and Challenges of Evolvable Hardware. Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <month> October </month> <year> 1996, </year> <title> Proceeding. </title> <booktitle> Lecture Notes in Computer Science 1259., </booktitle> <year> 1997. </year>
Reference: [79] <author> R. Zebulum, M. Vellasco, and M. Pacheco. </author> <title> Analog Circuit Evolution in Extrinsic and Intrinsic Modes. </title> <note> Draft submitted to ICES98, </note> <year> 1998. </year>
Reference-contexts: With the right application area and the right fitness function an automatic design process of analog circuits is possible a claim that is supported by Zebulum et. al. in <ref> [79] </ref>. The difficulty and importancy of the fitness function design was illustrated with four examples with limited runs. Based on the indications of the fitness function experiments, the most promising experiment was extended to a large run. The indication was not fulfilled in this run. <p> The construction, improving or optimising of cells for a cell library that can be used in a more traditional CAD environment, is a potential application for evolvable hardware. Ricardo S. Zebulum, Sussex, ongoing experiments on Motorola's MPAA020 chip is an instance of such an example <ref> [79] </ref>. The construction of sophisticated circuitry where the modelling task is too complex or the information of the media too imprecise to obtain a model. Adrian Thompson's intrinsic EHW research [70] is an example of such a case.
Reference: [80] <author> R. Zebulum, M. Vellasco, and M. Pacheco. </author> <title> Artificial Evolution Applied to Operational Amplifier Automated Design. Draft submitted to the Design Automation and Test Conference (DATE98), </title> <year> 1998. </year>
Reference: [81] <author> Ricardo S. Zebulum, Marco Aurelio Pacheco, and Marley Vellasco. </author> <title> Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications. Evolvable System: From Biology to Hardware. </title> <booktitle> First International Conference, </booktitle> <address> ICES 96 Tsukba, Japan, </address> <month> October </month> <year> 1996, </year> <title> Proceeding. </title> <booktitle> Lecture Notes in Computer Science 1259., </booktitle> <year> 1997. </year>
Reference: [82] <author> Zetex. </author> <title> Totally Reconfigurable Analog Circuit. Data sheet: </title> <address> TRAC020, </address> <year> 1997. </year>
Reference: [83] <author> Douglas Zongker and Bill Punch. </author> <note> lil-gp 1.01 User's Manual. Technical report, see: http://GARAGe.cps.msu.edu/software/lil-gp/index.html, 1996. </note>
References-found: 83

