{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545309135902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545309135919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 20:32:15 2018 " "Processing started: Thu Dec 20 20:32:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545309135919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309135919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off voice_coder -c voice_coder " "Command: quartus_map --read_settings_files=on --write_settings_files=off voice_coder -c voice_coder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309135919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545309138182 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "in_fft.qsys " "Elaborating Platform Designer system entity \"in_fft.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309156777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:45 Progress: Loading voice_coder/in_fft.qsys " "2018.12.20.20:32:45 Progress: Loading voice_coder/in_fft.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309165756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:47 Progress: Reading input file " "2018.12.20.20:32:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309167088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:47 Progress: Adding fft_ii_0 \[altera_fft_ii 17.1\] " "2018.12.20.20:32:47 Progress: Adding fft_ii_0 \[altera_fft_ii 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309167238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:47 Progress: Parameterizing module fft_ii_0 " "2018.12.20.20:32:47 Progress: Parameterizing module fft_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309167531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:47 Progress: Building connections " "2018.12.20.20:32:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309167545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:47 Progress: Parameterizing connections " "2018.12.20.20:32:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309167545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:47 Progress: Validating " "2018.12.20.20:32:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309167604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.20.20:32:49 Progress: Done reading input file " "2018.12.20.20:32:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309169361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_fft.fft_ii_0: Radix-2 digit reverse implied " "In_fft.fft_ii_0: Radix-2 digit reverse implied" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309170375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_fft: Generating in_fft \"in_fft\" for QUARTUS_SYNTH " "In_fft: Generating in_fft \"in_fft\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309171467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi3.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi3.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr2.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr2.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi4.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi4.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr3.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr3.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr4.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr4.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi1.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi1.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi2.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twi2.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr1.hex " "Fft_ii_0: --- add file: in_fft_fft_ii_0_opt_twr1.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fft_ii_0: \"in_fft\" instantiated altera_fft_ii \"fft_ii_0\" " "Fft_ii_0: \"in_fft\" instantiated altera_fft_ii \"fft_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_fft: Done \"in_fft\" with 2 modules, 50 files " "In_fft: Done \"in_fft\" with 2 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309173479 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "in_fft.qsys " "Finished elaborating Platform Designer system entity \"in_fft.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309174293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/in_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file in_fft/synthesis/in_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_fft " "Found entity 1: in_fft" {  } { { "in_fft/synthesis/in_fft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/in_fft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309174955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309174955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (in_fft) " "Found design unit 1: auk_dspip_text_pkg (in_fft)" {  } { { "in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309175661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (in_fft) " "Found design unit 1: auk_dspip_math_pkg (in_fft)" {  } { { "in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175671 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309175671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (in_fft) " "Found design unit 1: auk_dspip_lib_pkg (in_fft)" {  } { { "in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309175680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175807 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309175807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175925 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309175925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175937 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309175937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309175937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "in_fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176046 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "in_fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176298 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (in_fft) " "Found design unit 1: hyper_opt_pkg (in_fft)" {  } { { "in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176520 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176659 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file in_fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "in_fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "in_fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "in_fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176839 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "in_fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176839 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "in_fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176839 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "in_fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176975 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309176975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309176975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (in_fft) " "Found design unit 1: auk_fft_pkg (in_fft)" {  } { { "in_fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "in_fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "in_fft/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "in_fft/synthesis/submodules/counter_module.sv" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (in_fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (in_fft)" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177640 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177770 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177881 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309177881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309177881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178018 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309178018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178140 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309178140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178299 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309178299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178458 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309178458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178582 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309178582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178903 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309178903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309178903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179064 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179231 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179368 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179550 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179662 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179794 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179902 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309179902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309179902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180091 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180206 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180326 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180487 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180629 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fft/synthesis/submodules/in_fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file in_fft/synthesis/submodules/in_fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 in_fft_fft_ii_0 " "Found entity 1: in_fft_fft_ii_0" {  } { { "in_fft/synthesis/submodules/in_fft_fft_ii_0.sv" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/clkgen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180681 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller I2C_Controller.v(55) " "Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "I2C_Controller.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Controller.v" 55 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309180691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "I2S_Audio.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "Sin_Generator.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/Sin_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "audio_clk.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk/audio_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_0002 " "Found entity 1: audio_clk_0002" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/audio_clk/audio_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_audioin.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_audioin.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audioin " "Found entity 1: I2S_Audioin" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_and_ifft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_and_ifft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_and_ifft " "Found entity 1: fft_and_ifft" {  } { { "fft_and_ifft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/fft_and_ifft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_hanning.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_hanning.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_hanning " "Found entity 1: mul_hanning" {  } { { "mul_hanning.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/mul_hanning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hanning.v 1 1 " "Found 1 design units, including 1 entities, in source file hanning.v" { { "Info" "ISGN_ENTITY_NAME" "1 hanning " "Found entity 1: hanning" {  } { { "hanning.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/hanning.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/in_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/in_fft/in_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_fft " "Found entity 1: in_fft" {  } { { "db/ip/in_fft/in_fft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/db/ip/in_fft/in_fft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309180875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309180933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_dual_port_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309180989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_dual_port_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309180990 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_mult_add.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_mult_add.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_mult_add.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/altera_fft_mult_add.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_mult_add.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/altera_fft_single_port_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181105 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_can.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_can.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_can.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/apn_fft_mult_can.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_can.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181162 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_cpx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181218 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/apn_fft_mult_cpx_1825.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_sink.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181328 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_avalon_streaming_block_source.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181385 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_addr_control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181439 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_core.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181495 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_lib_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181556 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_math_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_math_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_adder_fp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181620 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_addsub.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bf_control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bfi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181780 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_bfii.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181944 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309181998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309181999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_cma_fp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182057 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_core.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182112 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_delay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182225 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_enable_control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182284 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_lib_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182345 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stage.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182400 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182458 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_stg_pipe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182569 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_r22sdf_twrom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182625 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_roundsat.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_roundsat.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_roundsat.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_roundsat.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_roundsat.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182630 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_dspip_text_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_dspip_text_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182639 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_fft_pkg.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/auk_fft_pkg.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/auk_fft_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/auk_fft_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/auk_fft_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/counter_module.sv D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/counter_module.sv\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/counter_module.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/counter_module.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/counter_module.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/hyper_opt_off_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182814 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/hyper_pipeline_interface.v D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/hyper_pipeline_interface.v\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/hyper_pipeline_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/hyper_pipeline_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/hyper_pipeline_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182874 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/in_fft_fft_ii_0.sv D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv " "File \"d:/intelfpga_lite/my_design/voice_coder/db/ip/in_fft/submodules/in_fft_fft_ii_0.sv\" is a duplicate of already analyzed file \"D:/intelFPGA_lite/My_design/voice_coder/in_fft/synthesis/submodules/in_fft_fft_ii_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1545309182880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_fft/submodules/in_fft_fft_ii_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/in_fft/submodules/in_fft_fft_ii_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309182881 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_valid_ifft fft_and_ifft.v(72) " "Verilog HDL Implicit Net warning at fft_and_ifft.v(72): created implicit net for \"source_valid_ifft\"" {  } { { "fft_and_ifft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/fft_and_ifft.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309182927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_error_ifft fft_and_ifft.v(74) " "Verilog HDL Implicit Net warning at fft_and_ifft.v(74): created implicit net for \"source_error_ifft\"" {  } { { "fft_and_ifft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/fft_and_ifft.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309182927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_sop_ifft fft_and_ifft.v(75) " "Verilog HDL Implicit Net warning at fft_and_ifft.v(75): created implicit net for \"source_sop_ifft\"" {  } { { "fft_and_ifft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/fft_and_ifft.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309182928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "source_eop_ifft fft_and_ifft.v(76) " "Verilog HDL Implicit Net warning at fft_and_ifft.v(76): created implicit net for \"source_eop_ifft\"" {  } { { "fft_and_ifft.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/fft_and_ifft.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309182928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "voice_coder.v 1 1 " "Using design file voice_coder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 voice_coder " "Found entity 1: voice_coder" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545309183524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1545309183524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex0 voice_coder.v(117) " "Verilog HDL Implicit Net warning at voice_coder.v(117): created implicit net for \"hex0\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex1 voice_coder.v(117) " "Verilog HDL Implicit Net warning at voice_coder.v(117): created implicit net for \"hex1\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex2 voice_coder.v(117) " "Verilog HDL Implicit Net warning at voice_coder.v(117): created implicit net for \"hex2\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex3 voice_coder.v(117) " "Verilog HDL Implicit Net warning at voice_coder.v(117): created implicit net for \"hex3\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex4 voice_coder.v(117) " "Verilog HDL Implicit Net warning at voice_coder.v(117): created implicit net for \"hex4\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex5 voice_coder.v(117) " "Verilog HDL Implicit Net warning at voice_coder.v(117): created implicit net for \"hex5\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "voice_coder " "Elaborating entity \"voice_coder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545309183540 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..7\] voice_coder.v(21) " "Output port \"LEDR\[8..7\]\" at voice_coder.v(21) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183542 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..4\] voice_coder.v(21) " "Output port \"LEDR\[5..4\]\" at voice_coder.v(21) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183542 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 voice_coder.v(24) " "Output port \"HEX0\" at voice_coder.v(24) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183542 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 voice_coder.v(25) " "Output port \"HEX1\" at voice_coder.v(25) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 voice_coder.v(26) " "Output port \"HEX2\" at voice_coder.v(26) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 voice_coder.v(27) " "Output port \"HEX3\" at voice_coder.v(27) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 voice_coder.v(28) " "Output port \"HEX4\" at voice_coder.v(28) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 voice_coder.v(29) " "Output port \"HEX5\" at voice_coder.v(29) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR voice_coder.v(32) " "Output port \"DRAM_ADDR\" at voice_coder.v(32) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA voice_coder.v(33) " "Output port \"DRAM_BA\" at voice_coder.v(33) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B voice_coder.v(53) " "Output port \"VGA_B\" at voice_coder.v(53) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G voice_coder.v(55) " "Output port \"VGA_G\" at voice_coder.v(55) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R voice_coder.v(57) " "Output port \"VGA_R\" at voice_coder.v(57) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N voice_coder.v(34) " "Output port \"DRAM_CAS_N\" at voice_coder.v(34) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE voice_coder.v(35) " "Output port \"DRAM_CKE\" at voice_coder.v(35) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK voice_coder.v(36) " "Output port \"DRAM_CLK\" at voice_coder.v(36) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N voice_coder.v(37) " "Output port \"DRAM_CS_N\" at voice_coder.v(37) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183543 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM voice_coder.v(39) " "Output port \"DRAM_LDQM\" at voice_coder.v(39) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N voice_coder.v(40) " "Output port \"DRAM_RAS_N\" at voice_coder.v(40) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM voice_coder.v(41) " "Output port \"DRAM_UDQM\" at voice_coder.v(41) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N voice_coder.v(42) " "Output port \"DRAM_WE_N\" at voice_coder.v(42) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N voice_coder.v(48) " "Output port \"TD_RESET_N\" at voice_coder.v(48) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N voice_coder.v(52) " "Output port \"VGA_BLANK_N\" at voice_coder.v(52) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK voice_coder.v(54) " "Output port \"VGA_CLK\" at voice_coder.v(54) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS voice_coder.v(56) " "Output port \"VGA_HS\" at voice_coder.v(56) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N voice_coder.v(58) " "Output port \"VGA_SYNC_N\" at voice_coder.v(58) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS voice_coder.v(59) " "Output port \"VGA_VS\" at voice_coder.v(59) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST voice_coder.v(76) " "Output port \"ADC_CONVST\" at voice_coder.v(76) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN voice_coder.v(77) " "Output port \"ADC_DIN\" at voice_coder.v(77) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK voice_coder.v(79) " "Output port \"ADC_SCLK\" at voice_coder.v(79) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD voice_coder.v(88) " "Output port \"IRDA_TXD\" at voice_coder.v(88) has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545309183544 "|voice_coder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk audio_clk:u1 " "Elaborating entity \"audio_clk\" for hierarchy \"audio_clk:u1\"" {  } { { "voice_coder.v" "u1" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_0002 audio_clk:u1\|audio_clk_0002:audio_clk_inst " "Elaborating entity \"audio_clk_0002\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\"" {  } { { "audio_clk.v" "audio_clk_inst" { Text "D:/intelFPGA_lite/My_design/voice_coder/audio_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/My_design/voice_coder/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183810 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545309183838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545309183875 ""}  } { { "audio_clk/audio_clk_0002.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545309183875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_i2c_clk\"" {  } { { "voice_coder.v" "my_i2c_clk" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"I2C_Audio_Config:myconfig\"" {  } { { "voice_coder.v" "myconfig" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183935 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.data_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.data_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545309183946 "|voice_coder|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.waddr_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.waddr_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545309183946 "|voice_coder|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.data_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.data_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545309183946 "|voice_coder|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.waddr_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.waddr_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545309183946 "|voice_coder|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.we_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.we_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545309183947 "|voice_coder|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.we_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.we_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545309183947 "|voice_coder|I2C_Audio_Config:myconfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "I2C_Audio_Config.v" "u0" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309183982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545309183983 "|voice_coder|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545309183983 "|voice_coder|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(89) " "Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545309183984 "|voice_coder|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"I2S_Audio:myaudio\"" {  } { { "voice_coder.v" "myaudio" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309184026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audioin I2S_Audioin:myaudioin " "Elaborating entity \"I2S_Audioin\" for hierarchy \"I2S_Audioin:myaudioin\"" {  } { { "voice_coder.v" "myaudioin" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309184058 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "audiodata I2S_Audioin.v(97) " "Verilog HDL Always Construct warning at I2S_Audioin.v(97): inferring latch(es) for variable \"audiodata\", which holds its previous value in one or more paths through the always construct" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545309184060 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[0\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[0\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184072 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[1\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[1\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184072 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[2\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[2\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[3\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[3\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[4\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[4\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[5\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[5\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[6\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[6\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[7\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[7\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[8\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[8\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[9\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[9\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184073 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[10\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[10\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184074 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[11\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[11\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184074 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[12\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[12\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184074 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[13\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[13\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184074 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[14\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[14\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184074 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audiodata\[15\] I2S_Audioin.v(97) " "Inferred latch for \"audiodata\[15\]\" at I2S_Audioin.v(97)" {  } { { "I2S_Audioin.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2S_Audioin.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309184074 "|voice_coder|I2S_Audioin:myaudioin"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I2C_Audio_Config:myconfig\|audio_reg " "RAM logic \"I2C_Audio_Config:myconfig\|audio_reg\" is uninferred due to inappropriate RAM size" {  } { { "I2C_Audio_Config.v" "audio_reg" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545309184754 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I2C_Audio_Config:myconfig\|audio_cmd " "RAM logic \"I2C_Audio_Config:myconfig\|audio_cmd\" is uninferred due to inappropriate RAM size" {  } { { "I2C_Audio_Config.v" "audio_cmd" { Text "D:/intelFPGA_lite/My_design/voice_coder/I2C_Audio_Config.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545309184754 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545309184754 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/My_design/voice_coder/db/voice_coder.ram0_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/My_design/voice_coder/db/voice_coder.ram0_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545309184755 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/My_design/voice_coder/db/voice_coder.ram1_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/My_design/voice_coder/db/voice_coder.ram1_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1545309184757 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "FFT/IFFT " "\"FFT/IFFT\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1545309185127 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1545309185127 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1545309185127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545309185156 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 64 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 66 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545309185332 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1545309185332 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545309185332 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1545309185332 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309185457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309185457 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309185457 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545309185457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545309185460 "|voice_coder|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545309185460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545309185643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545309186311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "in_fft 21 " "Ignored 21 assignments for entity \"in_fft\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1545309186339 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "in_fft_fft_ii_0 33 " "Ignored 33 assignments for entity \"in_fft_fft_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1545309186339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 1 0 0 " "Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545309187947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545309187947 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "voice_coder.v" "" { Text "D:/intelFPGA_lite/My_design/voice_coder/voice_coder.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545309188232 "|voice_coder|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545309188232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545309188238 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545309188238 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545309188238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545309188238 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1545309188238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545309188238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545309188314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 20:33:08 2018 " "Processing ended: Thu Dec 20 20:33:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545309188314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545309188314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545309188314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545309188314 ""}
