\hypertarget{power4_8hh_source}{}\doxysection{power4.\+hh}
\label{power4_8hh_source}\index{power4.hh@{power4.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::ibm::power4\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} power4 : uint64\_t \{}
\DoxyCodeLine{00005         PM\_MRK\_LSU\_SRQ\_INST\_VALID = 0x933, \textcolor{comment}{// Marked instruction valid in SRQ}}
\DoxyCodeLine{00006         PM\_FPU1\_SINGLE = 0x127, \textcolor{comment}{// FPU1 executed single precision instruction}}
\DoxyCodeLine{00007         PM\_DC\_PREF\_OUT\_STREAMS = 0xc36, \textcolor{comment}{// Out of prefetch streams}}
\DoxyCodeLine{00008         PM\_FPU0\_STALL3 = 0x121, \textcolor{comment}{// FPU0 stalled in pipe3}}
\DoxyCodeLine{00009         PM\_TB\_BIT\_TRANS = 0x8005, \textcolor{comment}{// Time Base bit transition}}
\DoxyCodeLine{00010         PM\_GPR\_MAP\_FULL\_CYC = 0x235, \textcolor{comment}{// Cycles GPR mapper full}}
\DoxyCodeLine{00011         PM\_MRK\_ST\_CMPL = 0x1003, \textcolor{comment}{// Marked store instruction completed}}
\DoxyCodeLine{00012         PM\_MRK\_LSU\_FLUSH\_LRQ = 0x3910, \textcolor{comment}{// Marked LRQ flushes}}
\DoxyCodeLine{00013         PM\_FPU0\_STF = 0x122, \textcolor{comment}{// FPU0 executed store instruction}}
\DoxyCodeLine{00014         PM\_FPU1\_FMA = 0x105, \textcolor{comment}{// FPU1 executed multiply-\/add instruction}}
\DoxyCodeLine{00015         PM\_L2SA\_MOD\_TAG = 0xf06, \textcolor{comment}{// L2 slice A transition from modified to tagged}}
\DoxyCodeLine{00016         PM\_MRK\_DATA\_FROM\_L275\_SHR = 0x6c76, \textcolor{comment}{// Marked data loaded from L2.75 shared}}
\DoxyCodeLine{00017         PM\_1INST\_CLB\_CYC = 0x450, \textcolor{comment}{// Cycles 1 instruction in CLB}}
\DoxyCodeLine{00018         PM\_LSU1\_FLUSH\_ULD = 0xc04, \textcolor{comment}{// LSU1 unaligned load flushes}}
\DoxyCodeLine{00019         PM\_MRK\_INST\_FIN = 0x7005, \textcolor{comment}{// Marked instruction finished}}
\DoxyCodeLine{00020         PM\_MRK\_LSU0\_FLUSH\_UST = 0x911, \textcolor{comment}{// LSU0 marked unaligned store flushes}}
\DoxyCodeLine{00021         PM\_FPU\_FDIV = 0x1100, \textcolor{comment}{// FPU executed FDIV instruction}}
\DoxyCodeLine{00022         PM\_LSU\_LRQ\_S0\_ALLOC = 0xc26, \textcolor{comment}{// LRQ slot 0 allocated}}
\DoxyCodeLine{00023         PM\_FPU0\_FULL\_CYC = 0x203, \textcolor{comment}{// Cycles FPU0 issue queue full}}
\DoxyCodeLine{00024         PM\_FPU\_SINGLE = 0x5120, \textcolor{comment}{// FPU executed single precision instruction}}
\DoxyCodeLine{00025         PM\_FPU0\_FMA = 0x101, \textcolor{comment}{// FPU0 executed multiply-\/add instruction}}
\DoxyCodeLine{00026         PM\_MRK\_LSU1\_FLUSH\_ULD = 0x914, \textcolor{comment}{// LSU1 marked unaligned load flushes}}
\DoxyCodeLine{00027         PM\_LSU1\_FLUSH\_LRQ = 0xc06, \textcolor{comment}{// LSU1 LRQ flushes}}
\DoxyCodeLine{00028         PM\_L2SA\_ST\_HIT = 0xf11, \textcolor{comment}{// L2 slice A store hits}}
\DoxyCodeLine{00029         PM\_L2SB\_SHR\_INV = 0xf21, \textcolor{comment}{// L2 slice B transition from shared to invalid}}
\DoxyCodeLine{00030         PM\_DTLB\_MISS = 0x904, \textcolor{comment}{// Data TLB misses}}
\DoxyCodeLine{00031         PM\_MRK\_ST\_MISS\_L1 = 0x923, \textcolor{comment}{// Marked L1 D cache store misses}}
\DoxyCodeLine{00032         PM\_EXT\_INT = 0x8002, \textcolor{comment}{// External interrupts}}
\DoxyCodeLine{00033         PM\_MRK\_LSU1\_FLUSH\_LRQ = 0x916, \textcolor{comment}{// LSU1 marked LRQ flushes}}
\DoxyCodeLine{00034         PM\_MRK\_ST\_GPS = 0x6003, \textcolor{comment}{// Marked store sent to GPS}}
\DoxyCodeLine{00035         PM\_GRP\_DISP\_SUCCESS = 0x5001, \textcolor{comment}{// Group dispatch success}}
\DoxyCodeLine{00036         PM\_LSU1\_LDF = 0x934, \textcolor{comment}{// LSU1 executed Floating Point load instruction}}
\DoxyCodeLine{00037         PM\_FAB\_CMD\_ISSUED = 0xf16, \textcolor{comment}{// Fabric command issued}}
\DoxyCodeLine{00038         PM\_LSU0\_SRQ\_STFWD = 0xc20, \textcolor{comment}{// LSU0 SRQ store forwarded}}
\DoxyCodeLine{00039         PM\_CR\_MAP\_FULL\_CYC = 0x204, \textcolor{comment}{// Cycles CR logical operation mapper full}}
\DoxyCodeLine{00040         PM\_MRK\_LSU0\_FLUSH\_ULD = 0x910, \textcolor{comment}{// LSU0 marked unaligned load flushes}}
\DoxyCodeLine{00041         PM\_LSU\_DERAT\_MISS = 0x6900, \textcolor{comment}{// DERAT misses}}
\DoxyCodeLine{00042         PM\_FPU0\_SINGLE = 0x123, \textcolor{comment}{// FPU0 executed single precision instruction}}
\DoxyCodeLine{00043         PM\_FPU1\_FDIV = 0x104, \textcolor{comment}{// FPU1 executed FDIV instruction}}
\DoxyCodeLine{00044         PM\_FPU1\_FEST = 0x116, \textcolor{comment}{// FPU1 executed FEST instruction}}
\DoxyCodeLine{00045         PM\_FPU0\_FRSP\_FCONV = 0x111, \textcolor{comment}{// FPU0 executed FRSP or FCONV instructions}}
\DoxyCodeLine{00046         PM\_MRK\_ST\_CMPL\_INT = 0x3003, \textcolor{comment}{// Marked store completed with intervention}}
\DoxyCodeLine{00047         PM\_FXU\_FIN = 0x3230, \textcolor{comment}{// FXU produced a result}}
\DoxyCodeLine{00048         PM\_FPU\_STF = 0x6120, \textcolor{comment}{// FPU executed store instruction}}
\DoxyCodeLine{00049         PM\_DSLB\_MISS = 0x905, \textcolor{comment}{// Data SLB misses}}
\DoxyCodeLine{00050         PM\_DATA\_FROM\_L275\_SHR = 0x6c66, \textcolor{comment}{// Data loaded from L2.75 shared}}
\DoxyCodeLine{00051         PM\_FXLS1\_FULL\_CYC = 0x214, \textcolor{comment}{// Cycles FXU1/LS1 queue full}}
\DoxyCodeLine{00052         PM\_L3B0\_DIR\_MIS = 0xf01, \textcolor{comment}{// L3 bank 0 directory misses}}
\DoxyCodeLine{00053         PM\_2INST\_CLB\_CYC = 0x451, \textcolor{comment}{// Cycles 2 instructions in CLB}}
\DoxyCodeLine{00054         PM\_MRK\_STCX\_FAIL = 0x925, \textcolor{comment}{// Marked STCX failed}}
\DoxyCodeLine{00055         PM\_LSU\_LMQ\_LHR\_MERGE = 0x926, \textcolor{comment}{// LMQ LHR merges}}
\DoxyCodeLine{00056         PM\_FXU0\_BUSY\_FXU1\_IDLE = 0x7002, \textcolor{comment}{// FXU0 busy FXU1 idle}}
\DoxyCodeLine{00057         PM\_L3B1\_DIR\_REF = 0xf02, \textcolor{comment}{// L3 bank 1 directory references}}
\DoxyCodeLine{00058         PM\_MRK\_LSU\_FLUSH\_UST = 0x7910, \textcolor{comment}{// Marked unaligned store flushes}}
\DoxyCodeLine{00059         PM\_MRK\_DATA\_FROM\_L25\_SHR = 0x5c76, \textcolor{comment}{// Marked data loaded from L2.5 shared}}
\DoxyCodeLine{00060         PM\_LSU\_FLUSH\_ULD = 0x1c00, \textcolor{comment}{// LRQ unaligned load flushes}}
\DoxyCodeLine{00061         PM\_MRK\_BRU\_FIN = 0x2005, \textcolor{comment}{// Marked instruction BRU processing finished}}
\DoxyCodeLine{00062         PM\_IERAT\_XLATE\_WR = 0x327, \textcolor{comment}{// Translation written to ierat}}
\DoxyCodeLine{00063         PM\_LSU0\_BUSY = 0xc33, \textcolor{comment}{// LSU0 busy}}
\DoxyCodeLine{00064         PM\_L2SA\_ST\_REQ = 0xf10, \textcolor{comment}{// L2 slice A store requests}}
\DoxyCodeLine{00065         PM\_DATA\_FROM\_MEM = 0x2c66, \textcolor{comment}{// Data loaded from memory}}
\DoxyCodeLine{00066         PM\_FPR\_MAP\_FULL\_CYC = 0x201, \textcolor{comment}{// Cycles FPR mapper full}}
\DoxyCodeLine{00067         PM\_FPU1\_FULL\_CYC = 0x207, \textcolor{comment}{// Cycles FPU1 issue queue full}}
\DoxyCodeLine{00068         PM\_FPU0\_FIN = 0x113, \textcolor{comment}{// FPU0 produced a result}}
\DoxyCodeLine{00069         PM\_3INST\_CLB\_CYC = 0x452, \textcolor{comment}{// Cycles 3 instructions in CLB}}
\DoxyCodeLine{00070         PM\_DATA\_FROM\_L35 = 0x3c66, \textcolor{comment}{// Data loaded from L3.5}}
\DoxyCodeLine{00071         PM\_L2SA\_SHR\_INV = 0xf05, \textcolor{comment}{// L2 slice A transition from shared to invalid}}
\DoxyCodeLine{00072         PM\_MRK\_LSU\_FLUSH\_SRQ = 0x4910, \textcolor{comment}{// Marked SRQ flushes}}
\DoxyCodeLine{00073         PM\_THRESH\_TIMEO = 0x2003, \textcolor{comment}{// Threshold timeout}}
\DoxyCodeLine{00074         PM\_FPU\_FSQRT = 0x6100, \textcolor{comment}{// FPU executed FSQRT instruction}}
\DoxyCodeLine{00075         PM\_MRK\_LSU0\_FLUSH\_LRQ = 0x912, \textcolor{comment}{// LSU0 marked LRQ flushes}}
\DoxyCodeLine{00076         PM\_FXLS0\_FULL\_CYC = 0x210, \textcolor{comment}{// Cycles FXU0/LS0 queue full}}
\DoxyCodeLine{00077         PM\_DATA\_TABLEWALK\_CYC = 0x936, \textcolor{comment}{// Cycles doing data tablewalks}}
\DoxyCodeLine{00078         PM\_FPU0\_ALL = 0x103, \textcolor{comment}{// FPU0 executed add}}
\DoxyCodeLine{00079         PM\_FPU0\_FEST = 0x112, \textcolor{comment}{// FPU0 executed FEST instruction}}
\DoxyCodeLine{00080         PM\_DATA\_FROM\_L25\_MOD = 0x8c66, \textcolor{comment}{// Data loaded from L2.5 modified}}
\DoxyCodeLine{00081         PM\_LSU\_LMQ\_SRQ\_EMPTY\_CYC = 0x2002, \textcolor{comment}{// Cycles LMQ and SRQ empty}}
\DoxyCodeLine{00082         PM\_FPU\_FEST = 0x3110, \textcolor{comment}{// FPU executed FEST instruction}}
\DoxyCodeLine{00083         PM\_0INST\_FETCH = 0x8327, \textcolor{comment}{// No instructions fetched}}
\DoxyCodeLine{00084         PM\_LARX\_LSU1 = 0xc77, \textcolor{comment}{// Larx executed on LSU1}}
\DoxyCodeLine{00085         PM\_LD\_MISS\_L1\_LSU0 = 0xc12, \textcolor{comment}{// LSU0 L1 D cache load misses}}
\DoxyCodeLine{00086         PM\_L1\_PREF = 0xc35, \textcolor{comment}{// L1 cache data prefetches}}
\DoxyCodeLine{00087         PM\_FPU1\_STALL3 = 0x125, \textcolor{comment}{// FPU1 stalled in pipe3}}
\DoxyCodeLine{00088         PM\_BRQ\_FULL\_CYC = 0x205, \textcolor{comment}{// Cycles branch queue full}}
\DoxyCodeLine{00089         PM\_LARX = 0x4c70, \textcolor{comment}{// Larx executed}}
\DoxyCodeLine{00090         PM\_MRK\_DATA\_FROM\_L35 = 0x3c76, \textcolor{comment}{// Marked data loaded from L3.5}}
\DoxyCodeLine{00091         PM\_WORK\_HELD = 0x2001, \textcolor{comment}{// Work held}}
\DoxyCodeLine{00092         PM\_MRK\_LD\_MISS\_L1\_LSU0 = 0x920, \textcolor{comment}{// LSU0 L1 D cache load misses}}
\DoxyCodeLine{00093         PM\_FXU\_IDLE = 0x5002, \textcolor{comment}{// FXU idle}}
\DoxyCodeLine{00094         PM\_INST\_CMPL = 0x8001, \textcolor{comment}{// Instructions completed}}
\DoxyCodeLine{00095         PM\_LSU1\_FLUSH\_UST = 0xc05, \textcolor{comment}{// LSU1 unaligned store flushes}}
\DoxyCodeLine{00096         PM\_LSU0\_FLUSH\_ULD = 0xc00, \textcolor{comment}{// LSU0 unaligned load flushes}}
\DoxyCodeLine{00097         PM\_INST\_FROM\_L2 = 0x3327, \textcolor{comment}{// Instructions fetched from L2}}
\DoxyCodeLine{00098         PM\_DATA\_FROM\_L3 = 0x1c66, \textcolor{comment}{// Data loaded from L3}}
\DoxyCodeLine{00099         PM\_FPU0\_DENORM = 0x120, \textcolor{comment}{// FPU0 received denormalized data}}
\DoxyCodeLine{00100         PM\_FPU1\_FMOV\_FEST = 0x114, \textcolor{comment}{// FPU1 executing FMOV or FEST instructions}}
\DoxyCodeLine{00101         PM\_GRP\_DISP\_REJECT = 0x8003, \textcolor{comment}{// Group dispatch rejected}}
\DoxyCodeLine{00102         PM\_INST\_FETCH\_CYC = 0x323, \textcolor{comment}{// Cycles at least 1 instruction fetched}}
\DoxyCodeLine{00103         PM\_LSU\_LDF = 0x8930, \textcolor{comment}{// LSU executed Floating Point load instruction}}
\DoxyCodeLine{00104         PM\_INST\_DISP = 0x221, \textcolor{comment}{// Instructions dispatched}}
\DoxyCodeLine{00105         PM\_L2SA\_MOD\_INV = 0xf07, \textcolor{comment}{// L2 slice A transition from modified to invalid}}
\DoxyCodeLine{00106         PM\_DATA\_FROM\_L25\_SHR = 0x5c66, \textcolor{comment}{// Data loaded from L2.5 shared}}
\DoxyCodeLine{00107         PM\_FAB\_CMD\_RETRIED = 0xf17, \textcolor{comment}{// Fabric command retried}}
\DoxyCodeLine{00108         PM\_L1\_DCACHE\_RELOAD\_VALID = 0xc64, \textcolor{comment}{// L1 reload data source valid}}
\DoxyCodeLine{00109         PM\_MRK\_GRP\_ISSUED = 0x6005, \textcolor{comment}{// Marked group issued}}
\DoxyCodeLine{00110         PM\_FPU\_FULL\_CYC = 0x5200, \textcolor{comment}{// Cycles FPU issue queue full}}
\DoxyCodeLine{00111         PM\_FPU\_FMA = 0x2100, \textcolor{comment}{// FPU executed multiply-\/add instruction}}
\DoxyCodeLine{00112         PM\_MRK\_CRU\_FIN = 0x4005, \textcolor{comment}{// Marked instruction CRU processing finished}}
\DoxyCodeLine{00113         PM\_MRK\_LSU1\_FLUSH\_UST = 0x915, \textcolor{comment}{// LSU1 marked unaligned store flushes}}
\DoxyCodeLine{00114         PM\_MRK\_FXU\_FIN = 0x6004, \textcolor{comment}{// Marked instruction FXU processing finished}}
\DoxyCodeLine{00115         PM\_BR\_ISSUED = 0x330, \textcolor{comment}{// Branches issued}}
\DoxyCodeLine{00116         PM\_EE\_OFF = 0x233, \textcolor{comment}{// Cycles MSR(EE) bit off}}
\DoxyCodeLine{00117         PM\_INST\_FROM\_L3 = 0x5327, \textcolor{comment}{// Instruction fetched from L3}}
\DoxyCodeLine{00118         PM\_ITLB\_MISS = 0x900, \textcolor{comment}{// Instruction TLB misses}}
\DoxyCodeLine{00119         PM\_FXLS\_FULL\_CYC = 0x8210, \textcolor{comment}{// Cycles FXLS queue is full}}
\DoxyCodeLine{00120         PM\_FXU1\_BUSY\_FXU0\_IDLE = 0x4002, \textcolor{comment}{// FXU1 busy FXU0 idle}}
\DoxyCodeLine{00121         PM\_GRP\_DISP\_VALID = 0x223, \textcolor{comment}{// Group dispatch valid}}
\DoxyCodeLine{00122         PM\_L2SC\_ST\_HIT = 0xf15, \textcolor{comment}{// L2 slice C store hits}}
\DoxyCodeLine{00123         PM\_MRK\_GRP\_DISP = 0x1002, \textcolor{comment}{// Marked group dispatched}}
\DoxyCodeLine{00124         PM\_L2SB\_MOD\_TAG = 0xf22, \textcolor{comment}{// L2 slice B transition from modified to tagged}}
\DoxyCodeLine{00125         PM\_INST\_FROM\_L25\_L275 = 0x2327, \textcolor{comment}{// Instruction fetched from L2.5/L2.75}}
\DoxyCodeLine{00126         PM\_LSU\_FLUSH\_UST = 0x2c00, \textcolor{comment}{// SRQ unaligned store flushes}}
\DoxyCodeLine{00127         PM\_L2SB\_ST\_HIT = 0xf13, \textcolor{comment}{// L2 slice B store hits}}
\DoxyCodeLine{00128         PM\_FXU1\_FIN = 0x236, \textcolor{comment}{// FXU1 produced a result}}
\DoxyCodeLine{00129         PM\_L3B1\_DIR\_MIS = 0xf03, \textcolor{comment}{// L3 bank 1 directory misses}}
\DoxyCodeLine{00130         PM\_4INST\_CLB\_CYC = 0x453, \textcolor{comment}{// Cycles 4 instructions in CLB}}
\DoxyCodeLine{00131         PM\_GRP\_CMPL = 0x7003, \textcolor{comment}{// Group completed}}
\DoxyCodeLine{00132         PM\_DC\_PREF\_L2\_CLONE\_L3 = 0xc27, \textcolor{comment}{// L2 prefetch cloned with L3}}
\DoxyCodeLine{00133         PM\_FPU\_FRSP\_FCONV = 0x7110, \textcolor{comment}{// FPU executed FRSP or FCONV instructions}}
\DoxyCodeLine{00134         PM\_5INST\_CLB\_CYC = 0x454, \textcolor{comment}{// Cycles 5 instructions in CLB}}
\DoxyCodeLine{00135         PM\_MRK\_LSU0\_FLUSH\_SRQ = 0x913, \textcolor{comment}{// LSU0 marked SRQ flushes}}
\DoxyCodeLine{00136         PM\_MRK\_LSU\_FLUSH\_ULD = 0x8910, \textcolor{comment}{// Marked unaligned load flushes}}
\DoxyCodeLine{00137         PM\_8INST\_CLB\_CYC = 0x457, \textcolor{comment}{// Cycles 8 instructions in CLB}}
\DoxyCodeLine{00138         PM\_LSU\_LMQ\_FULL\_CYC = 0x927, \textcolor{comment}{// Cycles LMQ full}}
\DoxyCodeLine{00139         PM\_ST\_REF\_L1\_LSU0 = 0xc11, \textcolor{comment}{// LSU0 L1 D cache store references}}
\DoxyCodeLine{00140         PM\_LSU0\_DERAT\_MISS = 0x902, \textcolor{comment}{// LSU0 DERAT misses}}
\DoxyCodeLine{00141         PM\_LSU\_SRQ\_SYNC\_CYC = 0x932, \textcolor{comment}{// SRQ sync duration}}
\DoxyCodeLine{00142         PM\_FPU\_STALL3 = 0x2120, \textcolor{comment}{// FPU stalled in pipe3}}
\DoxyCodeLine{00143         PM\_MRK\_DATA\_FROM\_L2 = 0x4c76, \textcolor{comment}{// Marked data loaded from L2}}
\DoxyCodeLine{00144         PM\_FPU0\_FMOV\_FEST = 0x110, \textcolor{comment}{// FPU0 executed FMOV or FEST instructions}}
\DoxyCodeLine{00145         PM\_LSU0\_FLUSH\_SRQ = 0xc03, \textcolor{comment}{// LSU0 SRQ flushes}}
\DoxyCodeLine{00146         PM\_LD\_REF\_L1\_LSU0 = 0xc10, \textcolor{comment}{// LSU0 L1 D cache load references}}
\DoxyCodeLine{00147         PM\_L2SC\_SHR\_INV = 0xf25, \textcolor{comment}{// L2 slice C transition from shared to invalid}}
\DoxyCodeLine{00148         PM\_LSU1\_FLUSH\_SRQ = 0xc07, \textcolor{comment}{// LSU1 SRQ flushes}}
\DoxyCodeLine{00149         PM\_LSU\_LMQ\_S0\_ALLOC = 0x935, \textcolor{comment}{// LMQ slot 0 allocated}}
\DoxyCodeLine{00150         PM\_ST\_REF\_L1 = 0x7c10, \textcolor{comment}{// L1 D cache store references}}
\DoxyCodeLine{00151         PM\_LSU\_SRQ\_EMPTY\_CYC = 0x4003, \textcolor{comment}{// Cycles SRQ empty}}
\DoxyCodeLine{00152         PM\_FPU1\_STF = 0x126, \textcolor{comment}{// FPU1 executed store instruction}}
\DoxyCodeLine{00153         PM\_L3B0\_DIR\_REF = 0xf00, \textcolor{comment}{// L3 bank 0 directory references}}
\DoxyCodeLine{00154         PM\_RUN\_CYC = 0x1005, \textcolor{comment}{// Run cycles}}
\DoxyCodeLine{00155         PM\_LSU\_LMQ\_S0\_VALID = 0x931, \textcolor{comment}{// LMQ slot 0 valid}}
\DoxyCodeLine{00156         PM\_LSU\_LRQ\_S0\_VALID = 0xc22, \textcolor{comment}{// LRQ slot 0 valid}}
\DoxyCodeLine{00157         PM\_LSU0\_LDF = 0x930, \textcolor{comment}{// LSU0 executed Floating Point load instruction}}
\DoxyCodeLine{00158         PM\_MRK\_IMR\_RELOAD = 0x922, \textcolor{comment}{// Marked IMR reloaded}}
\DoxyCodeLine{00159         PM\_7INST\_CLB\_CYC = 0x456, \textcolor{comment}{// Cycles 7 instructions in CLB}}
\DoxyCodeLine{00160         PM\_MRK\_GRP\_TIMEO = 0x5005, \textcolor{comment}{// Marked group completion timeout}}
\DoxyCodeLine{00161         PM\_FPU\_FMOV\_FEST = 0x8110, \textcolor{comment}{// FPU executing FMOV or FEST instructions}}
\DoxyCodeLine{00162         PM\_GRP\_DISP\_BLK\_SB\_CYC = 0x231, \textcolor{comment}{// Cycles group dispatch blocked by scoreboard}}
\DoxyCodeLine{00163         PM\_XER\_MAP\_FULL\_CYC = 0x202, \textcolor{comment}{// Cycles XER mapper full}}
\DoxyCodeLine{00164         PM\_ST\_MISS\_L1 = 0xc23, \textcolor{comment}{// L1 D cache store misses}}
\DoxyCodeLine{00165         PM\_STOP\_COMPLETION = 0x3001, \textcolor{comment}{// Completion stopped}}
\DoxyCodeLine{00166         PM\_MRK\_GRP\_CMPL = 0x4004, \textcolor{comment}{// Marked group completed}}
\DoxyCodeLine{00167         PM\_ISLB\_MISS = 0x901, \textcolor{comment}{// Instruction SLB misses}}
\DoxyCodeLine{00168         PM\_CYC = 0x7, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00169         PM\_LD\_MISS\_L1\_LSU1 = 0xc16, \textcolor{comment}{// LSU1 L1 D cache load misses}}
\DoxyCodeLine{00170         PM\_STCX\_FAIL = 0x921, \textcolor{comment}{// STCX failed}}
\DoxyCodeLine{00171         PM\_LSU1\_SRQ\_STFWD = 0xc24, \textcolor{comment}{// LSU1 SRQ store forwarded}}
\DoxyCodeLine{00172         PM\_GRP\_DISP = 0x2004, \textcolor{comment}{// Group dispatches}}
\DoxyCodeLine{00173         PM\_DATA\_FROM\_L2 = 0x4c66, \textcolor{comment}{// Data loaded from L2}}
\DoxyCodeLine{00174         PM\_L2\_PREF = 0xc34, \textcolor{comment}{// L2 cache prefetches}}
\DoxyCodeLine{00175         PM\_FPU0\_FPSCR = 0x130, \textcolor{comment}{// FPU0 executed FPSCR instruction}}
\DoxyCodeLine{00176         PM\_FPU1\_DENORM = 0x124, \textcolor{comment}{// FPU1 received denormalized data}}
\DoxyCodeLine{00177         PM\_MRK\_DATA\_FROM\_L25\_MOD = 0x8c76, \textcolor{comment}{// Marked data loaded from L2.5 modified}}
\DoxyCodeLine{00178         PM\_L2SB\_ST\_REQ = 0xf12, \textcolor{comment}{// L2 slice B store requests}}
\DoxyCodeLine{00179         PM\_L2SB\_MOD\_INV = 0xf23, \textcolor{comment}{// L2 slice B transition from modified to invalid}}
\DoxyCodeLine{00180         PM\_FPU0\_FSQRT = 0x102, \textcolor{comment}{// FPU0 executed FSQRT instruction}}
\DoxyCodeLine{00181         PM\_LD\_REF\_L1 = 0x8c10, \textcolor{comment}{// L1 D cache load references}}
\DoxyCodeLine{00182         PM\_MRK\_L1\_RELOAD\_VALID = 0xc74, \textcolor{comment}{// Marked L1 reload data source valid}}
\DoxyCodeLine{00183         PM\_L2SB\_SHR\_MOD = 0xf20, \textcolor{comment}{// L2 slice B transition from shared to modified}}
\DoxyCodeLine{00184         PM\_INST\_FROM\_L1 = 0x6327, \textcolor{comment}{// Instruction fetched from L1}}
\DoxyCodeLine{00185         PM\_1PLUS\_PPC\_CMPL = 0x5003, \textcolor{comment}{// One or more PPC instruction completed}}
\DoxyCodeLine{00186         PM\_EE\_OFF\_EXT\_INT = 0x237, \textcolor{comment}{// Cycles MSR(EE) bit off and external interrupt pending}}
\DoxyCodeLine{00187         PM\_L2SC\_SHR\_MOD = 0xf24, \textcolor{comment}{// L2 slice C transition from shared to modified}}
\DoxyCodeLine{00188         PM\_LSU\_LRQ\_FULL\_CYC = 0x212, \textcolor{comment}{// Cycles LRQ full}}
\DoxyCodeLine{00189         PM\_IC\_PREF\_INSTALL = 0x325, \textcolor{comment}{// Instruction prefetched installed in prefetch buffer}}
\DoxyCodeLine{00190         PM\_MRK\_LSU1\_FLUSH\_SRQ = 0x917, \textcolor{comment}{// LSU1 marked SRQ flushes}}
\DoxyCodeLine{00191         PM\_GCT\_FULL\_CYC = 0x200, \textcolor{comment}{// Cycles GCT full}}
\DoxyCodeLine{00192         PM\_INST\_FROM\_MEM = 0x1327, \textcolor{comment}{// Instruction fetched from memory}}
\DoxyCodeLine{00193         PM\_FXU\_BUSY = 0x6002, \textcolor{comment}{// FXU busy}}
\DoxyCodeLine{00194         PM\_ST\_REF\_L1\_LSU1 = 0xc15, \textcolor{comment}{// LSU1 L1 D cache store references}}
\DoxyCodeLine{00195         PM\_MRK\_LD\_MISS\_L1 = 0x1920, \textcolor{comment}{// Marked L1 D cache load misses}}
\DoxyCodeLine{00196         PM\_MRK\_LSU1\_INST\_FIN = 0xc32, \textcolor{comment}{// LSU1 finished a marked instruction}}
\DoxyCodeLine{00197         PM\_L1\_WRITE\_CYC = 0x333, \textcolor{comment}{// Cycles writing to instruction L1}}
\DoxyCodeLine{00198         PM\_BIQ\_IDU\_FULL\_CYC = 0x324, \textcolor{comment}{// Cycles BIQ or IDU full}}
\DoxyCodeLine{00199         PM\_MRK\_LSU0\_INST\_FIN = 0xc31, \textcolor{comment}{// LSU0 finished a marked instruction}}
\DoxyCodeLine{00200         PM\_L2SC\_ST\_REQ = 0xf14, \textcolor{comment}{// L2 slice C store requests}}
\DoxyCodeLine{00201         PM\_LSU1\_BUSY = 0xc37, \textcolor{comment}{// LSU1 busy}}
\DoxyCodeLine{00202         PM\_FPU\_ALL = 0x5100, \textcolor{comment}{// FPU executed add}}
\DoxyCodeLine{00203         PM\_LSU\_SRQ\_S0\_ALLOC = 0xc25, \textcolor{comment}{// SRQ slot 0 allocated}}
\DoxyCodeLine{00204         PM\_GRP\_MRK = 0x5004, \textcolor{comment}{// Group marked in IDU}}
\DoxyCodeLine{00205         PM\_FPU1\_FIN = 0x117, \textcolor{comment}{// FPU1 produced a result}}
\DoxyCodeLine{00206         PM\_DC\_PREF\_STREAM\_ALLOC = 0x907, \textcolor{comment}{// D cache new prefetch stream allocated}}
\DoxyCodeLine{00207         PM\_BR\_MPRED\_CR = 0x331, \textcolor{comment}{// Branch mispredictions due CR bit setting}}
\DoxyCodeLine{00208         PM\_BR\_MPRED\_TA = 0x332, \textcolor{comment}{// Branch mispredictions due to target address}}
\DoxyCodeLine{00209         PM\_CRQ\_FULL\_CYC = 0x211, \textcolor{comment}{// Cycles CR issue queue full}}
\DoxyCodeLine{00210         PM\_INST\_FROM\_PREF = 0x7327, \textcolor{comment}{// Instructions fetched from prefetch}}
\DoxyCodeLine{00211         PM\_LD\_MISS\_L1 = 0x3c10, \textcolor{comment}{// L1 D cache load misses}}
\DoxyCodeLine{00212         PM\_STCX\_PASS = 0xc75, \textcolor{comment}{// Stcx passes}}
\DoxyCodeLine{00213         PM\_DC\_INV\_L2 = 0xc17, \textcolor{comment}{// L1 D cache entries invalidated from L2}}
\DoxyCodeLine{00214         PM\_LSU\_SRQ\_FULL\_CYC = 0x213, \textcolor{comment}{// Cycles SRQ full}}
\DoxyCodeLine{00215         PM\_LSU0\_FLUSH\_LRQ = 0xc02, \textcolor{comment}{// LSU0 LRQ flushes}}
\DoxyCodeLine{00216         PM\_LSU\_SRQ\_S0\_VALID = 0xc21, \textcolor{comment}{// SRQ slot 0 valid}}
\DoxyCodeLine{00217         PM\_LARX\_LSU0 = 0xc73, \textcolor{comment}{// Larx executed on LSU0}}
\DoxyCodeLine{00218         PM\_GCT\_EMPTY\_CYC = 0x1004, \textcolor{comment}{// Cycles GCT empty}}
\DoxyCodeLine{00219         PM\_FPU1\_ALL = 0x107, \textcolor{comment}{// FPU1 executed add}}
\DoxyCodeLine{00220         PM\_FPU1\_FSQRT = 0x106, \textcolor{comment}{// FPU1 executed FSQRT instruction}}
\DoxyCodeLine{00221         PM\_FPU\_FIN = 0x4110, \textcolor{comment}{// FPU produced a result}}
\DoxyCodeLine{00222         PM\_L2SA\_SHR\_MOD = 0xf04, \textcolor{comment}{// L2 slice A transition from shared to modified}}
\DoxyCodeLine{00223         PM\_MRK\_LD\_MISS\_L1\_LSU1 = 0x924, \textcolor{comment}{// LSU1 L1 D cache load misses}}
\DoxyCodeLine{00224         PM\_LSU\_SRQ\_STFWD = 0x1c20, \textcolor{comment}{// SRQ store forwarded}}
\DoxyCodeLine{00225         PM\_FXU0\_FIN = 0x232, \textcolor{comment}{// FXU0 produced a result}}
\DoxyCodeLine{00226         PM\_MRK\_FPU\_FIN = 0x7004, \textcolor{comment}{// Marked instruction FPU processing finished}}
\DoxyCodeLine{00227         PM\_LSU\_BUSY = 0x4c30, \textcolor{comment}{// LSU busy}}
\DoxyCodeLine{00228         PM\_INST\_FROM\_L35 = 0x4327, \textcolor{comment}{// Instructions fetched from L3.5}}
\DoxyCodeLine{00229         PM\_FPU1\_FRSP\_FCONV = 0x115, \textcolor{comment}{// FPU1 executed FRSP or FCONV instructions}}
\DoxyCodeLine{00230         PM\_SNOOP\_TLBIE = 0x903, \textcolor{comment}{// Snoop TLBIE}}
\DoxyCodeLine{00231         PM\_FPU0\_FDIV = 0x100, \textcolor{comment}{// FPU0 executed FDIV instruction}}
\DoxyCodeLine{00232         PM\_LD\_REF\_L1\_LSU1 = 0xc14, \textcolor{comment}{// LSU1 L1 D cache load references}}
\DoxyCodeLine{00233         PM\_MRK\_DATA\_FROM\_L275\_MOD = 0x7c76, \textcolor{comment}{// Marked data loaded from L2.75 modified}}
\DoxyCodeLine{00234         PM\_HV\_CYC = 0x3004, \textcolor{comment}{// Hypervisor Cycles}}
\DoxyCodeLine{00235         PM\_6INST\_CLB\_CYC = 0x455, \textcolor{comment}{// Cycles 6 instructions in CLB}}
\DoxyCodeLine{00236         PM\_LR\_CTR\_MAP\_FULL\_CYC = 0x206, \textcolor{comment}{// Cycles LR/CTR mapper full}}
\DoxyCodeLine{00237         PM\_L2SC\_MOD\_INV = 0xf27, \textcolor{comment}{// L2 slice C transition from modified to invalid}}
\DoxyCodeLine{00238         PM\_FPU\_DENORM = 0x1120, \textcolor{comment}{// FPU received denormalized data}}
\DoxyCodeLine{00239         PM\_DATA\_FROM\_L275\_MOD = 0x7c66, \textcolor{comment}{// Data loaded from L2.75 modified}}
\DoxyCodeLine{00240         PM\_LSU1\_DERAT\_MISS = 0x906, \textcolor{comment}{// LSU1 DERAT misses}}
\DoxyCodeLine{00241         PM\_IC\_PREF\_REQ = 0x326, \textcolor{comment}{// Instruction prefetch requests}}
\DoxyCodeLine{00242         PM\_MRK\_LSU\_FIN = 0x8004, \textcolor{comment}{// Marked instruction LSU processing finished}}
\DoxyCodeLine{00243         PM\_MRK\_DATA\_FROM\_L3 = 0x1c76, \textcolor{comment}{// Marked data loaded from L3}}
\DoxyCodeLine{00244         PM\_MRK\_DATA\_FROM\_MEM = 0x2c76, \textcolor{comment}{// Marked data loaded from memory}}
\DoxyCodeLine{00245         PM\_LSU0\_FLUSH\_UST = 0xc01, \textcolor{comment}{// LSU0 unaligned store flushes}}
\DoxyCodeLine{00246         PM\_LSU\_FLUSH\_LRQ = 0x6c00, \textcolor{comment}{// LRQ flushes}}
\DoxyCodeLine{00247         PM\_LSU\_FLUSH\_SRQ = 0x5c00, \textcolor{comment}{// SRQ flushes}}
\DoxyCodeLine{00248         }
\DoxyCodeLine{00249     \};}
\DoxyCodeLine{00250 \};}
\DoxyCodeLine{00251 }
\DoxyCodeLine{00252 \textcolor{keyword}{namespace }power4 = optkit::ibm::power4;}

\end{DoxyCode}
