{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531128499141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531128499146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 17:28:18 2018 " "Processing started: Mon Jul 09 17:28:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531128499146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128499146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128499146 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1531128513087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531128513785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531128513786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/intr_capturer/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/intr_capturer/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "ip/intr_capturer/intr_capturer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/intr_capturer/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128529986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128529986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530161 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530201 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530201 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530201 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530201 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530278 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530306 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530315 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530320 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_005 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_016 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_016" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_011 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_009 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_016 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_016" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_011 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_005 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_024_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_024_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530687 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_024 " "Found entity 2: soc_system_mm_interconnect_0_router_024" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_019_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_019_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530694 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_019 " "Found entity 2: soc_system_mm_interconnect_0_router_019" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_015_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530699 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_015 " "Found entity 2: soc_system_mm_interconnect_0_router_015" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530703 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_010 " "Found entity 2: soc_system_mm_interconnect_0_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530708 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_009 " "Found entity 2: soc_system_mm_interconnect_0_router_009" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_008_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530714 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_008 " "Found entity 2: soc_system_mm_interconnect_0_router_008" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530719 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530731 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530757 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530785 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531128530792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530800 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_timer " "Found entity 1: soc_system_timer" {  } { { "soc_system/synthesis/submodules/soc_system_timer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip " "Found entity 1: soc_system_onchip" {  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_msgdma_0 " "Found entity 1: soc_system_msgdma_0" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file soc_system/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "soc_system/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "soc_system/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128530995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128530995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "soc_system/synthesis/submodules/csr_block.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "soc_system/synthesis/submodules/response_block.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "soc_system/synthesis/submodules/read_signal_breakout.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "soc_system/synthesis/submodules/write_signal_breakout.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mipi_pwdn_n " "Found entity 1: soc_system_mipi_pwdn_n" {  } { { "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531067 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531067 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531067 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531067 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531868 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531868 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/soc_system_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dma_0_read_data_mux " "Found entity 1: soc_system_dma_0_read_data_mux" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_dma_0_byteenables " "Found entity 2: soc_system_dma_0_byteenables" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_dma_0_fifo_module_fifo_ram_module " "Found entity 3: soc_system_dma_0_fifo_module_fifo_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_dma_0_fifo_module " "Found entity 4: soc_system_dma_0_fifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_dma_0_mem_read " "Found entity 5: soc_system_dma_0_mem_read" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_dma_0_mem_write " "Found entity 6: soc_system_dma_0_mem_write" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_dma_0 " "Found entity 7: soc_system_dma_0" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_vfb_0 " "Found entity 1: soc_system_alt_vip_cl_vfb_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128531974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128531974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128532351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128532351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128532572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128532572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128532745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128532745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128533112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128533112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128533388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128533388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128533690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128533690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128534010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128534010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128534153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128534153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128534282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128534282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128534485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128534485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128534770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128534770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128534951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128534951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128535122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128535122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128535249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128535249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128535431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128535431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128535577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128535577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128535816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128535816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128536040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128536040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128536354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128536354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128536748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128536748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128536933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128536933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_wr_ctrl " "Found entity 1: alt_vip_vfb_wr_ctrl" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_vfb_0_video_in " "Found entity 1: soc_system_alt_vip_cl_vfb_0_video_in" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128537992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128537992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Config.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128538089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128538089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128538100 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128538101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ghrd.v 1 1 " "Using design file ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd " "Found entity 1: ghrd" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128539763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531128539763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd " "Elaborating entity \"ghrd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531128539785 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd.v(170) " "Verilog HDL warning at ghrd.v(170): object fpga_led_internal used but never assigned" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 170 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1531128539837 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd.v(170) " "Net \"fpga_led_internal\" at ghrd.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531128539843 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST ghrd.v(40) " "Output port \"ADC_CONVST\" at ghrd.v(40) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128539843 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK ghrd.v(41) " "Output port \"ADC_SCK\" at ghrd.v(41) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128539843 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI ghrd.v(42) " "Output port \"ADC_SDI\" at ghrd.v(42) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128539843 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK ghrd.v(134) " "Output port \"MIPI_MCLK\" at ghrd.v(134) has no driver" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128539843 "|ghrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd.v" "u0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "soc_system/synthesis/soc_system.v" "terasic_auto_focus_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" "vcm_ctrl" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VCM_CTRL_P.v(49) " "Verilog HDL assignment warning at VCM_CTRL_P.v(49): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/VCM_CTRL_P.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540292 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VCM_CTRL_P.v(50) " "Verilog HDL assignment warning at VCM_CTRL_P.v(50): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/VCM_CTRL_P.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540293 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VCM_CTRL_P.v(51) " "Verilog HDL assignment warning at VCM_CTRL_P.v(51): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/VCM_CTRL_P.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540293 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S VCM_CTRL_P.v(20) " "Output port \"S\" at VCM_CTRL_P.v(20) has no driver" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/VCM_CTRL_P.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128540296 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "soc_system/synthesis/submodules/VCM_CTRL_P.v" "f" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/VCM_CTRL_P.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(46) " "Verilog HDL assignment warning at F_VCM.v(46): truncated value with size 32 to match size of target (11)" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540321 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" "vcm_i2c" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/TERASIC_AUTO_FOCUS.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Config.v" "u0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Config.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(82) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(82): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540389 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(83) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(83): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540389 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_VCM_Controller.v(85) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(85): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540390 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_VCM_Controller.v(102) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(102): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540390 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_VCM_Controller.v(134) " "Verilog HDL assignment warning at I2C_VCM_Controller.v(134): truncated value with size 32 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/I2C_VCM_Controller.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/I2C_VCM_Controller.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540390 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA soc_system:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "soc_system/synthesis/soc_system.v" "terasic_camera_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "CAMERA_RGB_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "CAMERA_Bayer_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/CAMERA_RGB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(61) " "Verilog HDL assignment warning at CAMERA_Bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/CAMERA_Bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540439 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(90) " "Verilog HDL assignment warning at CAMERA_Bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/CAMERA_Bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540440 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "Bayer2RGB_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/CAMERA_RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 Bayer2RGB.v(167) " "Verilog HDL assignment warning at Bayer2RGB.v(167): truncated value with size 14 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer2RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540459 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Bayer2RGB.v(288) " "Verilog HDL assignment warning at Bayer2RGB.v(288): truncated value with size 32 to match size of target (20)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer2RGB.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128540460 "|ghrd|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "Bayer_LineBuffer_Inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer2RGB.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128540878 ""}  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128540878 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/shift_taps_tr81.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128540981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/shift_taps_tr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128540989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128540989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128540995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_6ej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128541117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128541117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/shift_taps_tr81.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128541369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128541369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/shift_taps_tr81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128541506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128541506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128541589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128541589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add4_avg1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer2RGB.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "parallel_add_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541713 ""}  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128541713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/par_add_tne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128541768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128541768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add2_avg3" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/Bayer2RGB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "parallel_add_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128541914 ""}  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128541914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/par_add_qne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128541965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128541965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128541971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "rgb_fifo_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "dcfifo_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128542491 ""}  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128542491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vcq1 " "Found entity 1: dcfifo_vcq1" {  } { { "db/dcfifo_vcq1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128542611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128542611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vcq1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated " "Elaborating entity \"dcfifo_vcq1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128542738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128542738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "rdptr_g1p" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128542813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128542813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "wrptr_g1p" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_l1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128542894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128542894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_vcq1.tdf" "fifo_ram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128542945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128542945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_vcq1.tdf" "rs_dgwp" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128542976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128542976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128542987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128543022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128543022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_vcq1.tdf" "wraclr" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128543047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128543047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_vcq1.tdf" "ws_dgrp" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128543085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128543085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe17 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe17\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe17" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128543160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128543160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128543242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128543242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128543368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128543368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vcq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_vcq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_vfb_0 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 " "Elaborating entity \"soc_system_alt_vip_cl_vfb_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_vfb_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_vfb_0_video_in soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in " "Elaborating entity \"soc_system_alt_vip_cl_vfb_0_video_in\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "video_in" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "vid_front" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128543998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "vid_back" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_wr_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl " "Elaborating entity \"alt_vip_vfb_wr_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "wr_ctrl" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_resp_input" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_cmd_encoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128544959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "sync_resp_encoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128545087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "din_decoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128545397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "prioritze_bwdth.dout_encoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128545445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "pkt_trans_wr" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128545523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "cmd_input" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128545728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_write_proc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_write_proc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "WRITE_BLOCK.write_proc_instance" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128545807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "biram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "ram_inst0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000010000000000 " "Parameter \"numwords_a\" = \"00000000000000000000010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000001000000000 " "Parameter \"numwords_b\" = \"00000000000000000000001000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 00000000000000000000000000001001 " "Parameter \"widthad_b\" = \"00000000000000000000000000001001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128546384 ""}  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128546384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5u1 " "Found entity 1: altsyncram_i5u1" {  } { { "db/altsyncram_i5u1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_i5u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128546447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128546447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5u1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\|altsyncram_i5u1:auto_generated " "Elaborating entity \"altsyncram_i5u1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\|altsyncram_i5u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|alt_vip_common_delay:start_seg_std_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|alt_vip_common_delay:start_seg_std_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "start_seg_std_delay_line" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2 " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line_2" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_target_addr" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_addr" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_valid_bits" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128546977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_filled_buffer_ctr" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "unload_req_crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_clock_crossing_bridge_grey soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser " "Elaborating entity \"alt_vip_common_clock_crossing_bridge_grey\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "mem_ctr_crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_rd_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl " "Elaborating entity \"alt_vip_vfb_rd_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "rd_ctrl" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "pt_cmd_encoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "prioritze_bwdth.din_decoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "dout_encoder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "video_out" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128547944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128548045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128548144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128548232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128548360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "pkt_trans_rd" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128548486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_read_proc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_read_proc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "READ_BLOCK.read_proc_instance" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128548691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram_reversed soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram_reversed\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "biram_reversed" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "ram_inst0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000001000000000 " "Parameter \"numwords_a\" = \"00000000000000000000001000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000010000000000 " "Parameter \"numwords_b\" = \"00000000000000000000010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 00000000000000000000000000001001 " "Parameter \"widthad_a\" = \"00000000000000000000000000001001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549228 ""}  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128549228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqq1 " "Found entity 1: altsyncram_uqq1" {  } { { "db/altsyncram_uqq1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_uqq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128549290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128549290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqq1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_uqq1:auto_generated " "Elaborating entity \"altsyncram_uqq1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_uqq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "control_signal_delay_line" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_cid_delay_line" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_did_delay_line" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_msg_queue" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128549970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128549970 ""}  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128549970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rcd1 " "Found entity 1: scfifo_rcd1" {  } { { "db/scfifo_rcd1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_rcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rcd1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated " "Elaborating entity \"scfifo_rcd1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d471 " "Found entity 1: a_dpfifo_d471" {  } { { "db/a_dpfifo_d471.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_d471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d471 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo " "Elaborating entity \"a_dpfifo_d471\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\"" {  } { { "db/scfifo_rcd1.tdf" "dpfifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_rcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_aaf " "Found entity 1: a_fefifo_aaf" {  } { { "db/a_fefifo_aaf.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_fefifo_aaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_aaf soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state " "Elaborating entity \"a_fefifo_aaf\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\"" {  } { { "db/a_dpfifo_d471.tdf" "fifo_state" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_d471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw " "Elaborating entity \"cntr_qg7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw\"" {  } { { "db/a_fefifo_aaf.tdf" "count_usedw" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_fefifo_aaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sms1 " "Found entity 1: altsyncram_sms1" {  } { { "db/altsyncram_sms1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_sms1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sms1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram " "Elaborating entity \"altsyncram_sms1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\"" {  } { { "db/a_dpfifo_d471.tdf" "FIFOram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_d471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|cntr_egb:rd_ptr_count " "Elaborating entity \"cntr_egb\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|cntr_egb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d471.tdf" "rd_ptr_count" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_d471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_queue" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128550680 ""}  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128550680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vcd1 " "Found entity 1: scfifo_vcd1" {  } { { "db/scfifo_vcd1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_vcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vcd1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated " "Elaborating entity \"scfifo_vcd1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f471 " "Found entity 1: a_dpfifo_f471" {  } { { "db/a_dpfifo_f471.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_f471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f471 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo " "Elaborating entity \"a_dpfifo_f471\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\"" {  } { { "db/scfifo_vcd1.tdf" "dpfifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_vcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_daf " "Found entity 1: a_fefifo_daf" {  } { { "db/a_fefifo_daf.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_fefifo_daf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_daf soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state " "Elaborating entity \"a_fefifo_daf\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\"" {  } { { "db/a_dpfifo_f471.tdf" "fifo_state" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_f471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw " "Elaborating entity \"cntr_rg7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw\"" {  } { { "db/a_fefifo_daf.tdf" "count_usedw" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_fefifo_daf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_0ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128550951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128550951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\"" {  } { { "db/a_dpfifo_f471.tdf" "FIFOram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_f471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128550961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count " "Elaborating entity \"cntr_fgb\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f471.tdf" "rd_ptr_count" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_f471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_dc_mixed_widths_fifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue " "Elaborating entity \"alt_vip_common_dc_mixed_widths_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "load_msg_queue" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "input_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128551557 ""}  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128551557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bha2 " "Found entity 1: dcfifo_bha2" {  } { { "db/dcfifo_bha2.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bha2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated " "Elaborating entity \"dcfifo_bha2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_a9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_a9b " "Found entity 1: a_gray2bin_a9b" {  } { { "db/a_gray2bin_a9b.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_gray2bin_a9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_a9b soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_a9b\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g_gray2bin" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9u6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9u6 " "Found entity 1: a_graycounter_9u6" {  } { { "db/a_graycounter_9u6.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_graycounter_9u6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9u6 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p " "Elaborating entity \"a_graycounter_9u6\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g1p" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5cc " "Found entity 1: a_graycounter_5cc" {  } { { "db/a_graycounter_5cc.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_graycounter_5cc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5cc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p " "Elaborating entity \"a_graycounter_5cc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "wrptr_g1p" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2d1 " "Found entity 1: altsyncram_e2d1" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_e2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2d1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram " "Elaborating entity \"altsyncram_e2d1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram\"" {  } { { "db/dcfifo_bha2.tdf" "fifo_ram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ad9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ad9 " "Found entity 1: dffpipe_ad9" {  } { { "db/dffpipe_ad9.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dffpipe_ad9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128551954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128551954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ad9 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp " "Elaborating entity \"dffpipe_ad9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_brp" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128551962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qnl " "Found entity 1: alt_synch_pipe_qnl" {  } { { "db/alt_synch_pipe_qnl.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/alt_synch_pipe_qnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128552027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128552027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qnl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qnl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_dgwp" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128552053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128552053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe7 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe7\"" {  } { { "db/alt_synch_pipe_qnl.tdf" "dffpipe7" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/alt_synch_pipe_qnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128552166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128552166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp " "Elaborating entity \"cmpr_ru5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp\"" {  } { { "db/dcfifo_bha2.tdf" "rdempty_eq_comp" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/dcfifo_bha2.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_sync_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl " "Elaborating entity \"alt_vip_vfb_sync_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "sync_ctrl" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552338 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531128552537 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531128552537 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531128552537 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531128552537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0 soc_system:u0\|soc_system_dma_0:dma_0 " "Elaborating entity \"soc_system_dma_0\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dma_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_read_data_mux soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux " "Elaborating entity \"soc_system_dma_0_read_data_mux\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_read_data_mux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_byteenables soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables " "Elaborating entity \"soc_system_dma_0_byteenables\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_byteenables" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module " "Elaborating entity \"soc_system_dma_0_fifo_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_fifo_module" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128552984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module_fifo_ram_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram " "Elaborating entity \"soc_system_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "soc_system_dma_0_fifo_module_fifo_ram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "lpm_ram_dp_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553065 ""}  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128553065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "d:/q18/18/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "d:/q18/18/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_1j02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128553409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128553409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_read soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read " "Elaborating entity \"soc_system_dma_0_mem_read\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_read" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_write soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write " "Elaborating entity \"soc_system_dma_0_mem_write\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_write" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_dma_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_only_master" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128553588 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128553588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128553601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128554713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128554918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128554976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128555026 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128555026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128555119 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128555119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128555230 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128555383 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128555383 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128555806 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128555806 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555817 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128555819 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128555862 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1531128555865 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128555866 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531128555872 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128555872 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128556045 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128556045 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556083 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128556092 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128556092 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128556092 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531128556092 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128556538 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128556538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128556626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128556626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128556704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128557235 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1531128557236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128557247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128557281 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128557281 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128557281 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128557281 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128557281 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128557281 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128557797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128557822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores soc_system:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "soc_system/synthesis/soc_system.v" "i2c_opencores_camera" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558125 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531128558127 "|ghrd|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128558416 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128558416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128558474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128558474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128558510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128558510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128558539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128558539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128558617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128558617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128558713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128558713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128558910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128558910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128558955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559422 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128559422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/q18/18/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mipi_pwdn_n soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"soc_system_mipi_pwdn_n\" for hierarchy \"soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "soc_system/synthesis/soc_system.v" "mipi_pwdn_n" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_msgdma_0 soc_system:u0\|soc_system_msgdma_0:msgdma_0 " "Elaborating entity \"soc_system_msgdma_0\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "msgdma_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "dispatcher_internal" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "soc_system/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559693 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531128559694 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128559746 ""}  } { { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128559746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79j1 " "Found entity 1: altsyncram_79j1" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128559839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128559839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79j1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated " "Elaborating entity \"altsyncram_79j1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "soc_system/synthesis/submodules/dispatcher.v" "the_response_block" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "write_mstr_internal" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128559995 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531128560004 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560206 ""}  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128560206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t871 " "Found entity 1: scfifo_t871" {  } { { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t871 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated " "Elaborating entity \"scfifo_t871\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g071 " "Found entity 1: a_dpfifo_g071" {  } { { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g071 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo " "Elaborating entity \"a_dpfifo_g071\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\"" {  } { { "db/scfifo_t871.tdf" "dpfifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hn1 " "Found entity 1: altsyncram_5hn1" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hn1 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram " "Elaborating entity \"altsyncram_5hn1\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\"" {  } { { "db/a_dpfifo_g071.tdf" "FIFOram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g071.tdf" "almost_full_comparer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_g071.tdf" "three_comparison" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_g071.tdf" "rd_ptr_msb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_g071.tdf" "usedw_counter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_g071.tdf" "wr_ptr" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560821 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/write_burst_control.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1531128560824 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip soc_system:u0\|soc_system_onchip:onchip " "Elaborating entity \"soc_system_onchip\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "the_altsyncram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip.hex " "Parameter \"init_file\" = \"soc_system_onchip.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 42500 " "Parameter \"maximum_depth\" = \"42500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 42500 " "Parameter \"numwords_a\" = \"42500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128560890 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128560890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9uq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9uq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9uq1 " "Found entity 1: altsyncram_9uq1" {  } { { "db/altsyncram_9uq1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_9uq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128560957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128560957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9uq1 soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated " "Elaborating entity \"altsyncram_9uq1\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128560963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhl2 " "Found entity 1: altsyncram_hhl2" {  } { { "db/altsyncram_hhl2.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_hhl2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128561069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128561069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhl2 soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1 " "Elaborating entity \"altsyncram_hhl2\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\"" {  } { { "db/altsyncram_9uq1.tdf" "altsyncram1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_9uq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128561077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bla " "Found entity 1: decode_bla" {  } { { "db/decode_bla.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/decode_bla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128562307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128562307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bla soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_bla:decode4 " "Elaborating entity \"decode_bla\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_bla:decode4\"" {  } { { "db/altsyncram_hhl2.tdf" "decode4" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_hhl2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128562316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41a " "Found entity 1: decode_41a" {  } { { "db/decode_41a.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/decode_41a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128562388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128562388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41a soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_41a:rden_decode_b " "Elaborating entity \"decode_41a\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|decode_41a:rden_decode_b\"" {  } { { "db/altsyncram_hhl2.tdf" "rden_decode_b" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_hhl2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128562397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/mux_8hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128562465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128562465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|mux_8hb:mux6 " "Elaborating entity \"mux_8hb\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|altsyncram_hhl2:altsyncram1\|mux_8hb:mux6\"" {  } { { "db/altsyncram_hhl2.tdf" "mux6" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_hhl2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128562477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9uq1.tdf" "mgl_prim2" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_9uq1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9uq1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_9uq1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1868771840 " "Parameter \"NODE_NAME\" = \"1868771840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 42500 " "Parameter \"NUMWORDS\" = \"42500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563268 ""}  } { { "db/altsyncram_9uq1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_9uq1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128563268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"soc_system:u0\|soc_system_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_9uq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=oc1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128563566 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128563566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkr1 " "Found entity 1: altsyncram_mkr1" {  } { { "db/altsyncram_mkr1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_mkr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128563623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128563623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkr1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated " "Elaborating entity \"altsyncram_mkr1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3m2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3m2 " "Found entity 1: altsyncram_j3m2" {  } { { "db/altsyncram_j3m2.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_j3m2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128563732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128563732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3m2 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|altsyncram_j3m2:altsyncram1 " "Elaborating entity \"altsyncram_j3m2\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|altsyncram_j3m2:altsyncram1\"" {  } { { "db/altsyncram_mkr1.tdf" "altsyncram1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_mkr1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128563740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mkr1.tdf" "mgl_prim2" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_mkr1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mkr1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_mkr1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mkr1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1868771584 " "Parameter \"NODE_NAME\" = \"1868771584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564146 ""}  } { { "db/altsyncram_mkr1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_mkr1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128564146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564288 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531128564315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -4000 ps " "Parameter \"phase_shift1\" = \"-4000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 20.000000 MHz " "Parameter \"output_clock_frequency3\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128564360 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128564360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_timer soc_system:u0\|soc_system_timer:timer " "Elaborating entity \"soc_system_timer\" for hierarchy \"soc_system:u0\|soc_system_timer:timer\"" {  } { { "soc_system/synthesis/soc_system.v" "timer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128564399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_0_mm_write_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_mm_write_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_write_master_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "intr_capturer_0_avalon_slave_0_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128565976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_control_port_slave_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_csr_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_s1_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_0_mm_write_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_mm_write_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_read_master_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dma_0_write_master_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rdata_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128566961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_008 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"soc_system_mm_interconnect_0_router_008\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_008" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_008_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_008:router_008\|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_008.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_system_mm_interconnect_0_router_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_009" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_009_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_009:router_009\|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_0_router_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_010" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_015 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"soc_system_mm_interconnect_0_router_015\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_015" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_015_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015\|soc_system_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_015_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_015:router_015\|soc_system_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_015.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_019 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"soc_system_mm_interconnect_0_router_019\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_019" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_019_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019\|soc_system_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_019_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_019:router_019\|soc_system_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_019.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_024 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"soc_system_mm_interconnect_0_router_024\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_024" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_024_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024\|soc_system_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_024_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_024:router_024\|soc_system_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_024.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_limiter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128567640 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128567848 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128567904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128568636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128568659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128568673 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128568741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_005" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_006" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_007" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_011" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_016 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_016\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_016" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" "arb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_016.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 8937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_007" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_009 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_009\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_009" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_016 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_016\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_016" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128569945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_005" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_006" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570113 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570115 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570115 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570171 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570173 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570173 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570239 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570241 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128570241 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_mm_write_to_onchip_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570302 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128570317 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128570317 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570352 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128570368 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128570369 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570426 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128570440 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128570440 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_s1_to_msgdma_0_mm_write_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser_016" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_016\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 10907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128570944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_011" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 11197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|soc_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" "error_adapter_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_011.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_cl_vfb_0_mem_master_rd_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_cl_vfb_0_mem_master_wr_translator" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_cl_vfb_0_mem_master_rd_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_cl_vfb_0_mem_master_wr_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128571860 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router_001.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router_001.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128571902 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 3 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128571972 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:alt_vip_cl_vfb_0_mem_master_rd_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:alt_vip_cl_vfb_0_mem_master_rd_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_cl_vfb_0_mem_master_rd_limiter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128571988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128572050 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_cmd_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572490 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572492 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572492 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_rsp_width_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572559 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128572574 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531128572574 "|ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "crosser" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr soc_system_avalon_st_adapter_data_format_adapter_0.sv(91) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(91): object \"state_read_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572762 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(95) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(95): object \"state_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572762 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(97) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(97): object \"in_ready_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire soc_system_avalon_st_adapter_data_format_adapter_0.sv(115) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(115): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 soc_system_avalon_st_adapter_data_format_adapter_0.sv(121) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(121): object \"mem_readdata0\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(126) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(126): object \"mem_readdata1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest soc_system_avalon_st_adapter_data_format_adapter_0.sv(133) " "Verilog HDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(133): object state_waitrequest used but never assigned" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(134) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(134): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(137): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty soc_system_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error soc_system_avalon_st_adapter_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(144): object \"out_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531128572763 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(179) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(179): truncated value with size 3 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128572764 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(286) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(286): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128572765 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 soc_system_avalon_st_adapter_data_format_adapter_0.sv(303) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(303): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531128572766 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "soc_system_avalon_st_adapter_data_format_adapter_0.sv(260) " "Verilog HDL Case Statement warning at soc_system_avalon_st_adapter_data_format_adapter_0.sv(260): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 260 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531128572766 "|ghrd|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_timing_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_timing_adapter_0_fifo soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"soc_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "soc_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "ghrd.v" "debounce_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd.v" "hps_reset_inst" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128572947 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128572947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128572970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128573004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128573018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "d:/q18/18/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128573044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd.v" "pulse_cold_reset" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128573063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd.v" "pulse_warm_reset" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128573070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd.v" "pulse_debug_reset" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128573077 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1531128578801 "|ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1531128580323 "|ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1531128581791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ci84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ci84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ci84 " "Found entity 1: altsyncram_ci84" {  } { { "db/altsyncram_ci84.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_ci84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128585261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128585261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128585605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128585605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128585773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128585773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9i " "Found entity 1: cntr_c9i" {  } { { "db/cntr_c9i.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_c9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128586736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128586736 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128587099 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1531128588232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.09.17:29:53 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2018.07.09.17:29:53 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128593807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128597552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128598079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128600805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128600984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128601161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128601359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128601379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128601380 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1531128602247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128602623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128602623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128602809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128602809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128602817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128602817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128602896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128602896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128603024 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128603024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128603024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128603123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128603123 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 327 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 359 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 391 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 423 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 455 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 487 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 519 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 551 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 583 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_t871:auto_generated\|a_dpfifo_g071:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_5hn1.tdf" 615 2 0 } } { "db/a_dpfifo_g071.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_g071.tdf" 46 2 0 } } { "db/scfifo_t871.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_t871.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/write_master.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/write_master.v" 588 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 135 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_t871:auto_generated|a_dpfifo_g071:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[37\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[38\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[39\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[40\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[41\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[42\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[43\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[44\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[45\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[64\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[66\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[67\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[68\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[72\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[73\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[74\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[75\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[76\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[77\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[78\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[79\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[80\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[81\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[107\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[110\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_rcd1:auto_generated\|a_dpfifo_d471:dpfifo\|altsyncram_sms1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_sms1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_sms1.tdf" 39 2 0 } } { "db/a_dpfifo_d471.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/a_dpfifo_d471.tdf" 43 2 0 } } { "db/scfifo_rcd1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/scfifo_rcd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } } { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } } { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 735 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 487 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_rcd1:auto_generated|a_dpfifo_d471:dpfifo|altsyncram_sms1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1531128608685 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 908 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128608685 "|ghrd|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1531128608685 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1531128608685 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1531128610558 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1531128610558 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531128636588 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531128636588 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531128636588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128636690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636690 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128636690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60n1 " "Found entity 1: altsyncram_60n1" {  } { { "db/altsyncram_60n1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_60n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128636762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128636762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128636819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531128636819 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531128636819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531128636882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128636882 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1531128641126 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1531128641126 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FRAME_BUFFER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1531128641414 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1531128641414 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1531128641414 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1531128641414 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1531128641414 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1531128641414 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1531128641415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "52 " "52 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1531128641469 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1531128658737 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_79j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_79j1.tdf" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/db/altsyncram_79j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc_system/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc_system/synthesis/submodules/dispatcher.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "soc_system/synthesis/submodules/soc_system_msgdma_0.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_msgdma_0.v" 86 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/soc_system.v" 870 0 0 } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 3 1531128658737 "|ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_79j1:auto_generated|ram_block1a50"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 3 1531128658737 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 3 1531128658737 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth " "Register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\" and latch \"soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/F_VCM.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/F_VCM.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1531128659073 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1531128659073 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128660551 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531128660551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531128660554 "|ghrd|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531128660554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128662056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2960 " "2960 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531128670338 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[4\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[5\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[6\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[7\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[8\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[9\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[0\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[1\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[2\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[3\]" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128670636 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1531128670636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128671703 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128672557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system.map.smsg " "Generated suppressed messages file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128676828 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 189 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1531128890930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 0 3 0 0 " "Adding 34 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531128891541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531128891541 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531128893567 ""}  } { { "altera_pll.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1531128893567 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128895362 "|ghrd|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128895362 "|ghrd|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128895362 "|ghrd|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531128895362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25625 " "Implemented 25625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24112 " "Implemented 24112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_RAMS" "697 " "Implemented 697 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1531128895437 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1531128895437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531128895437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 422 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 422 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5668 " "Peak virtual memory: 5668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531128895799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 17:34:55 2018 " "Processing ended: Mon Jul 09 17:34:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531128895799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:37 " "Elapsed time: 00:06:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531128895799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:13 " "Total CPU time (on all processors): 00:08:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531128895799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531128895799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531128902765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531128902770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 17:34:58 2018 " "Processing started: Mon Jul 09 17:34:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531128902770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1531128902770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off soc_system -c soc_system --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off soc_system -c soc_system --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1531128902770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1531128903182 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128911189 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "soc_system_hps_0_hps_io_border:border " "Using synthesis netlist for partition \"soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128912412 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "pzdyqx:nabboc " "Using synthesis netlist for partition \"pzdyqx:nabboc\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128913035 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128913557 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128914106 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 189 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1531128914710 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "5 " "Resolved and merged 5 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1531128914727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "34 0 3 0 0 " "Adding 34 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531128915324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128915324 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1531128916692 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531128916940 ""}  } { { "altera_pll.v" "" { Text "d:/q18/18/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1531128916940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128917421 "|ghrd|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128917421 "|ghrd|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531128917421 "|ghrd|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1531128917421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25625 " "Implemented 25625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24112 " "Implemented 24112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_RAMS" "697 " "Implemented 697 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1531128917493 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1531128917493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1531128917493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 7 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531128918853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 17:35:18 2018 " "Processing ended: Mon Jul 09 17:35:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531128918853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531128918853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531128918853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1531128918853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531128924558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531128924564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 17:35:20 2018 " "Processing started: Mon Jul 09 17:35:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531128924564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531128924564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531128924564 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531128925316 ""}
{ "Info" "0" "" "Project  = soc_system" {  } {  } 0 0 "Project  = soc_system" 0 0 "Fitter" 0 0 1531128925316 ""}
{ "Info" "0" "" "Revision = soc_system" {  } {  } 0 0 "Revision = soc_system" 0 0 "Fitter" 0 0 1531128925337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1531128926081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531128926082 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531128926403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531128926490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531128926490 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1531128926700 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531128927766 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531128928019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531128937320 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531128938417 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 163 " "No exact pin location assignment(s) for 80 pins of 163 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1531128939436 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1531128939512 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1531128939512 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1531128952291 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1531128954282 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1531128954282 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 58 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 58 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531128955014 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 8664 global CLKCTRL_G1 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 8664 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531128955014 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 1 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531128955014 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1531128955014 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 6106 global CLKCTRL_G0 " "FPGA_CLK1_50~inputCLKENA0 with 6106 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531128955014 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 3417 global CLKCTRL_G2 " "soc_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 3417 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1531128955014 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531128955014 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_CLK~inputCLKENA0 415 global CLKCTRL_G6 " "MIPI_PIXEL_CLK~inputCLKENA0 with 415 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1531128955014 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531128955014 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1531128955014 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_AF7 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AF7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1531128955015 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1531128955015 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1531128955015 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531128955017 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1531128963738 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vcq1 " "Entity dcfifo_vcq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531128963784 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1531128963784 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128964210 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128964266 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128964272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1531128964306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965402 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965406 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965406 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128965409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965409 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965410 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965410 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965411 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965411 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965411 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965412 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965412 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965412 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965413 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965413 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965414 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965414 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965414 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965415 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965415 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965415 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965416 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965416 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965416 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965416 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965417 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965417 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965418 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965418 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965418 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965419 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965419 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965419 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965419 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965420 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965420 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965420 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965421 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965421 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965421 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965422 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965422 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965422 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965422 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965423 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965423 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965423 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965424 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965424 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965425 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965425 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965425 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965426 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965426 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965426 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965427 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965427 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965427 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965427 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965427 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965427 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965428 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965428 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965428 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965429 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965429 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965429 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965430 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965430 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965430 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965431 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965431 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965431 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965431 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965432 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965432 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965432 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128965432 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128965434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531128965448 ""}  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531128965448 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128965461 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531128965483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531128965674 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] FPGA_CLK1_50 " "Register altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965813 "|ghrd|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a18~porta_memory_reg MIPI_PIXEL_CLK " "Register soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a18~porta_memory_reg is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965813 "|ghrd|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~7 soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~7 is being clocked by soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965814 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|mI2C_CTRL_CLK " "Node: soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|mI2C_CTRL_CLK " "Register soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965814 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|i2c_clk_cnt\[1\] " "Node: soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|i2c_clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_GO soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|i2c_clk_cnt\[1\] " "Register soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_GO is being clocked by soc_system:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|i2c_clk_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965814 "|ghrd|soc_system:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0|i2c_clk_cnt[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965814 "|ghrd|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965814 "|ghrd|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531128965814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531128965814 "|ghrd|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531128965825 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1531128965825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1531128966497 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1531128966498 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531128966571 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1531128966571 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1531128966592 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1531128966592 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1531128966596 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531128966608 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531128966608 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531128967927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531128967933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531128967954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531128968004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531128968130 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531128968221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531128968223 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531128968269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531128972012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "178 Block RAM " "Packed 178 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1531128972061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "135 DSP block " "Packed 135 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1531128972061 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1531128972061 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531128972061 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[0\] " "Node \"ABC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[1\] " "Node \"ABC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[2\] " "Node \"ABC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[3\] " "Node \"ABC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[4\] " "Node \"ABC\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[5\] " "Node \"ABC\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[6\] " "Node \"ABC\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ABC\[7\] " "Node \"ABC\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ABC\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1531128974008 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1531128974008 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:38 " "Fitter preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531128974009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531128978799 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1531128984521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:58 " "Fitter placement preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531129037257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531129061020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531129093617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531129093617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531129105790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 4.2% " "4e+03 ns of routing delay (approximately 4.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1531129129869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531129135726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531129135726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1531129163464 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531129163464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531129163490 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.71 " "Total time spent on timing analysis during the Fitter is 27.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531129191239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531129191871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531129205625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531129205647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531129218801 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:15 " "Fitter post-fit operations ending: elapsed time is 00:01:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531129266740 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1531129268827 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1531129269118 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1531129269118 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/q18/18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q18/18/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/q18/18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q18/18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "ghrd.v" "" { Text "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/ghrd.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/" { { 0 { 0 ""} 0 1413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1531129269119 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1531129269119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system.fit.smsg " "Generated suppressed messages file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531129272013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 175 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7532 " "Peak virtual memory: 7532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531129283182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 17:41:23 2018 " "Processing ended: Mon Jul 09 17:41:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531129283182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:03 " "Elapsed time: 00:06:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531129283182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:58 " "Total CPU time (on all processors): 00:13:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531129283182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531129283182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531129293569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531129293577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 17:41:33 2018 " "Processing started: Mon Jul 09 17:41:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531129293577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531129293577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531129293577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1531129302539 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531129320032 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1531129320167 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1531129321583 ""}
{ "Error" "EPGMIO_TIME_LIMITED_SOF" "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system_time_limited.sof " "File D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "File %1!s! contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." 0 0 "Assembler" 0 -1 1531129322100 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system_time_limited.sof 6AF7 00EE " "SRAM Object File D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x00EE" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1531129322100 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1531129322711 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Assembler 1  2 s Quartus Prime " "Quartus Prime Assembler was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531129323135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 09 17:42:03 2018 " "Processing ended: Mon Jul 09 17:42:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531129323135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531129323135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531129323135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531129323135 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 606 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 606 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531129324297 ""}
