{
  "design": {
    "design_info": {
      "boundary_crc": "0xFB3E65771DC5E30D",
      "design_src": "Vitis",
      "device": "xcu250-figd2104-2L-e",
      "name": "pfm_dynamic",
      "pfm_name": "xilinx.com:xd:xilinx_u250_xdma_201830_1:201830.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "interrupt_concat": {
        "xlconcat_interrupt": "",
        "xlconcat_interrupt_0": "",
        "xlconcat_interrupt_1": "",
        "xlconcat_interrupt_2": "",
        "xlconcat_interrupt_3": "",
        "xlconstant_gnd": ""
      },
      "logic_reset_op": "",
      "slr0": {
        "freq_counter_0": "",
        "reset_controllers": {
          "psreset_gate_pr_control": "",
          "psreset_gate_pr_data": "",
          "psreset_gate_pr_kernel": "",
          "psreset_gate_pr_kernel2": ""
        },
        "axi_user_interconnect": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          }
        },
        "interconnect_axilite_user": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": "",
            "auto_cc": ""
          },
          "m02_couplers": {
            "m02_regslice": "",
            "auto_cc": ""
          },
          "m03_couplers": {
            "m03_regslice": "",
            "auto_cc": ""
          },
          "m04_couplers": {
            "m04_regslice": "",
            "auto_cc": ""
          }
        },
        "axi_cdc_data": "",
        "axi_gpio_null": "",
        "axi_user_slrcrossing_mi": "",
        "axi_vip_control_mgntpf": "",
        "axi_vip_ctrl_userpf": "",
        "axi_vip_data": "",
        "regslice_control_mgntpf": "",
        "regslice_data": ""
      },
      "slr1": {
        "reset_controllers": {
          "psreset_gate_pr_control": "",
          "psreset_gate_pr_data": "",
          "psreset_gate_pr_kernel": "",
          "psreset_gate_pr_kernel2": ""
        },
        "axi_user_interconnect": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          }
        },
        "interconnect_axilite_user": {
          "s00_couplers": {
            "s00_regslice": ""
          }
        },
        "axi_cdc_data": "",
        "axi_gpio_null": "",
        "axi_user_slrcrossing_mi": "",
        "axi_user_slrcrossing_si": "",
        "axi_vip_data": "",
        "regslice_data": ""
      },
      "slr2": {
        "reset_controllers": {
          "psreset_gate_pr_control": "",
          "psreset_gate_pr_data": "",
          "psreset_gate_pr_kernel": "",
          "psreset_gate_pr_kernel2": ""
        },
        "axi_user_interconnect": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          }
        },
        "interconnect_axilite_user": {
          "s00_couplers": {
            "s00_regslice": ""
          }
        },
        "axi_cdc_data": "",
        "axi_gpio_null": "",
        "axi_user_slrcrossing_mi": "",
        "axi_user_slrcrossing_si": "",
        "axi_vip_data": "",
        "regslice_data": ""
      },
      "slr3": {
        "reset_controllers": {
          "psreset_gate_pr_control": "",
          "psreset_gate_pr_data": "",
          "psreset_gate_pr_kernel": "",
          "psreset_gate_pr_kernel2": ""
        },
        "interconnect_axilite_user": {
          "s00_couplers": {
            "s00_regslice": ""
          }
        },
        "axi_cdc_data": "",
        "axi_gpio_null": "",
        "axi_user_slrcrossing_si": "",
        "axi_vip_data": "",
        "regslice_data": ""
      },
      "debug_bridge_xsdbm": "",
      "regslice_periph_null": "",
      "memory_subsystem": "",
      "gau_1": "",
      "hyst_1": "",
      "nms_1": "",
      "sobel_1": ""
    },
    "interface_ports": {
      "c0_sys": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "c0_sys_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "c0_sys_clk_n",
            "direction": "I"
          }
        }
      },
      "c2_sys": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "c2_sys_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "c2_sys_clk_n",
            "direction": "I"
          }
        }
      },
      "c3_sys": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "c3_sys_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "c3_sys_clk_n",
            "direction": "I"
          }
        }
      },
      "ddrmem_0_C0_DDR4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddrmem_0_C0_DDR4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddrmem_0_C0_DDR4_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddrmem_0_C0_DDR4_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "ADR": {
            "physical_name": "ddrmem_0_C0_DDR4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddrmem_0_C0_DDR4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddrmem_0_C0_DDR4_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "ddrmem_0_C0_DDR4_act_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddrmem_0_C0_DDR4_reset_n",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddrmem_0_C0_DDR4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "ddrmem_0_C0_DDR4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddrmem_0_C0_DDR4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddrmem_0_C0_DDR4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddrmem_0_C0_DDR4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "PAR": {
            "physical_name": "ddrmem_0_C0_DDR4_par",
            "direction": "O"
          }
        }
      },
      "ddrmem_1_C0_DDR4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddrmem_1_C0_DDR4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddrmem_1_C0_DDR4_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddrmem_1_C0_DDR4_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "ADR": {
            "physical_name": "ddrmem_1_C0_DDR4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddrmem_1_C0_DDR4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddrmem_1_C0_DDR4_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "ddrmem_1_C0_DDR4_act_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddrmem_1_C0_DDR4_reset_n",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddrmem_1_C0_DDR4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "ddrmem_1_C0_DDR4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddrmem_1_C0_DDR4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddrmem_1_C0_DDR4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddrmem_1_C0_DDR4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "PAR": {
            "physical_name": "ddrmem_1_C0_DDR4_par",
            "direction": "O"
          }
        }
      },
      "ddrmem_2_C0_DDR4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddrmem_2_C0_DDR4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddrmem_2_C0_DDR4_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddrmem_2_C0_DDR4_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "ADR": {
            "physical_name": "ddrmem_2_C0_DDR4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddrmem_2_C0_DDR4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddrmem_2_C0_DDR4_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "ddrmem_2_C0_DDR4_act_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddrmem_2_C0_DDR4_reset_n",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddrmem_2_C0_DDR4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "ddrmem_2_C0_DDR4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddrmem_2_C0_DDR4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddrmem_2_C0_DDR4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddrmem_2_C0_DDR4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "PAR": {
            "physical_name": "ddrmem_2_C0_DDR4_par",
            "direction": "O"
          }
        }
      },
      "ddrmem_3_C0_DDR4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddrmem_3_C0_DDR4_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddrmem_3_C0_DDR4_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddrmem_3_C0_DDR4_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "ADR": {
            "physical_name": "ddrmem_3_C0_DDR4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddrmem_3_C0_DDR4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddrmem_3_C0_DDR4_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "ddrmem_3_C0_DDR4_act_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddrmem_3_C0_DDR4_reset_n",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddrmem_3_C0_DDR4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "ddrmem_3_C0_DDR4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddrmem_3_C0_DDR4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddrmem_3_C0_DDR4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddrmem_3_C0_DDR4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "PAR": {
            "physical_name": "ddrmem_3_C0_DDR4_par",
            "direction": "O"
          }
        }
      },
      "regslice_control_M_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_control_M_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "50925925"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "25"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_control_M_AXI_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_control_M_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_control_M_AXI_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "regslice_control_M_AXI_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_control_M_AXI_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_control_M_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_control_M_AXI_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "regslice_control_M_AXI_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "regslice_control_M_AXI_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_control_M_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_control_M_AXI_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_control_M_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "regslice_control_M_AXI_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_control_M_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_control_M_AXI_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_control_M_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "regslice_control_M_AXI_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_control_M_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_control_M_AXI_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_control_periph_M_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_control_periph_M_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "50925925"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "regslice_control_periph_M_AXI_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_control_periph_M_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_control_periph_M_AXI_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "regslice_control_periph_M_AXI_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_control_periph_M_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "regslice_control_periph_M_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_control_periph_M_AXI_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_control_periph_M_AXI_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "regslice_control_periph_M_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_control_periph_M_AXI_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "regslice_control_periph_M_AXI_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "regslice_control_periph_M_AXI_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_control_periph_M_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_control_periph_M_AXI_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "regslice_control_periph_M_AXI_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_control_periph_M_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "regslice_control_periph_M_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_control_periph_M_AXI_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_control_periph_M_AXI_rready",
            "direction": "I"
          }
        }
      },
      "regslice_control_userpf_M_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_control_userpf_M_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "50925925"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "25"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_control_userpf_M_AXI_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_control_userpf_M_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_control_userpf_M_AXI_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_control_userpf_M_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_control_userpf_M_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_control_userpf_M_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_control_userpf_M_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_control_userpf_M_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_control_userpf_M_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_data_M_AXI_slr0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_data_M_AXI_slr0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "3"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_axi_aclk"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_data_M_AXI_slr0_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "regslice_data_M_AXI_slr0_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "regslice_data_M_AXI_slr0_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "regslice_data_M_AXI_slr0_arid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "regslice_data_M_AXI_slr0_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "regslice_data_M_AXI_slr0_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_data_M_AXI_slr0_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "regslice_data_M_AXI_slr0_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_data_M_AXI_slr0_arready",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "regslice_data_M_AXI_slr0_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_data_M_AXI_slr0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_data_M_AXI_slr0_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "regslice_data_M_AXI_slr0_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "regslice_data_M_AXI_slr0_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "regslice_data_M_AXI_slr0_awid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "regslice_data_M_AXI_slr0_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "regslice_data_M_AXI_slr0_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_data_M_AXI_slr0_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "regslice_data_M_AXI_slr0_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_data_M_AXI_slr0_awready",
            "direction": "O"
          },
          "AWREGION": {
            "physical_name": "regslice_data_M_AXI_slr0_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_data_M_AXI_slr0_awvalid",
            "direction": "I"
          },
          "BID": {
            "physical_name": "regslice_data_M_AXI_slr0_bid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "regslice_data_M_AXI_slr0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_data_M_AXI_slr0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_data_M_AXI_slr0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_data_M_AXI_slr0_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "regslice_data_M_AXI_slr0_rid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "regslice_data_M_AXI_slr0_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_data_M_AXI_slr0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_data_M_AXI_slr0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_data_M_AXI_slr0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_data_M_AXI_slr0_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "regslice_data_M_AXI_slr0_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_data_M_AXI_slr0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_data_M_AXI_slr0_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_data_M_AXI_slr0_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_data_M_AXI_slr1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_data_M_AXI_slr1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "3"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_axi_aclk"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_data_M_AXI_slr1_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "regslice_data_M_AXI_slr1_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "regslice_data_M_AXI_slr1_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "regslice_data_M_AXI_slr1_arid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "regslice_data_M_AXI_slr1_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "regslice_data_M_AXI_slr1_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_data_M_AXI_slr1_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "regslice_data_M_AXI_slr1_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_data_M_AXI_slr1_arready",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "regslice_data_M_AXI_slr1_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_data_M_AXI_slr1_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_data_M_AXI_slr1_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "regslice_data_M_AXI_slr1_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "regslice_data_M_AXI_slr1_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "regslice_data_M_AXI_slr1_awid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "regslice_data_M_AXI_slr1_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "regslice_data_M_AXI_slr1_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_data_M_AXI_slr1_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "regslice_data_M_AXI_slr1_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_data_M_AXI_slr1_awready",
            "direction": "O"
          },
          "AWREGION": {
            "physical_name": "regslice_data_M_AXI_slr1_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_data_M_AXI_slr1_awvalid",
            "direction": "I"
          },
          "BID": {
            "physical_name": "regslice_data_M_AXI_slr1_bid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "regslice_data_M_AXI_slr1_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_data_M_AXI_slr1_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_data_M_AXI_slr1_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_data_M_AXI_slr1_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "regslice_data_M_AXI_slr1_rid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "regslice_data_M_AXI_slr1_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_data_M_AXI_slr1_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_data_M_AXI_slr1_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_data_M_AXI_slr1_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_data_M_AXI_slr1_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "regslice_data_M_AXI_slr1_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_data_M_AXI_slr1_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_data_M_AXI_slr1_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_data_M_AXI_slr1_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_data_M_AXI_slr2": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_data_M_AXI_slr2",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "3"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_axi_aclk"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_data_M_AXI_slr2_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "regslice_data_M_AXI_slr2_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "regslice_data_M_AXI_slr2_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "regslice_data_M_AXI_slr2_arid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "regslice_data_M_AXI_slr2_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "regslice_data_M_AXI_slr2_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_data_M_AXI_slr2_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "regslice_data_M_AXI_slr2_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_data_M_AXI_slr2_arready",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "regslice_data_M_AXI_slr2_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_data_M_AXI_slr2_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_data_M_AXI_slr2_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "regslice_data_M_AXI_slr2_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "regslice_data_M_AXI_slr2_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "regslice_data_M_AXI_slr2_awid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "regslice_data_M_AXI_slr2_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "regslice_data_M_AXI_slr2_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_data_M_AXI_slr2_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "regslice_data_M_AXI_slr2_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_data_M_AXI_slr2_awready",
            "direction": "O"
          },
          "AWREGION": {
            "physical_name": "regslice_data_M_AXI_slr2_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_data_M_AXI_slr2_awvalid",
            "direction": "I"
          },
          "BID": {
            "physical_name": "regslice_data_M_AXI_slr2_bid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "regslice_data_M_AXI_slr2_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_data_M_AXI_slr2_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_data_M_AXI_slr2_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_data_M_AXI_slr2_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "regslice_data_M_AXI_slr2_rid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "regslice_data_M_AXI_slr2_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_data_M_AXI_slr2_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_data_M_AXI_slr2_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_data_M_AXI_slr2_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_data_M_AXI_slr2_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "regslice_data_M_AXI_slr2_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_data_M_AXI_slr2_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_data_M_AXI_slr2_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_data_M_AXI_slr2_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_data_M_AXI_slr3": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_data_M_AXI_slr3",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "3"
          },
          "ADDR_WIDTH": {
            "value": "39"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_axi_aclk"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_data_M_AXI_slr3_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "regslice_data_M_AXI_slr3_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "regslice_data_M_AXI_slr3_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "regslice_data_M_AXI_slr3_arid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "regslice_data_M_AXI_slr3_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "regslice_data_M_AXI_slr3_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_data_M_AXI_slr3_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "regslice_data_M_AXI_slr3_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_data_M_AXI_slr3_arready",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "regslice_data_M_AXI_slr3_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_data_M_AXI_slr3_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_data_M_AXI_slr3_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "regslice_data_M_AXI_slr3_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "regslice_data_M_AXI_slr3_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "regslice_data_M_AXI_slr3_awid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "regslice_data_M_AXI_slr3_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "regslice_data_M_AXI_slr3_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_data_M_AXI_slr3_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "regslice_data_M_AXI_slr3_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_data_M_AXI_slr3_awready",
            "direction": "O"
          },
          "AWREGION": {
            "physical_name": "regslice_data_M_AXI_slr3_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_data_M_AXI_slr3_awvalid",
            "direction": "I"
          },
          "BID": {
            "physical_name": "regslice_data_M_AXI_slr3_bid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "regslice_data_M_AXI_slr3_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_data_M_AXI_slr3_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_data_M_AXI_slr3_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_data_M_AXI_slr3_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "regslice_data_M_AXI_slr3_rid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "regslice_data_M_AXI_slr3_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_data_M_AXI_slr3_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_data_M_AXI_slr3_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_data_M_AXI_slr3_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_data_M_AXI_slr3_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "regslice_data_M_AXI_slr3_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_data_M_AXI_slr3_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_data_M_AXI_slr3_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_data_M_AXI_slr3_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_data_periph_M_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_data_periph_M_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "3"
          },
          "ADDR_WIDTH": {
            "value": "40"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_axi_aclk",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "regslice_data_periph_M_AXI_awid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "regslice_data_periph_M_AXI_awaddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "regslice_data_periph_M_AXI_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "regslice_data_periph_M_AXI_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "regslice_data_periph_M_AXI_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "regslice_data_periph_M_AXI_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "regslice_data_periph_M_AXI_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_data_periph_M_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "regslice_data_periph_M_AXI_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "regslice_data_periph_M_AXI_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_data_periph_M_AXI_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "regslice_data_periph_M_AXI_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_data_periph_M_AXI_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "regslice_data_periph_M_AXI_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "regslice_data_periph_M_AXI_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "regslice_data_periph_M_AXI_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_data_periph_M_AXI_wready",
            "direction": "O"
          },
          "BID": {
            "physical_name": "regslice_data_periph_M_AXI_bid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "regslice_data_periph_M_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_data_periph_M_AXI_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "regslice_data_periph_M_AXI_bready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "regslice_data_periph_M_AXI_arid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "regslice_data_periph_M_AXI_araddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "regslice_data_periph_M_AXI_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "regslice_data_periph_M_AXI_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "regslice_data_periph_M_AXI_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "regslice_data_periph_M_AXI_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "regslice_data_periph_M_AXI_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_data_periph_M_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "regslice_data_periph_M_AXI_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "regslice_data_periph_M_AXI_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_data_periph_M_AXI_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "regslice_data_periph_M_AXI_arready",
            "direction": "O"
          },
          "RID": {
            "physical_name": "regslice_data_periph_M_AXI_rid",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "regslice_data_periph_M_AXI_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "regslice_data_periph_M_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "regslice_data_periph_M_AXI_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "regslice_data_periph_M_AXI_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_data_periph_M_AXI_rready",
            "direction": "I"
          }
        }
      },
      "user_debug_hub": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
      }
    },
    "ports": {
      "ddrmem_0_C0_DDR4_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_act_n": {
        "direction": "O"
      },
      "ddrmem_0_C0_DDR4_reset_n": {
        "direction": "O"
      },
      "ddrmem_0_C0_DDR4_ck_t": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_ck_c": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_cke": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_odt": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_0_C0_DDR4_par": {
        "direction": "O"
      },
      "ddrmem_1_C0_DDR4_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_act_n": {
        "direction": "O"
      },
      "ddrmem_1_C0_DDR4_reset_n": {
        "direction": "O"
      },
      "ddrmem_1_C0_DDR4_ck_t": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_ck_c": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_cke": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_odt": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_1_C0_DDR4_par": {
        "direction": "O"
      },
      "ddrmem_2_C0_DDR4_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_act_n": {
        "direction": "O"
      },
      "ddrmem_2_C0_DDR4_reset_n": {
        "direction": "O"
      },
      "ddrmem_2_C0_DDR4_ck_t": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_ck_c": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_cke": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_odt": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_2_C0_DDR4_par": {
        "direction": "O"
      },
      "ddrmem_3_C0_DDR4_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_act_n": {
        "direction": "O"
      },
      "ddrmem_3_C0_DDR4_reset_n": {
        "direction": "O"
      },
      "ddrmem_3_C0_DDR4_ck_t": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_ck_c": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_cke": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_odt": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddrmem_3_C0_DDR4_par": {
        "direction": "O"
      },
      "c0_sys_clk_p": {
        "direction": "I"
      },
      "c0_sys_clk_n": {
        "direction": "I"
      },
      "c2_sys_clk_p": {
        "direction": "I"
      },
      "c2_sys_clk_n": {
        "direction": "I"
      },
      "c3_sys_clk_p": {
        "direction": "I"
      },
      "c3_sys_clk_n": {
        "direction": "I"
      },
      "regslice_control_M_AXI_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "regslice_control_M_AXI_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_M_AXI_arready": {
        "direction": "O"
      },
      "regslice_control_M_AXI_arvalid": {
        "direction": "I"
      },
      "regslice_control_M_AXI_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "regslice_control_M_AXI_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_M_AXI_awready": {
        "direction": "O"
      },
      "regslice_control_M_AXI_awvalid": {
        "direction": "I"
      },
      "regslice_control_M_AXI_bready": {
        "direction": "I"
      },
      "regslice_control_M_AXI_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_M_AXI_bvalid": {
        "direction": "O"
      },
      "regslice_control_M_AXI_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "regslice_control_M_AXI_rready": {
        "direction": "I"
      },
      "regslice_control_M_AXI_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_M_AXI_rvalid": {
        "direction": "O"
      },
      "regslice_control_M_AXI_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_M_AXI_wready": {
        "direction": "O"
      },
      "regslice_control_M_AXI_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_control_M_AXI_wvalid": {
        "direction": "I"
      },
      "regslice_control_periph_M_AXI_awaddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_awvalid": {
        "direction": "I"
      },
      "regslice_control_periph_M_AXI_awready": {
        "direction": "O"
      },
      "regslice_control_periph_M_AXI_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_wvalid": {
        "direction": "I"
      },
      "regslice_control_periph_M_AXI_wready": {
        "direction": "O"
      },
      "regslice_control_periph_M_AXI_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_bvalid": {
        "direction": "O"
      },
      "regslice_control_periph_M_AXI_bready": {
        "direction": "I"
      },
      "regslice_control_periph_M_AXI_araddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_arvalid": {
        "direction": "I"
      },
      "regslice_control_periph_M_AXI_arready": {
        "direction": "O"
      },
      "regslice_control_periph_M_AXI_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_periph_M_AXI_rvalid": {
        "direction": "O"
      },
      "regslice_control_periph_M_AXI_rready": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_arready": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_arvalid": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_awready": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_awvalid": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_bready": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_bvalid": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_rready": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_rvalid": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_wready": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_wvalid": {
        "direction": "I"
      },
      "regslice_data_periph_M_AXI_awid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awaddr": {
        "direction": "I",
        "left": "39",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awsize": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_awvalid": {
        "direction": "I"
      },
      "regslice_data_periph_M_AXI_awready": {
        "direction": "O"
      },
      "regslice_data_periph_M_AXI_wdata": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_wstrb": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_wlast": {
        "direction": "I"
      },
      "regslice_data_periph_M_AXI_wvalid": {
        "direction": "I"
      },
      "regslice_data_periph_M_AXI_wready": {
        "direction": "O"
      },
      "regslice_data_periph_M_AXI_bid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_bvalid": {
        "direction": "O"
      },
      "regslice_data_periph_M_AXI_bready": {
        "direction": "I"
      },
      "regslice_data_periph_M_AXI_arid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_araddr": {
        "direction": "I",
        "left": "39",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arsize": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_arvalid": {
        "direction": "I"
      },
      "regslice_data_periph_M_AXI_arready": {
        "direction": "O"
      },
      "regslice_data_periph_M_AXI_rid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_rdata": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_periph_M_AXI_rlast": {
        "direction": "O"
      },
      "regslice_data_periph_M_AXI_rvalid": {
        "direction": "O"
      },
      "regslice_data_periph_M_AXI_rready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr0_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr0_arregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_arvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr0_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr0_awregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_awvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr0_bid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_bready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr0_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_bvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr0_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_rid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_rlast": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr0_rready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr0_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_rvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr0_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_wlast": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr0_wready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr0_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "regslice_data_M_AXI_slr0_wvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr1_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr1_arregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_arvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr1_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr1_awregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_awvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr1_bid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_bready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr1_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_bvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr1_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_rid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_rlast": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr1_rready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr1_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_rvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr1_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_wlast": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr1_wready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr1_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "regslice_data_M_AXI_slr1_wvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr2_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr2_arregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_arvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr2_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr2_awregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_awvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr2_bid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_bready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr2_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_bvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr2_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_rid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_rlast": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr2_rready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr2_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_rvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr2_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_wlast": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr2_wready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr2_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "regslice_data_M_AXI_slr2_wvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr3_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr3_arregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_arvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr3_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awid": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr3_awregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_awvalid": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr3_bid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_bready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr3_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_bvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr3_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_rid": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_rlast": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr3_rready": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr3_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_rvalid": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr3_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_wlast": {
        "direction": "I"
      },
      "regslice_data_M_AXI_slr3_wready": {
        "direction": "O"
      },
      "regslice_data_M_AXI_slr3_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "regslice_data_M_AXI_slr3_wvalid": {
        "direction": "I"
      },
      "c1_sys": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_c1_sys",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clkwiz_kernel2_clk_out1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "500000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel2_clk_out1 {id \"1\"  is_default \"false\"  proc_sys_reset \"slr0/reset_controllers/psreset_gate_pr_kernel2\"}  clkwiz_kernel2_clk_out1 {id \"1\"  is_default \"false\"  proc_sys_reset \"slr1/reset_controllers/psreset_gate_pr_kernel2\"}  clkwiz_kernel2_clk_out1 {id \"1\"  is_default \"false\"  proc_sys_reset \"slr2/reset_controllers/psreset_gate_pr_kernel2\"}  clkwiz_kernel2_clk_out1 {id \"1\"  is_default \"false\"  proc_sys_reset \"slr3/reset_controllers/psreset_gate_pr_kernel2\"}  "
        }
      },
      "clkwiz_kernel2_locked_slr0": {
        "direction": "I"
      },
      "clkwiz_kernel2_locked_slr1": {
        "direction": "I"
      },
      "clkwiz_kernel2_locked_slr2": {
        "direction": "I"
      },
      "clkwiz_kernel2_locked_slr3": {
        "direction": "I"
      },
      "clkwiz_kernel_clk_out1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel_clk_out1 {id \"0\"  is_default \"true\"  proc_sys_reset \"slr0/reset_controllers/psreset_gate_pr_kernel\"}  clkwiz_kernel_clk_out1 {id \"0\"  is_default \"true\"  proc_sys_reset \"slr1/reset_controllers/psreset_gate_pr_kernel\"}  clkwiz_kernel_clk_out1 {id \"0\"  is_default \"true\"  proc_sys_reset \"slr2/reset_controllers/psreset_gate_pr_kernel\"}  clkwiz_kernel_clk_out1 {id \"0\"  is_default \"true\"  proc_sys_reset \"slr3/reset_controllers/psreset_gate_pr_kernel\"}  "
        }
      },
      "clkwiz_kernel_locked_slr0": {
        "direction": "I"
      },
      "clkwiz_kernel_locked_slr1": {
        "direction": "I"
      },
      "clkwiz_kernel_locked_slr2": {
        "direction": "I"
      },
      "clkwiz_kernel_locked_slr3": {
        "direction": "I"
      },
      "clkwiz_sysclks_clk_out2": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "regslice_control_M_AXI:regslice_control_periph_M_AXI:regslice_control_userpf_M_AXI"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50925925"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clkwiz_sysclks_locked_slr0": {
        "direction": "I"
      },
      "clkwiz_sysclks_locked_slr1": {
        "direction": "I"
      },
      "clkwiz_sysclks_locked_slr2": {
        "direction": "I"
      },
      "clkwiz_sysclks_locked_slr3": {
        "direction": "I"
      },
      "dma_pcie_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "regslice_data_M_AXI_slr0:regslice_data_M_AXI_slr1:regslice_data_M_AXI_slr2:regslice_data_M_AXI_slr3:regslice_data_periph_M_AXI"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_axi_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "iob_static_perst_n_out": {
        "direction": "I"
      },
      "logic_ddrcalib_op_Res": {
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "pcie_user_lnk_up_slr0": {
        "direction": "I"
      },
      "pcie_user_lnk_up_slr1": {
        "direction": "I"
      },
      "pcie_user_lnk_up_slr2": {
        "direction": "I"
      },
      "pcie_user_lnk_up_slr3": {
        "direction": "I"
      },
      "slice_reset_kernel_pr_Dout_slr0": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "slice_reset_kernel_pr_Dout_slr1": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "slice_reset_kernel_pr_Dout_slr2": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "slice_reset_kernel_pr_Dout_slr3": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "xlconcat_interrupt_dout": {
        "direction": "O",
        "left": "127",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "intr",
            "value_src": "ip_prop"
          },
          "PortWidth": {
            "value": "128",
            "value_src": "ip_prop"
          },
          "SENSITIVITY": {
            "value": "NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "interrupt_concat": {
        "ports": {
          "xlconcat_interrupt_dout": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_interrupt": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_dynamic_xlconcat_interrupt_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "128"
              }
            }
          },
          "xlconcat_interrupt_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_dynamic_xlconcat_interrupt_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              },
              "dout_width": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_dynamic_xlconcat_interrupt_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              },
              "dout_width": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_dynamic_xlconcat_interrupt_2_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              },
              "dout_width": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_3": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_dynamic_xlconcat_interrupt_3_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              },
              "dout_width": {
                "value": "32"
              }
            }
          },
          "xlconstant_gnd": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "pfm_dynamic_xlconstant_gnd_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "xlconcat_interrupt_0_dout": {
            "ports": [
              "xlconcat_interrupt_0/dout",
              "xlconcat_interrupt/In0"
            ]
          },
          "xlconcat_interrupt_1_dout": {
            "ports": [
              "xlconcat_interrupt_1/dout",
              "xlconcat_interrupt/In1"
            ]
          },
          "xlconcat_interrupt_2_dout": {
            "ports": [
              "xlconcat_interrupt_2/dout",
              "xlconcat_interrupt/In2"
            ]
          },
          "xlconcat_interrupt_3_dout": {
            "ports": [
              "xlconcat_interrupt_3/dout",
              "xlconcat_interrupt/In3"
            ]
          },
          "xlconcat_interrupt_dout": {
            "ports": [
              "xlconcat_interrupt/dout",
              "xlconcat_interrupt_dout"
            ]
          },
          "xlconstant_gnd_dout": {
            "ports": [
              "xlconstant_gnd/dout",
              "xlconcat_interrupt_0/In4",
              "xlconcat_interrupt_0/In5",
              "xlconcat_interrupt_0/In6",
              "xlconcat_interrupt_0/In7",
              "xlconcat_interrupt_0/In8",
              "xlconcat_interrupt_0/In9",
              "xlconcat_interrupt_0/In10",
              "xlconcat_interrupt_0/In11",
              "xlconcat_interrupt_0/In12",
              "xlconcat_interrupt_0/In13",
              "xlconcat_interrupt_0/In14",
              "xlconcat_interrupt_0/In15",
              "xlconcat_interrupt_0/In16",
              "xlconcat_interrupt_0/In17",
              "xlconcat_interrupt_0/In18",
              "xlconcat_interrupt_0/In19",
              "xlconcat_interrupt_0/In20",
              "xlconcat_interrupt_0/In21",
              "xlconcat_interrupt_0/In22",
              "xlconcat_interrupt_0/In23",
              "xlconcat_interrupt_0/In24",
              "xlconcat_interrupt_0/In25",
              "xlconcat_interrupt_0/In26",
              "xlconcat_interrupt_0/In27",
              "xlconcat_interrupt_0/In28",
              "xlconcat_interrupt_0/In29",
              "xlconcat_interrupt_0/In30",
              "xlconcat_interrupt_0/In31",
              "xlconcat_interrupt_1/In0",
              "xlconcat_interrupt_1/In1",
              "xlconcat_interrupt_1/In2",
              "xlconcat_interrupt_1/In3",
              "xlconcat_interrupt_1/In4",
              "xlconcat_interrupt_1/In5",
              "xlconcat_interrupt_1/In6",
              "xlconcat_interrupt_1/In7",
              "xlconcat_interrupt_1/In8",
              "xlconcat_interrupt_1/In9",
              "xlconcat_interrupt_1/In10",
              "xlconcat_interrupt_1/In11",
              "xlconcat_interrupt_1/In12",
              "xlconcat_interrupt_1/In13",
              "xlconcat_interrupt_1/In14",
              "xlconcat_interrupt_1/In15",
              "xlconcat_interrupt_1/In16",
              "xlconcat_interrupt_1/In17",
              "xlconcat_interrupt_1/In18",
              "xlconcat_interrupt_1/In19",
              "xlconcat_interrupt_1/In20",
              "xlconcat_interrupt_1/In21",
              "xlconcat_interrupt_1/In22",
              "xlconcat_interrupt_1/In23",
              "xlconcat_interrupt_1/In24",
              "xlconcat_interrupt_1/In25",
              "xlconcat_interrupt_1/In26",
              "xlconcat_interrupt_1/In27",
              "xlconcat_interrupt_1/In28",
              "xlconcat_interrupt_1/In29",
              "xlconcat_interrupt_1/In30",
              "xlconcat_interrupt_1/In31",
              "xlconcat_interrupt_2/In0",
              "xlconcat_interrupt_2/In1",
              "xlconcat_interrupt_2/In2",
              "xlconcat_interrupt_2/In3",
              "xlconcat_interrupt_2/In4",
              "xlconcat_interrupt_2/In5",
              "xlconcat_interrupt_2/In6",
              "xlconcat_interrupt_2/In7",
              "xlconcat_interrupt_2/In8",
              "xlconcat_interrupt_2/In9",
              "xlconcat_interrupt_2/In10",
              "xlconcat_interrupt_2/In11",
              "xlconcat_interrupt_2/In12",
              "xlconcat_interrupt_2/In13",
              "xlconcat_interrupt_2/In14",
              "xlconcat_interrupt_2/In15",
              "xlconcat_interrupt_2/In16",
              "xlconcat_interrupt_2/In17",
              "xlconcat_interrupt_2/In18",
              "xlconcat_interrupt_2/In19",
              "xlconcat_interrupt_2/In20",
              "xlconcat_interrupt_2/In21",
              "xlconcat_interrupt_2/In22",
              "xlconcat_interrupt_2/In23",
              "xlconcat_interrupt_2/In24",
              "xlconcat_interrupt_2/In25",
              "xlconcat_interrupt_2/In26",
              "xlconcat_interrupt_2/In27",
              "xlconcat_interrupt_2/In28",
              "xlconcat_interrupt_2/In29",
              "xlconcat_interrupt_2/In30",
              "xlconcat_interrupt_2/In31",
              "xlconcat_interrupt_3/In0",
              "xlconcat_interrupt_3/In1",
              "xlconcat_interrupt_3/In2",
              "xlconcat_interrupt_3/In3",
              "xlconcat_interrupt_3/In4",
              "xlconcat_interrupt_3/In5",
              "xlconcat_interrupt_3/In6",
              "xlconcat_interrupt_3/In7",
              "xlconcat_interrupt_3/In8",
              "xlconcat_interrupt_3/In9",
              "xlconcat_interrupt_3/In10",
              "xlconcat_interrupt_3/In11",
              "xlconcat_interrupt_3/In12",
              "xlconcat_interrupt_3/In13",
              "xlconcat_interrupt_3/In14",
              "xlconcat_interrupt_3/In15",
              "xlconcat_interrupt_3/In16",
              "xlconcat_interrupt_3/In17",
              "xlconcat_interrupt_3/In18",
              "xlconcat_interrupt_3/In19",
              "xlconcat_interrupt_3/In20",
              "xlconcat_interrupt_3/In21",
              "xlconcat_interrupt_3/In22",
              "xlconcat_interrupt_3/In23",
              "xlconcat_interrupt_3/In24",
              "xlconcat_interrupt_3/In25",
              "xlconcat_interrupt_3/In26",
              "xlconcat_interrupt_3/In27",
              "xlconcat_interrupt_3/In28",
              "xlconcat_interrupt_3/In29",
              "xlconcat_interrupt_3/In30",
              "xlconcat_interrupt_3/In31"
            ]
          },
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_interrupt_0/In0"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "xlconcat_interrupt_0/In1"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "xlconcat_interrupt_0/In2"
            ]
          },
          "In3_1": {
            "ports": [
              "In3",
              "xlconcat_interrupt_0/In3"
            ]
          }
        }
      },
      "logic_reset_op": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "pfm_dynamic_logic_reset_op_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "slr0": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_cdc_data_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_M_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_periph_M_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_userpf_M_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_M_AXI_slr0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel2_locked_slr0": {
            "direction": "I"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_locked_slr0": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_sysclks_locked_slr0": {
            "direction": "I"
          },
          "dma_pcie_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "pcie_user_lnk_up_slr0": {
            "direction": "I"
          },
          "psreset_gate_pr_data_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slice_reset_kernel_pr_Dout_slr0": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "freq_counter_0": {
            "vlnv": "xilinx.com:user:freq_counter:1.0",
            "xci_name": "pfm_dynamic_freq_counter_0_0",
            "parameters": {
              "REF_CLK_FREQ_HZ": {
                "value": "50925"
              }
            }
          },
          "reset_controllers": {
            "ports": {
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel2_locked_slr0": {
                "direction": "I"
              },
              "clkwiz_kernel_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel_locked_slr0": {
                "direction": "I"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_sysclks_locked_slr0": {
                "direction": "I"
              },
              "dma_pcie_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "pcie_user_lnk_up_slr0": {
                "direction": "I"
              },
              "psreset_gate_pr_control_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "slice_reset_kernel_pr_Dout_slr0": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "psreset_gate_pr_control": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_control_0",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR0"
                  }
                }
              },
              "psreset_gate_pr_data": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_data_0",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR0"
                  }
                }
              },
              "psreset_gate_pr_kernel": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel_0",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR0"
                  }
                }
              },
              "psreset_gate_pr_kernel2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel2_0",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR0"
                  }
                }
              }
            },
            "nets": {
              "clkwiz_kernel2_locked_slr0_1": {
                "ports": [
                  "clkwiz_kernel2_locked_slr0",
                  "psreset_gate_pr_kernel2/dcm_locked"
                ]
              },
              "clkwiz_kernel_clk_out1": {
                "ports": [
                  "clkwiz_kernel_clk_out1",
                  "psreset_gate_pr_kernel/slowest_sync_clk"
                ]
              },
              "clkwiz_kernel_locked_slr0_1": {
                "ports": [
                  "clkwiz_kernel_locked_slr0",
                  "psreset_gate_pr_kernel/dcm_locked"
                ]
              },
              "clkwiz_sysclks_locked_slr0_1": {
                "ports": [
                  "clkwiz_sysclks_locked_slr0",
                  "psreset_gate_pr_control/dcm_locked"
                ]
              },
              "dma_pcie_axi_aclk_1": {
                "ports": [
                  "dma_pcie_axi_aclk",
                  "psreset_gate_pr_data/slowest_sync_clk"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "slice_reset_kernel_pr_Dout_slr0",
                  "psreset_gate_pr_control/ext_reset_in",
                  "psreset_gate_pr_data/ext_reset_in",
                  "psreset_gate_pr_kernel/ext_reset_in",
                  "psreset_gate_pr_kernel2/ext_reset_in"
                ]
              },
              "pcie_user_lnk_up_slr0_1": {
                "ports": [
                  "pcie_user_lnk_up_slr0",
                  "psreset_gate_pr_data/dcm_locked"
                ]
              },
              "psreset_gate_pr_control_interconnect_aresetn1": {
                "ports": [
                  "psreset_gate_pr_control/interconnect_aresetn",
                  "psreset_gate_pr_control_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_data/interconnect_aresetn",
                  "psreset_gate_pr_data_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/interconnect_aresetn",
                  "psreset_gate_pr_kernel_interconnect_aresetn"
                ]
              },
              "slowest_sync_clk_1": {
                "ports": [
                  "clkwiz_sysclks_clk_out2",
                  "psreset_gate_pr_control/slowest_sync_clk"
                ]
              },
              "slowest_sync_clk_4": {
                "ports": [
                  "clkwiz_kernel2_clk_out1",
                  "psreset_gate_pr_kernel2/slowest_sync_clk"
                ]
              },
              "psreset_gate_pr_kernel_peripheral_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              }
            }
          },
          "axi_user_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_axi_user_interconnect_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_dynamic_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_18",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m00_regslice_7",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m01_regslice_7",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axi_user_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_user_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "axi_user_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              }
            },
            "nets": {
              "axi_user_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_user_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_interconnect_axilite_user_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_dynamic_xbar_6",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI",
                        "M03_AXI",
                        "M04_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_19",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m00_regslice_8",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  },
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m01_regslice_8",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "pfm_dynamic_auto_cc_0",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m01_regslice": {
                    "interface_ports": [
                      "m01_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m02_regslice_0",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "pfm_dynamic_auto_cc_1",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m02_regslice/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m02_regslice": {
                    "interface_ports": [
                      "m02_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m03_regslice_0",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "pfm_dynamic_auto_cc_2",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m03_regslice": {
                    "interface_ports": [
                      "m03_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m03_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m04_regslice_0",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "pfm_dynamic_auto_cc_3",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m04_regslice": {
                    "interface_ports": [
                      "m04_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m04_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m02_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "axi_cdc_data": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "pfm_dynamic_axi_cdc_data_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pfm_dynamic_axi_gpio_null_0"
          },
          "axi_user_slrcrossing_mi": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_axi_user_slrcrossing_mi_0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "7"
              },
              "REG_AW": {
                "value": "7"
              },
              "REG_B": {
                "value": "9"
              },
              "REG_R": {
                "value": "9"
              },
              "REG_W": {
                "value": "7"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_control_mgntpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_dynamic_axi_vip_control_mgntpf_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_ctrl_userpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_dynamic_axi_vip_ctrl_userpf_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_dynamic_axi_vip_data_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "regslice_control_mgntpf": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_regslice_control_mgntpf_0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_R": {
                "value": "7"
              },
              "REG_W": {
                "value": "7"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_regslice_data_0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "3"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn5": {
            "interface_ports": [
              "M01_AXI",
              "interconnect_axilite_user/M01_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M02_AXI",
              "interconnect_axilite_user/M02_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M04_AXI",
              "interconnect_axilite_user/M04_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M03_AXI",
              "interconnect_axilite_user/M03_AXI"
            ]
          },
          "regslice_data_M_AXI_slr0_1": {
            "interface_ports": [
              "regslice_data_M_AXI_slr0",
              "axi_vip_data/S_AXI"
            ]
          },
          "regslice_data_M_AXI1": {
            "interface_ports": [
              "axi_cdc_data/S_AXI",
              "regslice_data/M_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_control_userpf_M_AXI_slr0_1": {
            "interface_ports": [
              "regslice_control_userpf_M_AXI",
              "axi_vip_ctrl_userpf/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "regslice_control_periph_M_AXI",
              "freq_counter_0/axil"
            ]
          },
          "axi_vip_ctrl_userpf_M_AXI": {
            "interface_ports": [
              "axi_user_interconnect/S00_AXI",
              "axi_vip_ctrl_userpf/M_AXI"
            ]
          },
          "axi_vip_control_mgntpf_M_AXI": {
            "interface_ports": [
              "axi_vip_control_mgntpf/M_AXI",
              "regslice_control_mgntpf/S_AXI"
            ]
          },
          "axi_cdc_data_dynamic_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_M_AXI",
              "axi_cdc_data/M_AXI"
            ]
          },
          "axi_user_interconnect_M01_AXI": {
            "interface_ports": [
              "axi_user_interconnect/M01_AXI",
              "interconnect_axilite_user/S00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI",
              "regslice_control_mgntpf/M_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "regslice_control_M_AXI",
              "axi_vip_control_mgntpf/S_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI1",
              "axi_user_slrcrossing_mi/M_AXI"
            ]
          },
          "axi_user_interconnect_M00_AXI": {
            "interface_ports": [
              "axi_user_interconnect/M00_AXI",
              "axi_user_slrcrossing_mi/S_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_control_interconnect_aresetn",
              "freq_counter_0/reset_n",
              "axi_user_interconnect/ARESETN",
              "axi_user_interconnect/S00_ARESETN",
              "axi_user_interconnect/M00_ARESETN",
              "axi_user_interconnect/M01_ARESETN",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "interconnect_axilite_user/M00_ARESETN",
              "axi_gpio_null/s_axi_aresetn",
              "axi_user_slrcrossing_mi/aresetn",
              "axi_vip_control_mgntpf/aresetn",
              "axi_vip_ctrl_userpf/aresetn",
              "regslice_control_mgntpf/aresetn"
            ]
          },
          "clkwiz_kernel2_clk_out1_1": {
            "ports": [
              "clkwiz_kernel2_clk_out1",
              "freq_counter_0/test_clk1",
              "reset_controllers/clkwiz_kernel2_clk_out1"
            ]
          },
          "clkwiz_kernel2_locked_1": {
            "ports": [
              "clkwiz_kernel2_locked_slr0",
              "reset_controllers/clkwiz_kernel2_locked_slr0"
            ]
          },
          "clkwiz_kernel_clk_out1_1": {
            "ports": [
              "clkwiz_kernel_clk_out1",
              "freq_counter_0/test_clk0",
              "reset_controllers/clkwiz_kernel_clk_out1",
              "axi_cdc_data/m_axi_aclk",
              "interconnect_axilite_user/M01_ACLK",
              "interconnect_axilite_user/M02_ACLK",
              "interconnect_axilite_user/M03_ACLK",
              "interconnect_axilite_user/M04_ACLK"
            ]
          },
          "clkwiz_kernel_locked_1": {
            "ports": [
              "clkwiz_kernel_locked_slr0",
              "reset_controllers/clkwiz_kernel_locked_slr0"
            ]
          },
          "clkwiz_sysclks_locked_1": {
            "ports": [
              "clkwiz_sysclks_locked_slr0",
              "reset_controllers/clkwiz_sysclks_locked_slr0"
            ]
          },
          "dma_pcie_axi_aclk_1": {
            "ports": [
              "dma_pcie_axi_aclk",
              "reset_controllers/dma_pcie_axi_aclk",
              "axi_cdc_data/s_axi_aclk",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          },
          "pcie_user_lnk_up_1": {
            "ports": [
              "pcie_user_lnk_up_slr0",
              "reset_controllers/pcie_user_lnk_up_slr0"
            ]
          },
          "reset_controllers_interconnect_aresetn": {
            "ports": [
              "reset_controllers/psreset_gate_pr_data_interconnect_aresetn",
              "psreset_gate_pr_data_interconnect_aresetn",
              "axi_cdc_data/s_axi_aresetn",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "reset_controllers_interconnect_aresetn1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_kernel_interconnect_aresetn",
              "psreset_gate_pr_kernel_interconnect_aresetn",
              "axi_cdc_data/m_axi_aresetn",
              "interconnect_axilite_user/M01_ARESETN",
              "interconnect_axilite_user/M02_ARESETN",
              "interconnect_axilite_user/M03_ARESETN",
              "interconnect_axilite_user/M04_ARESETN"
            ]
          },
          "slice_reset_kernel_pr_Dout_1": {
            "ports": [
              "slice_reset_kernel_pr_Dout_slr0",
              "reset_controllers/slice_reset_kernel_pr_Dout_slr0"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "clkwiz_sysclks_clk_out2",
              "freq_counter_0/clk",
              "reset_controllers/clkwiz_sysclks_clk_out2",
              "axi_user_interconnect/ACLK",
              "axi_user_interconnect/S00_ACLK",
              "axi_user_interconnect/M00_ACLK",
              "axi_user_interconnect/M01_ACLK",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "interconnect_axilite_user/M00_ACLK",
              "axi_gpio_null/s_axi_aclk",
              "axi_user_slrcrossing_mi/aclk",
              "axi_vip_control_mgntpf/aclk",
              "axi_vip_ctrl_userpf/aclk",
              "regslice_control_mgntpf/aclk"
            ]
          },
          "reset_controllers_peripheral_aresetn": {
            "ports": [
              "reset_controllers/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "slr1": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_cdc_data_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_userpf_M_AXI_slr1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_M_AXI_slr1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel2_locked_slr1": {
            "direction": "I"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_locked_slr1": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_sysclks_locked_slr1": {
            "direction": "I"
          },
          "dma_pcie_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "pcie_user_lnk_up_slr1": {
            "direction": "I"
          },
          "slice_reset_kernel_pr_Dout_slr1": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "reset_controllers": {
            "ports": {
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel2_locked_slr1": {
                "direction": "I"
              },
              "clkwiz_kernel_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel_locked_slr1": {
                "direction": "I"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_sysclks_locked_slr1": {
                "direction": "I"
              },
              "dma_pcie_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "pcie_user_lnk_up_slr1": {
                "direction": "I"
              },
              "psreset_gate_pr_control_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "slice_reset_kernel_pr_Dout_slr1": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "psreset_gate_pr_control": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_control_1",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR1"
                  }
                }
              },
              "psreset_gate_pr_data": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_data_1",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR1"
                  }
                }
              },
              "psreset_gate_pr_kernel": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel_1",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR1"
                  }
                }
              },
              "psreset_gate_pr_kernel2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel2_1",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR1"
                  }
                }
              }
            },
            "nets": {
              "clkwiz_kernel2_locked_slr1_1": {
                "ports": [
                  "clkwiz_kernel2_locked_slr1",
                  "psreset_gate_pr_kernel2/dcm_locked"
                ]
              },
              "clkwiz_kernel_clk_out1": {
                "ports": [
                  "clkwiz_kernel_clk_out1",
                  "psreset_gate_pr_kernel/slowest_sync_clk"
                ]
              },
              "clkwiz_kernel_locked_slr1_1": {
                "ports": [
                  "clkwiz_kernel_locked_slr1",
                  "psreset_gate_pr_kernel/dcm_locked"
                ]
              },
              "clkwiz_sysclks_locked_slr1_1": {
                "ports": [
                  "clkwiz_sysclks_locked_slr1",
                  "psreset_gate_pr_control/dcm_locked"
                ]
              },
              "dma_pcie_axi_aclk_1": {
                "ports": [
                  "dma_pcie_axi_aclk",
                  "psreset_gate_pr_data/slowest_sync_clk"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "slice_reset_kernel_pr_Dout_slr1",
                  "psreset_gate_pr_control/ext_reset_in",
                  "psreset_gate_pr_data/ext_reset_in",
                  "psreset_gate_pr_kernel/ext_reset_in",
                  "psreset_gate_pr_kernel2/ext_reset_in"
                ]
              },
              "pcie_user_lnk_up_slr1_1": {
                "ports": [
                  "pcie_user_lnk_up_slr1",
                  "psreset_gate_pr_data/dcm_locked"
                ]
              },
              "psreset_gate_pr_control_interconnect_aresetn1": {
                "ports": [
                  "psreset_gate_pr_control/interconnect_aresetn",
                  "psreset_gate_pr_control_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_data/interconnect_aresetn",
                  "psreset_gate_pr_data_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/interconnect_aresetn",
                  "psreset_gate_pr_kernel_interconnect_aresetn"
                ]
              },
              "slowest_sync_clk_1": {
                "ports": [
                  "clkwiz_sysclks_clk_out2",
                  "psreset_gate_pr_control/slowest_sync_clk"
                ]
              },
              "slowest_sync_clk_4": {
                "ports": [
                  "clkwiz_kernel2_clk_out1",
                  "psreset_gate_pr_kernel2/slowest_sync_clk"
                ]
              }
            }
          },
          "axi_user_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_axi_user_interconnect_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_dynamic_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_20",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m00_regslice_9",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  },
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m01_regslice_9",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axi_user_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_user_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "axi_user_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_user_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_user_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_interconnect_axilite_user_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_21",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              },
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "axi_cdc_data": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "pfm_dynamic_axi_cdc_data_1",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pfm_dynamic_axi_gpio_null_1"
          },
          "axi_user_slrcrossing_mi": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_axi_user_slrcrossing_mi_1",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "7"
              },
              "REG_AW": {
                "value": "7"
              },
              "REG_B": {
                "value": "9"
              },
              "REG_R": {
                "value": "9"
              },
              "REG_W": {
                "value": "7"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_user_slrcrossing_si": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_axi_user_slrcrossing_si_0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "9"
              },
              "REG_AW": {
                "value": "9"
              },
              "REG_B": {
                "value": "7"
              },
              "REG_R": {
                "value": "7"
              },
              "REG_W": {
                "value": "9"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_dynamic_axi_vip_data_1",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_regslice_data_1",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "3"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_user_interconnect_M00_AXI": {
            "interface_ports": [
              "axi_user_interconnect/M00_AXI",
              "axi_user_slrcrossing_mi/S_AXI"
            ]
          },
          "axi_user_slrcrossing_si_M_AXI": {
            "interface_ports": [
              "axi_user_interconnect/S00_AXI",
              "axi_user_slrcrossing_si/M_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "axi_user_slrcrossing_mi/M_AXI"
            ]
          },
          "regslice_data_M_AXI_slr0_1": {
            "interface_ports": [
              "regslice_data_M_AXI_slr1",
              "axi_vip_data/S_AXI"
            ]
          },
          "axi_cdc_data_dynamic_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_M_AXI",
              "axi_cdc_data/M_AXI"
            ]
          },
          "axi_user_interconnect_M01_AXI": {
            "interface_ports": [
              "axi_user_interconnect/M01_AXI",
              "interconnect_axilite_user/S00_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "regslice_data_M_AXI1": {
            "interface_ports": [
              "axi_cdc_data/S_AXI",
              "regslice_data/M_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_control_userpf_M_AXI_slr1_1": {
            "interface_ports": [
              "regslice_control_userpf_M_AXI_slr1",
              "axi_user_slrcrossing_si/S_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_control_interconnect_aresetn",
              "axi_user_interconnect/ARESETN",
              "axi_user_interconnect/S00_ARESETN",
              "axi_user_interconnect/M00_ARESETN",
              "axi_user_interconnect/M01_ARESETN",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "interconnect_axilite_user/M00_ARESETN",
              "axi_gpio_null/s_axi_aresetn",
              "axi_user_slrcrossing_mi/aresetn",
              "axi_user_slrcrossing_si/aresetn"
            ]
          },
          "clkwiz_kernel2_clk_out1_1": {
            "ports": [
              "clkwiz_kernel2_clk_out1",
              "reset_controllers/clkwiz_kernel2_clk_out1"
            ]
          },
          "clkwiz_kernel2_locked_1": {
            "ports": [
              "clkwiz_kernel2_locked_slr1",
              "reset_controllers/clkwiz_kernel2_locked_slr1"
            ]
          },
          "clkwiz_kernel_clk_out1_1": {
            "ports": [
              "clkwiz_kernel_clk_out1",
              "reset_controllers/clkwiz_kernel_clk_out1",
              "axi_cdc_data/m_axi_aclk"
            ]
          },
          "clkwiz_kernel_locked_1": {
            "ports": [
              "clkwiz_kernel_locked_slr1",
              "reset_controllers/clkwiz_kernel_locked_slr1"
            ]
          },
          "clkwiz_sysclks_locked_1": {
            "ports": [
              "clkwiz_sysclks_locked_slr1",
              "reset_controllers/clkwiz_sysclks_locked_slr1"
            ]
          },
          "dma_pcie_axi_aclk_1": {
            "ports": [
              "dma_pcie_axi_aclk",
              "reset_controllers/dma_pcie_axi_aclk",
              "axi_cdc_data/s_axi_aclk",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          },
          "pcie_user_lnk_up_1": {
            "ports": [
              "pcie_user_lnk_up_slr1",
              "reset_controllers/pcie_user_lnk_up_slr1"
            ]
          },
          "reset_controllers_interconnect_aresetn": {
            "ports": [
              "reset_controllers/psreset_gate_pr_data_interconnect_aresetn",
              "axi_cdc_data/s_axi_aresetn",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "reset_controllers_interconnect_aresetn1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_kernel_interconnect_aresetn",
              "axi_cdc_data/m_axi_aresetn"
            ]
          },
          "slice_reset_kernel_pr_Dout_1": {
            "ports": [
              "slice_reset_kernel_pr_Dout_slr1",
              "reset_controllers/slice_reset_kernel_pr_Dout_slr1"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "clkwiz_sysclks_clk_out2",
              "reset_controllers/clkwiz_sysclks_clk_out2",
              "axi_user_interconnect/ACLK",
              "axi_user_interconnect/S00_ACLK",
              "axi_user_interconnect/M00_ACLK",
              "axi_user_interconnect/M01_ACLK",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "interconnect_axilite_user/M00_ACLK",
              "axi_gpio_null/s_axi_aclk",
              "axi_user_slrcrossing_mi/aclk",
              "axi_user_slrcrossing_si/aclk"
            ]
          }
        }
      },
      "slr2": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_cdc_data_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_userpf_M_AXI_slr2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_M_AXI_slr2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel2_locked_slr2": {
            "direction": "I"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_locked_slr2": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_sysclks_locked_slr2": {
            "direction": "I"
          },
          "dma_pcie_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "pcie_user_lnk_up_slr2": {
            "direction": "I"
          },
          "slice_reset_kernel_pr_Dout_slr2": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "reset_controllers": {
            "ports": {
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel2_locked_slr2": {
                "direction": "I"
              },
              "clkwiz_kernel_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel_locked_slr2": {
                "direction": "I"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_sysclks_locked_slr2": {
                "direction": "I"
              },
              "dma_pcie_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "pcie_user_lnk_up_slr2": {
                "direction": "I"
              },
              "psreset_gate_pr_control_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "slice_reset_kernel_pr_Dout_slr2": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "psreset_gate_pr_control": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_control_2",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR2"
                  }
                }
              },
              "psreset_gate_pr_data": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_data_2",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR2"
                  }
                }
              },
              "psreset_gate_pr_kernel": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel_2",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR2"
                  }
                }
              },
              "psreset_gate_pr_kernel2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel2_2",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR2"
                  }
                }
              }
            },
            "nets": {
              "clkwiz_kernel2_locked_slr2_1": {
                "ports": [
                  "clkwiz_kernel2_locked_slr2",
                  "psreset_gate_pr_kernel2/dcm_locked"
                ]
              },
              "clkwiz_kernel_clk_out1": {
                "ports": [
                  "clkwiz_kernel_clk_out1",
                  "psreset_gate_pr_kernel/slowest_sync_clk"
                ]
              },
              "clkwiz_kernel_locked_slr2_1": {
                "ports": [
                  "clkwiz_kernel_locked_slr2",
                  "psreset_gate_pr_kernel/dcm_locked"
                ]
              },
              "clkwiz_sysclks_locked_slr2_1": {
                "ports": [
                  "clkwiz_sysclks_locked_slr2",
                  "psreset_gate_pr_control/dcm_locked"
                ]
              },
              "dma_pcie_axi_aclk_1": {
                "ports": [
                  "dma_pcie_axi_aclk",
                  "psreset_gate_pr_data/slowest_sync_clk"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "slice_reset_kernel_pr_Dout_slr2",
                  "psreset_gate_pr_control/ext_reset_in",
                  "psreset_gate_pr_data/ext_reset_in",
                  "psreset_gate_pr_kernel/ext_reset_in",
                  "psreset_gate_pr_kernel2/ext_reset_in"
                ]
              },
              "pcie_user_lnk_up_slr2_1": {
                "ports": [
                  "pcie_user_lnk_up_slr2",
                  "psreset_gate_pr_data/dcm_locked"
                ]
              },
              "psreset_gate_pr_control_interconnect_aresetn1": {
                "ports": [
                  "psreset_gate_pr_control/interconnect_aresetn",
                  "psreset_gate_pr_control_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_data/interconnect_aresetn",
                  "psreset_gate_pr_data_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/interconnect_aresetn",
                  "psreset_gate_pr_kernel_interconnect_aresetn"
                ]
              },
              "slowest_sync_clk_1": {
                "ports": [
                  "clkwiz_sysclks_clk_out2",
                  "psreset_gate_pr_control/slowest_sync_clk"
                ]
              },
              "slowest_sync_clk_4": {
                "ports": [
                  "clkwiz_kernel2_clk_out1",
                  "psreset_gate_pr_kernel2/slowest_sync_clk"
                ]
              }
            }
          },
          "axi_user_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_axi_user_interconnect_2",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pfm_dynamic_xbar_5",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_22",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m00_regslice_10",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_m01_regslice_10",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axi_user_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_user_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "axi_user_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_user_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_user_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_interconnect_axilite_user_2",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_23",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "axi_cdc_data": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "pfm_dynamic_axi_cdc_data_2",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pfm_dynamic_axi_gpio_null_2"
          },
          "axi_user_slrcrossing_mi": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_axi_user_slrcrossing_mi_2",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "7"
              },
              "REG_AW": {
                "value": "7"
              },
              "REG_B": {
                "value": "9"
              },
              "REG_R": {
                "value": "9"
              },
              "REG_W": {
                "value": "7"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_user_slrcrossing_si": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_axi_user_slrcrossing_si_1",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "9"
              },
              "REG_AW": {
                "value": "9"
              },
              "REG_B": {
                "value": "7"
              },
              "REG_R": {
                "value": "7"
              },
              "REG_W": {
                "value": "9"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_dynamic_axi_vip_data_2",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_regslice_data_2",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "3"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_user_interconnect_M00_AXI": {
            "interface_ports": [
              "axi_user_interconnect/M00_AXI",
              "axi_user_slrcrossing_mi/S_AXI"
            ]
          },
          "axi_user_slrcrossing_si_M_AXI": {
            "interface_ports": [
              "axi_user_interconnect/S00_AXI",
              "axi_user_slrcrossing_si/M_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "axi_user_slrcrossing_mi/M_AXI"
            ]
          },
          "regslice_data_M_AXI_slr0_1": {
            "interface_ports": [
              "regslice_data_M_AXI_slr2",
              "axi_vip_data/S_AXI"
            ]
          },
          "axi_cdc_data_dynamic_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_M_AXI",
              "axi_cdc_data/M_AXI"
            ]
          },
          "axi_user_interconnect_M01_AXI": {
            "interface_ports": [
              "axi_user_interconnect/M01_AXI",
              "interconnect_axilite_user/S00_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_data_M_AXI1": {
            "interface_ports": [
              "axi_cdc_data/S_AXI",
              "regslice_data/M_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "regslice_control_userpf_M_AXI_slr2_1": {
            "interface_ports": [
              "regslice_control_userpf_M_AXI_slr2",
              "axi_user_slrcrossing_si/S_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_control_interconnect_aresetn",
              "axi_user_interconnect/ARESETN",
              "axi_user_interconnect/S00_ARESETN",
              "axi_user_interconnect/M00_ARESETN",
              "axi_user_interconnect/M01_ARESETN",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "interconnect_axilite_user/M00_ARESETN",
              "axi_gpio_null/s_axi_aresetn",
              "axi_user_slrcrossing_mi/aresetn",
              "axi_user_slrcrossing_si/aresetn"
            ]
          },
          "clkwiz_kernel2_clk_out1_1": {
            "ports": [
              "clkwiz_kernel2_clk_out1",
              "reset_controllers/clkwiz_kernel2_clk_out1"
            ]
          },
          "clkwiz_kernel2_locked_1": {
            "ports": [
              "clkwiz_kernel2_locked_slr2",
              "reset_controllers/clkwiz_kernel2_locked_slr2"
            ]
          },
          "clkwiz_kernel_clk_out1_1": {
            "ports": [
              "clkwiz_kernel_clk_out1",
              "reset_controllers/clkwiz_kernel_clk_out1",
              "axi_cdc_data/m_axi_aclk"
            ]
          },
          "clkwiz_kernel_locked_1": {
            "ports": [
              "clkwiz_kernel_locked_slr2",
              "reset_controllers/clkwiz_kernel_locked_slr2"
            ]
          },
          "clkwiz_sysclks_locked_1": {
            "ports": [
              "clkwiz_sysclks_locked_slr2",
              "reset_controllers/clkwiz_sysclks_locked_slr2"
            ]
          },
          "dma_pcie_axi_aclk_1": {
            "ports": [
              "dma_pcie_axi_aclk",
              "reset_controllers/dma_pcie_axi_aclk",
              "axi_cdc_data/s_axi_aclk",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          },
          "pcie_user_lnk_up_1": {
            "ports": [
              "pcie_user_lnk_up_slr2",
              "reset_controllers/pcie_user_lnk_up_slr2"
            ]
          },
          "reset_controllers_interconnect_aresetn": {
            "ports": [
              "reset_controllers/psreset_gate_pr_data_interconnect_aresetn",
              "axi_cdc_data/s_axi_aresetn",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "reset_controllers_interconnect_aresetn1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_kernel_interconnect_aresetn",
              "axi_cdc_data/m_axi_aresetn"
            ]
          },
          "slice_reset_kernel_pr_Dout_1": {
            "ports": [
              "slice_reset_kernel_pr_Dout_slr2",
              "reset_controllers/slice_reset_kernel_pr_Dout_slr2"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "clkwiz_sysclks_clk_out2",
              "reset_controllers/clkwiz_sysclks_clk_out2",
              "axi_user_interconnect/ACLK",
              "axi_user_interconnect/S00_ACLK",
              "axi_user_interconnect/M00_ACLK",
              "axi_user_interconnect/M01_ACLK",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "interconnect_axilite_user/M00_ACLK",
              "axi_gpio_null/s_axi_aclk",
              "axi_user_slrcrossing_mi/aclk",
              "axi_user_slrcrossing_si/aclk"
            ]
          }
        }
      },
      "slr3": {
        "interface_ports": {
          "axi_cdc_data_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_userpf_M_AXI_slr3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_M_AXI_slr3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel2_locked_slr3": {
            "direction": "I"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_locked_slr3": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_sysclks_locked_slr3": {
            "direction": "I"
          },
          "dma_pcie_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "pcie_user_lnk_up_slr3": {
            "direction": "I"
          },
          "slice_reset_kernel_pr_Dout_slr3": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "reset_controllers": {
            "ports": {
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel2_locked_slr3": {
                "direction": "I"
              },
              "clkwiz_kernel_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel_locked_slr3": {
                "direction": "I"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_sysclks_locked_slr3": {
                "direction": "I"
              },
              "dma_pcie_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "pcie_user_lnk_up_slr3": {
                "direction": "I"
              },
              "psreset_gate_pr_control_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "slice_reset_kernel_pr_Dout_slr3": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "psreset_gate_pr_control": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_control_3",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR3"
                  }
                }
              },
              "psreset_gate_pr_data": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_data_3",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR3"
                  }
                }
              },
              "psreset_gate_pr_kernel": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel_3",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR3"
                  }
                }
              },
              "psreset_gate_pr_kernel2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "pfm_dynamic_psreset_gate_pr_kernel2_3",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  },
                  "SLR_ASSIGNMENTS": {
                    "value": "SLR3"
                  }
                }
              }
            },
            "nets": {
              "clkwiz_kernel2_locked_slr3_1": {
                "ports": [
                  "clkwiz_kernel2_locked_slr3",
                  "psreset_gate_pr_kernel2/dcm_locked"
                ]
              },
              "clkwiz_kernel_clk_out1": {
                "ports": [
                  "clkwiz_kernel_clk_out1",
                  "psreset_gate_pr_kernel/slowest_sync_clk"
                ]
              },
              "clkwiz_kernel_locked_slr3_1": {
                "ports": [
                  "clkwiz_kernel_locked_slr3",
                  "psreset_gate_pr_kernel/dcm_locked"
                ]
              },
              "clkwiz_sysclks_locked_slr3_1": {
                "ports": [
                  "clkwiz_sysclks_locked_slr3",
                  "psreset_gate_pr_control/dcm_locked"
                ]
              },
              "dma_pcie_axi_aclk_1": {
                "ports": [
                  "dma_pcie_axi_aclk",
                  "psreset_gate_pr_data/slowest_sync_clk"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "slice_reset_kernel_pr_Dout_slr3",
                  "psreset_gate_pr_control/ext_reset_in",
                  "psreset_gate_pr_data/ext_reset_in",
                  "psreset_gate_pr_kernel/ext_reset_in",
                  "psreset_gate_pr_kernel2/ext_reset_in"
                ]
              },
              "pcie_user_lnk_up_slr3_1": {
                "ports": [
                  "pcie_user_lnk_up_slr3",
                  "psreset_gate_pr_data/dcm_locked"
                ]
              },
              "psreset_gate_pr_control_interconnect_aresetn1": {
                "ports": [
                  "psreset_gate_pr_control/interconnect_aresetn",
                  "psreset_gate_pr_control_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_data/interconnect_aresetn",
                  "psreset_gate_pr_data_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/interconnect_aresetn",
                  "psreset_gate_pr_kernel_interconnect_aresetn"
                ]
              },
              "slowest_sync_clk_1": {
                "ports": [
                  "clkwiz_sysclks_clk_out2",
                  "psreset_gate_pr_control/slowest_sync_clk"
                ]
              },
              "slowest_sync_clk_4": {
                "ports": [
                  "clkwiz_kernel2_clk_out1",
                  "psreset_gate_pr_kernel2/slowest_sync_clk"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "pfm_dynamic_interconnect_axilite_user_3",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "pfm_dynamic_s00_regslice_24",
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              },
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "axi_cdc_data": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "pfm_dynamic_axi_cdc_data_3",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pfm_dynamic_axi_gpio_null_3"
          },
          "axi_user_slrcrossing_si": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_axi_user_slrcrossing_si_2",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "9"
              },
              "REG_AW": {
                "value": "9"
              },
              "REG_B": {
                "value": "7"
              },
              "REG_R": {
                "value": "7"
              },
              "REG_W": {
                "value": "9"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "pfm_dynamic_axi_vip_data_3",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "pfm_dynamic_regslice_data_3",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "3"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "axi_cdc_data_dynamic_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_M_AXI",
              "axi_cdc_data/M_AXI"
            ]
          },
          "axi_user_slrcrossing_si_M_AXI": {
            "interface_ports": [
              "axi_user_slrcrossing_si/M_AXI",
              "interconnect_axilite_user/S00_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "regslice_control_userpf_M_AXI_slr3_1": {
            "interface_ports": [
              "regslice_control_userpf_M_AXI_slr3",
              "axi_user_slrcrossing_si/S_AXI"
            ]
          },
          "regslice_data_M_AXI_slr0_1": {
            "interface_ports": [
              "regslice_data_M_AXI_slr3",
              "axi_vip_data/S_AXI"
            ]
          },
          "regslice_data_M_AXI1": {
            "interface_ports": [
              "axi_cdc_data/S_AXI",
              "regslice_data/M_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_control_interconnect_aresetn",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "interconnect_axilite_user/M00_ARESETN",
              "axi_gpio_null/s_axi_aresetn",
              "axi_user_slrcrossing_si/aresetn"
            ]
          },
          "clkwiz_kernel2_clk_out1_1": {
            "ports": [
              "clkwiz_kernel2_clk_out1",
              "reset_controllers/clkwiz_kernel2_clk_out1"
            ]
          },
          "clkwiz_kernel2_locked_1": {
            "ports": [
              "clkwiz_kernel2_locked_slr3",
              "reset_controllers/clkwiz_kernel2_locked_slr3"
            ]
          },
          "clkwiz_kernel_clk_out1_1": {
            "ports": [
              "clkwiz_kernel_clk_out1",
              "reset_controllers/clkwiz_kernel_clk_out1",
              "axi_cdc_data/m_axi_aclk"
            ]
          },
          "clkwiz_kernel_locked_1": {
            "ports": [
              "clkwiz_kernel_locked_slr3",
              "reset_controllers/clkwiz_kernel_locked_slr3"
            ]
          },
          "clkwiz_sysclks_locked_1": {
            "ports": [
              "clkwiz_sysclks_locked_slr3",
              "reset_controllers/clkwiz_sysclks_locked_slr3"
            ]
          },
          "dma_pcie_axi_aclk_1": {
            "ports": [
              "dma_pcie_axi_aclk",
              "reset_controllers/dma_pcie_axi_aclk",
              "axi_cdc_data/s_axi_aclk",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          },
          "pcie_user_lnk_up_1": {
            "ports": [
              "pcie_user_lnk_up_slr3",
              "reset_controllers/pcie_user_lnk_up_slr3"
            ]
          },
          "reset_controllers_interconnect_aresetn": {
            "ports": [
              "reset_controllers/psreset_gate_pr_data_interconnect_aresetn",
              "axi_cdc_data/s_axi_aresetn",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "reset_controllers_interconnect_aresetn1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_kernel_interconnect_aresetn",
              "axi_cdc_data/m_axi_aresetn"
            ]
          },
          "slice_reset_kernel_pr_Dout_1": {
            "ports": [
              "slice_reset_kernel_pr_Dout_slr3",
              "reset_controllers/slice_reset_kernel_pr_Dout_slr3"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "clkwiz_sysclks_clk_out2",
              "reset_controllers/clkwiz_sysclks_clk_out2",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "interconnect_axilite_user/M00_ACLK",
              "axi_gpio_null/s_axi_aclk",
              "axi_user_slrcrossing_si/aclk"
            ]
          }
        }
      },
      "debug_bridge_xsdbm": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "pfm_dynamic_debug_bridge_xsdbm_0",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "1"
          },
          "C_DESIGN_TYPE": {
            "value": "1"
          },
          "C_ENABLE_CLK_DIVIDER": {
            "value": "false"
          }
        },
        "interface_ports": {
          "S_BSCAN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_mm": {
              "address_blocks": {
                "REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "regslice_periph_null": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "pfm_dynamic_regslice_periph_null_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "memory_subsystem": {
        "vlnv": "xilinx.com:ip:sdx_memory_subsystem:1.0",
        "xci_name": "pfm_dynamic_memory_subsystem_0",
        "parameters": {
          "ADVANCED_PROPERTIES": {
            "value": "resource_access_constraints { S00_AXI {DDR4_MEM00 PLRAM_MEM00} S01_AXI {DDR4_MEM01 PLRAM_MEM01} S02_AXI {DDR4_MEM02 PLRAM_MEM02} S03_AXI {DDR4_MEM03 PLRAM_MEM03} } resource_map_replication { S00_AXI {} S01_AXI {} S02_AXI {} S03_AXI {} } plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR3 }} "
          },
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "12"
          }
        },
        "interface_ports": {
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_CTRL",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S00_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S01_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S02_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S03_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S04_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S05_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S06_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S07_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S08_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S09_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S10_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S11_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            }
          },
          "DDR4_MEM00": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM01": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM02": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM03": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM00_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000"
              }
            }
          },
          "DDR4_MEM02_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000"
              }
            }
          },
          "DDR4_MEM03_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CTRL": {
              "address_blocks": {
                "DDR4_MEM00_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "25",
                  "usage": "register",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00_CTRL;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP_CTRL/C0_REG;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "DDR4_MEM01_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                },
                "DDR4_MEM02_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                },
                "DDR4_MEM03_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            },
            "S00_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S01_AXI;DDR4_MEM01;xilinx.com:boundary:axi_slave:1.0;/;/S01_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S01_AXI;PLRAM_MEM01;xilinx.com:boundary:axi_slave:1.0;/;/S01_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_AXI": {
              "address_blocks": {
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S02_AXI;DDR4_MEM02;xilinx.com:boundary:axi_slave:1.0;/;/S02_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S02_AXI;PLRAM_MEM02;xilinx.com:boundary:axi_slave:1.0;/;/S02_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_AXI": {
              "address_blocks": {
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S03_AXI;DDR4_MEM03;xilinx.com:boundary:axi_slave:1.0;/;/S03_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S03_AXI;PLRAM_MEM03;xilinx.com:boundary:axi_slave:1.0;/;/S03_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S04_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S05_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S06_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S07_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S08_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S09_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S10_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            },
            "S11_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::DDR4_MEM00;/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK;xilinx.com:ip:ddr4:2.2;/memory/ddr4_mem00;C0_DDR4_S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM03": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                }
              }
            }
          },
          "interface_ports": {
            "S_AXI_CTRL": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_CTRL"
            },
            "S00_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S00_AXI"
            },
            "S01_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S01_AXI"
            },
            "S02_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S02_AXI"
            },
            "S03_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S03_AXI"
            },
            "S04_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S04_AXI"
            },
            "S05_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S05_AXI"
            },
            "S06_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S06_AXI"
            },
            "S07_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S07_AXI"
            },
            "S08_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S08_AXI"
            },
            "S09_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S09_AXI"
            },
            "S10_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S10_AXI"
            },
            "S11_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S11_AXI"
            }
          }
        },
        "pfm_attributes": {
          "MEMSS": "DDR {  DDR4_MEM00 \"auto preferred sptag bank0\"  DDR4_MEM01 \"auto true sptag bank1\"  DDR4_MEM02 \"auto true sptag bank2\"  DDR4_MEM03 \"auto true sptag bank3\"  }  PLRAM {  PLRAM_MEM00 \"\"  PLRAM_MEM01 \"\"  PLRAM_MEM02 \"\"  PLRAM_MEM03 \"\"  } "
        }
      },
      "gau_1": {
        "vlnv": "xilinx.com:hls:gau:1.0",
        "xci_name": "pfm_dynamic_gau_1_0",
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          },
          "interface_ports": {
            "s_axi_control": {
              "mode": "Slave",
              "memory_map_ref": "s_axi_control"
            },
            "m_axi_gmem0": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem0",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "m_axi_gmem1": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            }
          }
        }
      },
      "hyst_1": {
        "vlnv": "xilinx.com:hls:hyst:1.0",
        "xci_name": "pfm_dynamic_hyst_1_0",
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          },
          "interface_ports": {
            "s_axi_control": {
              "mode": "Slave",
              "memory_map_ref": "s_axi_control"
            },
            "m_axi_gmem0": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem0",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "m_axi_gmem1": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            }
          }
        }
      },
      "nms_1": {
        "vlnv": "xilinx.com:hls:nms:1.0",
        "xci_name": "pfm_dynamic_nms_1_0",
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          },
          "interface_ports": {
            "s_axi_control": {
              "mode": "Slave",
              "memory_map_ref": "s_axi_control"
            },
            "m_axi_gmem0": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem0",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "m_axi_gmem1": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            }
          }
        }
      },
      "sobel_1": {
        "vlnv": "xilinx.com:hls:sobel:1.0",
        "xci_name": "pfm_dynamic_sobel_1_0",
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          },
          "interface_ports": {
            "s_axi_control": {
              "mode": "Slave",
              "memory_map_ref": "s_axi_control"
            },
            "m_axi_gmem0": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem0",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "m_axi_gmem1": {
              "mode": "Master",
              "address_space_ref": "Data_m_axi_gmem1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "slr0_M04_AXI": {
        "interface_ports": [
          "sobel_1/s_axi_control",
          "slr0/M04_AXI"
        ]
      },
      "gau_1_m_axi_gmem0": {
        "interface_ports": [
          "gau_1/m_axi_gmem0",
          "memory_subsystem/S04_AXI"
        ]
      },
      "gau_1_m_axi_gmem1": {
        "interface_ports": [
          "gau_1/m_axi_gmem1",
          "memory_subsystem/S05_AXI"
        ]
      },
      "hyst_1_m_axi_gmem0": {
        "interface_ports": [
          "hyst_1/m_axi_gmem0",
          "memory_subsystem/S06_AXI"
        ]
      },
      "slr0_M01_AXI": {
        "interface_ports": [
          "gau_1/s_axi_control",
          "slr0/M01_AXI"
        ]
      },
      "slr0_M02_AXI": {
        "interface_ports": [
          "hyst_1/s_axi_control",
          "slr0/M02_AXI"
        ]
      },
      "slr0_M03_AXI": {
        "interface_ports": [
          "nms_1/s_axi_control",
          "slr0/M03_AXI"
        ]
      },
      "nms_1_m_axi_gmem0": {
        "interface_ports": [
          "nms_1/m_axi_gmem0",
          "memory_subsystem/S08_AXI"
        ]
      },
      "hyst_1_m_axi_gmem1": {
        "interface_ports": [
          "hyst_1/m_axi_gmem1",
          "memory_subsystem/S07_AXI"
        ]
      },
      "regslice_control_userpf_M_AXI_slr3_1": {
        "interface_ports": [
          "slr2/M_AXI",
          "slr3/regslice_control_userpf_M_AXI_slr3"
        ]
      },
      "user_debug_hub_1": {
        "interface_ports": [
          "user_debug_hub",
          "debug_bridge_xsdbm/S_BSCAN"
        ]
      },
      "slr3_axi_cdc_data_M_AXI": {
        "interface_ports": [
          "memory_subsystem/S03_AXI",
          "slr3/axi_cdc_data_M_AXI"
        ]
      },
      "slr2_axi_cdc_data_M_AXI": {
        "interface_ports": [
          "memory_subsystem/S02_AXI",
          "slr2/axi_cdc_data_M_AXI"
        ]
      },
      "slr1_axi_cdc_data_M_AXI": {
        "interface_ports": [
          "memory_subsystem/S01_AXI",
          "slr1/axi_cdc_data_M_AXI"
        ]
      },
      "slr0_axi_cdc_data_M_AXI": {
        "interface_ports": [
          "memory_subsystem/S00_AXI",
          "slr0/axi_cdc_data_M_AXI"
        ]
      },
      "slr0_M_AXI": {
        "interface_ports": [
          "memory_subsystem/S_AXI_CTRL",
          "slr0/M_AXI"
        ]
      },
      "slr0_M_AXI1": {
        "interface_ports": [
          "slr0/M_AXI1",
          "slr1/regslice_control_userpf_M_AXI_slr1"
        ]
      },
      "memory_subsystem_DDR4_MEM03": {
        "interface_ports": [
          "ddrmem_3_C0_DDR4",
          "memory_subsystem/DDR4_MEM03"
        ]
      },
      "c0_sys_1": {
        "interface_ports": [
          "c0_sys",
          "memory_subsystem/DDR4_MEM00_DIFF_CLK"
        ]
      },
      "S_AXI_0_1": {
        "interface_ports": [
          "regslice_data_periph_M_AXI",
          "regslice_periph_null/S_AXI"
        ]
      },
      "c2_sys_1": {
        "interface_ports": [
          "c2_sys",
          "memory_subsystem/DDR4_MEM02_DIFF_CLK"
        ]
      },
      "regslice_data_M_AXI_slr1_1": {
        "interface_ports": [
          "regslice_data_M_AXI_slr1",
          "slr1/regslice_data_M_AXI_slr1"
        ]
      },
      "memory_subsystem_DDR4_MEM02": {
        "interface_ports": [
          "ddrmem_2_C0_DDR4",
          "memory_subsystem/DDR4_MEM02"
        ]
      },
      "regslice_control_periph_M_AXI_slr0_1": {
        "interface_ports": [
          "regslice_control_periph_M_AXI",
          "slr0/regslice_control_periph_M_AXI"
        ]
      },
      "regslice_control_userpf_M_AXI_slr2_1": {
        "interface_ports": [
          "slr1/M_AXI",
          "slr2/regslice_control_userpf_M_AXI_slr2"
        ]
      },
      "c3_sys_1": {
        "interface_ports": [
          "c3_sys",
          "memory_subsystem/DDR4_MEM03_DIFF_CLK"
        ]
      },
      "memory_subsystem_DDR4_MEM00": {
        "interface_ports": [
          "ddrmem_0_C0_DDR4",
          "memory_subsystem/DDR4_MEM00"
        ]
      },
      "regslice_data_M_AXI_slr2_1": {
        "interface_ports": [
          "regslice_data_M_AXI_slr2",
          "slr2/regslice_data_M_AXI_slr2"
        ]
      },
      "memory_subsystem_DDR4_MEM01": {
        "interface_ports": [
          "ddrmem_1_C0_DDR4",
          "memory_subsystem/DDR4_MEM01"
        ]
      },
      "regslice_control_M_AXI_1": {
        "interface_ports": [
          "regslice_control_M_AXI",
          "slr0/regslice_control_M_AXI"
        ]
      },
      "regslice_control_userpf_M_AXI_slr0_1": {
        "interface_ports": [
          "regslice_control_userpf_M_AXI",
          "slr0/regslice_control_userpf_M_AXI"
        ]
      },
      "regslice_data_M_AXI_slr0_1": {
        "interface_ports": [
          "regslice_data_M_AXI_slr0",
          "slr0/regslice_data_M_AXI_slr0"
        ]
      },
      "regslice_data_M_AXI_slr3_1": {
        "interface_ports": [
          "regslice_data_M_AXI_slr3",
          "slr3/regslice_data_M_AXI_slr3"
        ]
      },
      "sobel_1_m_axi_gmem1": {
        "interface_ports": [
          "sobel_1/m_axi_gmem1",
          "memory_subsystem/S11_AXI"
        ]
      },
      "sobel_1_m_axi_gmem0": {
        "interface_ports": [
          "sobel_1/m_axi_gmem0",
          "memory_subsystem/S10_AXI"
        ]
      },
      "nms_1_m_axi_gmem1": {
        "interface_ports": [
          "nms_1/m_axi_gmem1",
          "memory_subsystem/S09_AXI"
        ]
      }
    },
    "nets": {
      "c1_sys_1": {
        "ports": [
          "c1_sys",
          "memory_subsystem/ddr4_mem01_clk"
        ]
      },
      "clkwiz_kernel2_clk_out1_1": {
        "ports": [
          "clkwiz_kernel2_clk_out1",
          "slr0/clkwiz_kernel2_clk_out1",
          "slr1/clkwiz_kernel2_clk_out1",
          "slr2/clkwiz_kernel2_clk_out1",
          "slr3/clkwiz_kernel2_clk_out1"
        ]
      },
      "clkwiz_kernel2_locked_slr0_1": {
        "ports": [
          "clkwiz_kernel2_locked_slr0",
          "slr0/clkwiz_kernel2_locked_slr0"
        ]
      },
      "clkwiz_kernel2_locked_slr1_1": {
        "ports": [
          "clkwiz_kernel2_locked_slr1",
          "slr1/clkwiz_kernel2_locked_slr1"
        ]
      },
      "clkwiz_kernel2_locked_slr2_1": {
        "ports": [
          "clkwiz_kernel2_locked_slr2",
          "slr2/clkwiz_kernel2_locked_slr2"
        ]
      },
      "clkwiz_kernel2_locked_slr3_1": {
        "ports": [
          "clkwiz_kernel2_locked_slr3",
          "slr3/clkwiz_kernel2_locked_slr3"
        ]
      },
      "clkwiz_kernel_clk_out1_1": {
        "ports": [
          "clkwiz_kernel_clk_out1",
          "slr0/clkwiz_kernel_clk_out1",
          "slr1/clkwiz_kernel_clk_out1",
          "slr2/clkwiz_kernel_clk_out1",
          "slr3/clkwiz_kernel_clk_out1",
          "memory_subsystem/aclk",
          "gau_1/ap_clk",
          "hyst_1/ap_clk",
          "nms_1/ap_clk",
          "sobel_1/ap_clk"
        ]
      },
      "clkwiz_kernel_locked_slr0_1": {
        "ports": [
          "clkwiz_kernel_locked_slr0",
          "slr0/clkwiz_kernel_locked_slr0"
        ]
      },
      "clkwiz_kernel_locked_slr1_1": {
        "ports": [
          "clkwiz_kernel_locked_slr1",
          "slr1/clkwiz_kernel_locked_slr1"
        ]
      },
      "clkwiz_kernel_locked_slr2_1": {
        "ports": [
          "clkwiz_kernel_locked_slr2",
          "slr2/clkwiz_kernel_locked_slr2"
        ]
      },
      "clkwiz_kernel_locked_slr3_1": {
        "ports": [
          "clkwiz_kernel_locked_slr3",
          "slr3/clkwiz_kernel_locked_slr3"
        ]
      },
      "clkwiz_sysclks_clk_out2_1": {
        "ports": [
          "clkwiz_sysclks_clk_out2",
          "slr0/clkwiz_sysclks_clk_out2",
          "slr1/clkwiz_sysclks_clk_out2",
          "slr2/clkwiz_sysclks_clk_out2",
          "slr3/clkwiz_sysclks_clk_out2",
          "debug_bridge_xsdbm/clk",
          "memory_subsystem/aclk1"
        ]
      },
      "clkwiz_sysclks_locked_slr0_1": {
        "ports": [
          "clkwiz_sysclks_locked_slr0",
          "slr0/clkwiz_sysclks_locked_slr0"
        ]
      },
      "clkwiz_sysclks_locked_slr1_1": {
        "ports": [
          "clkwiz_sysclks_locked_slr1",
          "slr1/clkwiz_sysclks_locked_slr1"
        ]
      },
      "clkwiz_sysclks_locked_slr2_1": {
        "ports": [
          "clkwiz_sysclks_locked_slr2",
          "slr2/clkwiz_sysclks_locked_slr2"
        ]
      },
      "clkwiz_sysclks_locked_slr3_1": {
        "ports": [
          "clkwiz_sysclks_locked_slr3",
          "slr3/clkwiz_sysclks_locked_slr3"
        ]
      },
      "dma_pcie_axi_aclk_1": {
        "ports": [
          "dma_pcie_axi_aclk",
          "slr0/dma_pcie_axi_aclk",
          "slr1/dma_pcie_axi_aclk",
          "slr2/dma_pcie_axi_aclk",
          "slr3/dma_pcie_axi_aclk",
          "regslice_periph_null/aclk"
        ]
      },
      "interrupt_concat_xlconcat_interrupt_dout": {
        "ports": [
          "interrupt_concat/xlconcat_interrupt_dout",
          "xlconcat_interrupt_dout"
        ]
      },
      "iob_static_perst_n_out_1": {
        "ports": [
          "iob_static_perst_n_out",
          "logic_reset_op/Op1"
        ]
      },
      "logic_reset_op_Res": {
        "ports": [
          "logic_reset_op/Res",
          "memory_subsystem/ddr4_mem00_sys_rst",
          "memory_subsystem/ddr4_mem01_sys_rst",
          "memory_subsystem/ddr4_mem02_sys_rst",
          "memory_subsystem/ddr4_mem03_sys_rst"
        ]
      },
      "pcie_user_lnk_up_slr0_1": {
        "ports": [
          "pcie_user_lnk_up_slr0",
          "slr0/pcie_user_lnk_up_slr0"
        ]
      },
      "pcie_user_lnk_up_slr1_1": {
        "ports": [
          "pcie_user_lnk_up_slr1",
          "slr1/pcie_user_lnk_up_slr1"
        ]
      },
      "pcie_user_lnk_up_slr2_1": {
        "ports": [
          "pcie_user_lnk_up_slr2",
          "slr2/pcie_user_lnk_up_slr2"
        ]
      },
      "pcie_user_lnk_up_slr3_1": {
        "ports": [
          "pcie_user_lnk_up_slr3",
          "slr3/pcie_user_lnk_up_slr3"
        ]
      },
      "memory_subsystem_ddr4_mem_calib_complete": {
        "ports": [
          "memory_subsystem/ddr4_mem_calib_complete",
          "logic_ddrcalib_op_Res"
        ]
      },
      "slice_reset_kernel_pr_Dout_slr0_1": {
        "ports": [
          "slice_reset_kernel_pr_Dout_slr0",
          "slr0/slice_reset_kernel_pr_Dout_slr0"
        ]
      },
      "slice_reset_kernel_pr_Dout_slr1_1": {
        "ports": [
          "slice_reset_kernel_pr_Dout_slr1",
          "slr1/slice_reset_kernel_pr_Dout_slr1"
        ]
      },
      "slice_reset_kernel_pr_Dout_slr2_1": {
        "ports": [
          "slice_reset_kernel_pr_Dout_slr2",
          "slr2/slice_reset_kernel_pr_Dout_slr2"
        ]
      },
      "slice_reset_kernel_pr_Dout_slr3_1": {
        "ports": [
          "slice_reset_kernel_pr_Dout_slr3",
          "slr3/slice_reset_kernel_pr_Dout_slr3"
        ]
      },
      "slr0_psreset_gate_pr_data_interconnect_aresetn": {
        "ports": [
          "slr0/psreset_gate_pr_data_interconnect_aresetn",
          "regslice_periph_null/aresetn"
        ]
      },
      "slr0_psreset_gate_pr_kernel_interconnect_aresetn": {
        "ports": [
          "slr0/psreset_gate_pr_kernel_interconnect_aresetn",
          "memory_subsystem/aresetn"
        ]
      },
      "slr0_peripheral_aresetn": {
        "ports": [
          "slr0/peripheral_aresetn",
          "gau_1/ap_rst_n",
          "hyst_1/ap_rst_n",
          "nms_1/ap_rst_n",
          "sobel_1/ap_rst_n"
        ]
      },
      "gau_1_interrupt": {
        "ports": [
          "gau_1/interrupt",
          "interrupt_concat/In0"
        ]
      },
      "hyst_1_interrupt": {
        "ports": [
          "hyst_1/interrupt",
          "interrupt_concat/In1"
        ]
      },
      "nms_1_interrupt": {
        "ports": [
          "nms_1/interrupt",
          "interrupt_concat/In2"
        ]
      },
      "sobel_1_interrupt": {
        "ports": [
          "sobel_1/interrupt",
          "interrupt_concat/In3"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "regslice_control_M_AXI": {
            "range": "32M",
            "width": "25",
            "local_memory_map": {
              "name": "regslice_control_M_AXI",
              "description": "External Fixed Offset AddressSpace",
              "address_block": {
                "base_address": "0x01000000",
                "range": "8M",
                "width": "25"
              }
            },
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM00_CTRL",
                "offset": "0x1000000",
                "range": "64K"
              },
              "SEG_memory_subsystem_DDR4_MEM01_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM01_CTRL",
                "offset": "0x1010000",
                "range": "64K"
              },
              "SEG_memory_subsystem_DDR4_MEM02_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM02_CTRL",
                "offset": "0x1020000",
                "range": "64K"
              },
              "SEG_memory_subsystem_DDR4_MEM03_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM03_CTRL",
                "offset": "0x1030000",
                "range": "64K"
              }
            }
          },
          "regslice_control_periph_M_AXI": {
            "range": "4G",
            "width": "32",
            "local_memory_map": {
              "name": "regslice_control_periph_M_AXI",
              "description": "External Fixed Offset AddressSpace",
              "address_block": {
                "base_address": "0x00052000",
                "range": "4K",
                "width": "19"
              }
            },
            "segments": {
              "SEG_freq_counter_0_reg0": {
                "address_block": "/slr0/freq_counter_0/axil/reg0",
                "offset": "0x00052000",
                "range": "4K"
              }
            }
          },
          "regslice_control_userpf_M_AXI": {
            "range": "32M",
            "width": "25",
            "local_memory_map": {
              "name": "regslice_control_userpf_M_AXI",
              "description": "External Fixed Offset AddressSpace",
              "address_block": {
                "base_address": "0x01800000",
                "range": "8M",
                "width": "25"
              }
            },
            "segments": {
              "SEG_axi_gpio_null_Reg": {
                "address_block": "/slr0/axi_gpio_null/S_AXI/Reg",
                "offset": "0x1FFC000",
                "range": "4K"
              },
              "SEG_axi_gpio_null_Reg2": {
                "address_block": "/slr1/axi_gpio_null/S_AXI/Reg",
                "offset": "0x1FFD000",
                "range": "4K"
              },
              "SEG_axi_gpio_null_Reg4": {
                "address_block": "/slr2/axi_gpio_null/S_AXI/Reg",
                "offset": "0x1FFE000",
                "range": "4K"
              },
              "SEG_axi_gpio_null_Reg6": {
                "address_block": "/slr3/axi_gpio_null/S_AXI/Reg",
                "offset": "0x1FFF000",
                "range": "4K"
              },
              "SEG_gau_1_Reg": {
                "address_block": "/gau_1/s_axi_control/Reg",
                "offset": "0x1800000",
                "range": "64K"
              },
              "SEG_hyst_1_Reg": {
                "address_block": "/hyst_1/s_axi_control/Reg",
                "offset": "0x1810000",
                "range": "64K"
              },
              "SEG_nms_1_Reg": {
                "address_block": "/nms_1/s_axi_control/Reg",
                "offset": "0x1820000",
                "range": "64K"
              },
              "SEG_sobel_1_Reg": {
                "address_block": "/sobel_1/s_axi_control/Reg",
                "offset": "0x1830000",
                "range": "64K"
              }
            }
          },
          "regslice_data_M_AXI_slr0": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/DDR4_MEM00",
                "offset": "0x4000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM00",
                "offset": "0x3000000000",
                "range": "128K"
              }
            }
          },
          "regslice_data_M_AXI_slr1": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S01_AXI/DDR4_MEM01",
                "offset": "0x5000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S01_AXI/PLRAM_MEM01",
                "offset": "0x3000200000",
                "range": "128K"
              }
            }
          },
          "regslice_data_M_AXI_slr2": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S02_AXI/DDR4_MEM02",
                "offset": "0x6000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S02_AXI/PLRAM_MEM02",
                "offset": "0x3000400000",
                "range": "128K"
              }
            }
          },
          "regslice_data_M_AXI_slr3": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S03_AXI/DDR4_MEM03",
                "offset": "0x7000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S03_AXI/PLRAM_MEM03",
                "offset": "0x3000600000",
                "range": "128K"
              }
            }
          },
          "regslice_data_periph_M_AXI": {
            "range": "1T",
            "width": "40",
            "local_memory_map": {
              "name": "regslice_data_periph_M_AXI",
              "description": "External Fixed Offset AddressSpace",
              "address_block": {
                "base_address": "0x008000000000",
                "range": "64G",
                "width": "40"
              }
            }
          }
        }
      },
      "/gau_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S05_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S05_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S05_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S05_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S05_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S05_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S05_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S05_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/hyst_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S06_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S06_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S06_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S06_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S06_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S06_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S06_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S06_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S07_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S07_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S07_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S07_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S07_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S07_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S07_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S07_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/nms_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S08_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S08_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S08_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S08_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S08_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S08_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S08_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S08_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S09_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S09_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S09_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S09_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S09_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S09_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S09_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S09_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/sobel_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S10_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S10_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S10_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S10_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S10_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S10_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S10_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S10_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S11_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S11_AXI/DDR4_MEM01",
                "offset": "0x0000005000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S11_AXI/DDR4_MEM02",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM03": {
                "address_block": "/memory_subsystem/S11_AXI/DDR4_MEM03",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S11_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S11_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S11_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S11_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}