// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/01/2021 18:24:44"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module EX_4 (
	CF,
	Yin,
	BUS,
	GRout,
	Clk,
	Clr,
	GRin,
	GRsel,
	IR,
	IRin,
	Zout,
	Zin,
	MDRout,
	MEMRd,
	MARin,
	MEMWr,
	MDRin,
	PCout,
	PC,
	PC_1,
	PCin,
	op,
	OF,
	ZF,
	SF);
output 	CF;
input 	Yin;
output 	[7:0] BUS;
input 	GRout;
input 	Clk;
input 	Clr;
input 	GRin;
input 	GRsel;
output 	[7:0] IR;
input 	IRin;
input 	Zout;
input 	Zin;
input 	MDRout;
input 	MEMRd;
input 	MARin;
input 	MEMWr;
input 	MDRin;
input 	PCout;
output 	[7:0] PC;
input 	PC_1;
input 	PCin;
input 	[1:0] op;
output 	OF;
output 	ZF;
output 	SF;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BUS[7]~output_o ;
wire \BUS[6]~output_o ;
wire \BUS[5]~output_o ;
wire \BUS[4]~output_o ;
wire \BUS[3]~output_o ;
wire \BUS[2]~output_o ;
wire \BUS[1]~output_o ;
wire \BUS[0]~output_o ;
wire \CF~output_o ;
wire \IR[7]~output_o ;
wire \IR[6]~output_o ;
wire \IR[5]~output_o ;
wire \IR[4]~output_o ;
wire \IR[3]~output_o ;
wire \IR[2]~output_o ;
wire \IR[1]~output_o ;
wire \IR[0]~output_o ;
wire \PC[7]~output_o ;
wire \PC[6]~output_o ;
wire \PC[5]~output_o ;
wire \PC[4]~output_o ;
wire \PC[3]~output_o ;
wire \PC[2]~output_o ;
wire \PC[1]~output_o ;
wire \PC[0]~output_o ;
wire \OF~output_o ;
wire \ZF~output_o ;
wire \SF~output_o ;
wire \Clk~input_o ;
wire \GRout~input_o ;
wire \PCout~input_o ;
wire \Zout~input_o ;
wire \MDRout~input_o ;
wire \inst10|din[7]~20_combout ;
wire \inst10|din[7]~21_combout ;
wire \Clr~input_o ;
wire \inst10|din[3]~37_combout ;
wire \GRin~input_o ;
wire \inst2|inst12|36~combout ;
wire \GRsel~input_o ;
wire \inst10|din[2]~42_combout ;
wire \inst10|din[2]~43_combout ;
wire \MEMWr~input_o ;
wire \inst10|din[6]~22_combout ;
wire \inst10|din[6]~23_combout ;
wire \MDRin~input_o ;
wire \MARin~input_o ;
wire \inst10|din[4]~32_combout ;
wire \inst10|din[4]~33_combout ;
wire \inst10|din[5]~27_combout ;
wire \inst10|din[5]~28_combout ;
wire \inst|inst6~combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2_combout ;
wire \MEMRd~input_o ;
wire \op[1]~input_o ;
wire \op[0]~input_o ;
wire \Yin~input_o ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout ;
wire \Zin~input_o ;
wire \inst10|din[5]~29_combout ;
wire \PCin~input_o ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ;
wire \PC_1~input_o ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout ;
wire \inst10|din[5]~30_combout ;
wire \inst10|din[5]~31_combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout ;
wire \inst10|din[4]~34_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout ;
wire \inst10|din[4]~35_combout ;
wire \inst10|din[4]~36_combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout ;
wire \inst10|din[6]~24_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout ;
wire \inst10|din[6]~25_combout ;
wire \inst10|din[6]~26_combout ;
wire \inst|inst8~combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout ;
wire \inst10|din[2]~44_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout ;
wire \inst10|din[2]~45_combout ;
wire \inst10|din[2]~46_combout ;
wire \IRin~input_o ;
wire \inst2|inst8|24~0_combout ;
wire \inst10|din[3]~38_combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout ;
wire \inst10|din[3]~39_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout ;
wire \inst10|din[3]~40_combout ;
wire \inst10|din[3]~41_combout ;
wire \inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ;
wire \inst10|din[0]~52_combout ;
wire \inst10|din[0]~53_combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout ;
wire \inst10|din[0]~54_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout ;
wire \inst10|din[0]~55_combout ;
wire \inst10|din[0]~56_combout ;
wire \inst2|inst12|34~0_combout ;
wire \inst10|din[1]~47_combout ;
wire \inst10|din[1]~48_combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst10|din[1]~49_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout ;
wire \inst10|din[1]~50_combout ;
wire \inst10|din[1]~51_combout ;
wire \inst2|inst12|35~combout ;
wire \inst10|din[7]~16_combout ;
wire \inst10|din[7]~17_combout ;
wire \inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ;
wire \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout ;
wire \inst10|din[7]~18_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0_combout ;
wire \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout ;
wire \inst10|din[7]~19_combout ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ;
wire \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ;
wire \inst21|inst9~combout ;
wire \inst21|inst10~combout ;
wire \inst21|inst18|or_node[0][7]~0_combout ;
wire \inst21|inst18|or_node[0][7]~1_combout ;
wire \inst21|inst18|or_node[0][7]~combout ;
wire [7:0] \inst2|inst5|dffs ;
wire [7:0] \inst2|inst9|dffs ;
wire [7:0] \inst2|inst10|dffs ;
wire [7:0] \inst23|latches ;
wire [7:0] \inst18|latches ;
wire [7:0] \inst22|latches ;
wire [7:0] \inst19|latches ;
wire [7:0] \inst20|latches ;
wire [7:0] \inst5|LPM_COUNTER_component|auto_generated|pre_hazard ;
wire [7:0] \inst17|latches ;
wire [7:0] \inst|RAM|sram|ram_block|auto_generated|q_a ;
wire [7:0] \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [7:0] \inst|ROM|srom|rom_block|auto_generated|q_a ;

wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|RAM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|ROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|RAM|sram|ram_block|auto_generated|q_a [7] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [7] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [6] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [6] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [5] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [5] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [4] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [4] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [3] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [3] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [2] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [2] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [1] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [1] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|RAM|sram|ram_block|auto_generated|q_a [0] = \inst|RAM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|ROM|srom|rom_block|auto_generated|q_a [0] = \inst|ROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneiv_io_obuf \BUS[7]~output (
	.i(\inst10|din[7]~19_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[7]~output .bus_hold = "false";
defparam \BUS[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[6]~output (
	.i(\inst10|din[6]~25_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[6]~output .bus_hold = "false";
defparam \BUS[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[5]~output (
	.i(\inst10|din[5]~30_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[5]~output .bus_hold = "false";
defparam \BUS[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[4]~output (
	.i(\inst10|din[4]~35_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[4]~output .bus_hold = "false";
defparam \BUS[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[3]~output (
	.i(\inst10|din[3]~40_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[3]~output .bus_hold = "false";
defparam \BUS[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[2]~output (
	.i(\inst10|din[2]~45_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[2]~output .bus_hold = "false";
defparam \BUS[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[1]~output (
	.i(\inst10|din[1]~50_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[1]~output .bus_hold = "false";
defparam \BUS[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BUS[0]~output (
	.i(\inst10|din[0]~55_combout ),
	.oe(\inst10|din[7]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS[0]~output .bus_hold = "false";
defparam \BUS[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \CF~output (
	.i(!\inst21|inst9~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CF~output_o ),
	.obar());
// synopsys translate_off
defparam \CF~output .bus_hold = "false";
defparam \CF~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[7]~output (
	.i(\inst23|latches [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[6]~output (
	.i(\inst23|latches [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[5]~output (
	.i(\inst23|latches [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[4]~output (
	.i(\inst23|latches [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[3]~output (
	.i(\inst23|latches [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[2]~output (
	.i(\inst23|latches [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[1]~output (
	.i(\inst23|latches [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[0]~output (
	.i(\inst23|latches [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[7]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[6]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[5]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[4]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[3]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[2]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[1]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \PC[0]~output (
	.i(\inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \OF~output (
	.i(\inst21|inst10~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OF~output_o ),
	.obar());
// synopsys translate_off
defparam \OF~output .bus_hold = "false";
defparam \OF~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \ZF~output (
	.i(!\inst21|inst18|or_node[0][7]~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZF~output_o ),
	.obar());
// synopsys translate_off
defparam \ZF~output .bus_hold = "false";
defparam \ZF~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \SF~output (
	.i(\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SF~output_o ),
	.obar());
// synopsys translate_off
defparam \SF~output .bus_hold = "false";
defparam \SF~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \GRout~input (
	.i(GRout),
	.ibar(gnd),
	.o(\GRout~input_o ));
// synopsys translate_off
defparam \GRout~input .bus_hold = "false";
defparam \GRout~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PCout~input (
	.i(PCout),
	.ibar(gnd),
	.o(\PCout~input_o ));
// synopsys translate_off
defparam \PCout~input .bus_hold = "false";
defparam \PCout~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Zout~input (
	.i(Zout),
	.ibar(gnd),
	.o(\Zout~input_o ));
// synopsys translate_off
defparam \Zout~input .bus_hold = "false";
defparam \Zout~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \MDRout~input (
	.i(MDRout),
	.ibar(gnd),
	.o(\MDRout~input_o ));
// synopsys translate_off
defparam \MDRout~input .bus_hold = "false";
defparam \MDRout~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[7]~20 (
// Equation(s):
// \inst10|din[7]~20_combout  = (\GRout~input_o ) # ((\PCout~input_o ) # ((\Zout~input_o ) # (\MDRout~input_o )))

	.dataa(\GRout~input_o ),
	.datab(\PCout~input_o ),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[7]~20 .lut_mask = 16'hFFFE;
defparam \inst10|din[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[7]~21 (
// Equation(s):
// \inst10|din[7]~21_combout  = (\inst10|din[7]~19_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[7]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[7]~21 .lut_mask = 16'hAAFF;
defparam \inst10|din[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \Clr~input (
	.i(Clr),
	.ibar(gnd),
	.o(\Clr~input_o ));
// synopsys translate_off
defparam \Clr~input .bus_hold = "false";
defparam \Clr~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|inst5|dffs[1] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[1]~51_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[1] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst5|dffs[0] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[0]~56_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[0] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[0] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[0]~56_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[0] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst5|dffs[3] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[3]~41_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[3] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[3] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[3]~41_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[3] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[3]~37 (
// Equation(s):
// \inst10|din[3]~37_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [3])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [3])))

	.dataa(\inst2|inst5|dffs [3]),
	.datab(\inst2|inst9|dffs [3]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[3]~37 .lut_mask = 16'hAACC;
defparam \inst10|din[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \GRin~input (
	.i(GRin),
	.ibar(gnd),
	.o(\GRin~input_o ));
// synopsys translate_off
defparam \GRin~input .bus_hold = "false";
defparam \GRin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst2|inst12|36 (
// Equation(s):
// \inst2|inst12|36~combout  = (\inst23|latches [1] & (\inst23|latches [0] & \GRin~input_o ))

	.dataa(\inst23|latches [1]),
	.datab(\inst23|latches [0]),
	.datac(\GRin~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst12|36~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|36 .lut_mask = 16'h8080;
defparam \inst2|inst12|36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[3] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[3]~41_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[3] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \GRsel~input (
	.i(GRsel),
	.ibar(gnd),
	.o(\GRsel~input_o ));
// synopsys translate_off
defparam \GRsel~input .bus_hold = "false";
defparam \GRsel~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|inst5|dffs[2] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[2]~46_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[2] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[2] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[2]~46_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[2] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[2]~42 (
// Equation(s):
// \inst10|din[2]~42_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [2])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [2])))

	.dataa(\inst2|inst5|dffs [2]),
	.datab(\inst2|inst9|dffs [2]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[2]~42 .lut_mask = 16'hAACC;
defparam \inst10|din[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[2] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[2]~46_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[2] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[2]~43 (
// Equation(s):
// \inst10|din[2]~43_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[2]~42_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [2])))) # (!\GRout~input_o )

	.dataa(\inst10|din[2]~42_combout ),
	.datab(\inst2|inst10|dffs [2]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[2]~43 .lut_mask = 16'hACFF;
defparam \inst10|din[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \MEMWr~input (
	.i(MEMWr),
	.ibar(gnd),
	.o(\MEMWr~input_o ));
// synopsys translate_off
defparam \MEMWr~input .bus_hold = "false";
defparam \MEMWr~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|inst5|dffs[6] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[6] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[6] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[6] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[6]~22 (
// Equation(s):
// \inst10|din[6]~22_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [6])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [6])))

	.dataa(\inst2|inst5|dffs [6]),
	.datab(\inst2|inst9|dffs [6]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[6]~22 .lut_mask = 16'hAACC;
defparam \inst10|din[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[6] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[6] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[6]~23 (
// Equation(s):
// \inst10|din[6]~23_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[6]~22_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [6])))) # (!\GRout~input_o )

	.dataa(\inst10|din[6]~22_combout ),
	.datab(\inst2|inst10|dffs [6]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[6]~23 .lut_mask = 16'hACFF;
defparam \inst10|din[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \MDRin~input (
	.i(MDRin),
	.ibar(gnd),
	.o(\MDRin~input_o ));
// synopsys translate_off
defparam \MDRin~input .bus_hold = "false";
defparam \MDRin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[6] (
// Equation(s):
// \inst20|latches [6] = (\MDRin~input_o  & (\inst10|din[6]~26_combout )) # (!\MDRin~input_o  & ((\inst20|latches [6])))

	.dataa(gnd),
	.datab(\inst10|din[6]~26_combout ),
	.datac(\inst20|latches [6]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [6]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[6] .lut_mask = 16'hCCF0;
defparam \inst20|latches[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \MARin~input (
	.i(MARin),
	.ibar(gnd),
	.o(\MARin~input_o ));
// synopsys translate_off
defparam \MARin~input .bus_hold = "false";
defparam \MARin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[0] (
// Equation(s):
// \inst19|latches [0] = (\MARin~input_o  & (\inst10|din[0]~56_combout )) # (!\MARin~input_o  & ((\inst19|latches [0])))

	.dataa(gnd),
	.datab(\inst10|din[0]~56_combout ),
	.datac(\inst19|latches [0]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [0]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[0] .lut_mask = 16'hCCF0;
defparam \inst19|latches[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[1] (
// Equation(s):
// \inst19|latches [1] = (\MARin~input_o  & (\inst10|din[1]~51_combout )) # (!\MARin~input_o  & ((\inst19|latches [1])))

	.dataa(gnd),
	.datab(\inst10|din[1]~51_combout ),
	.datac(\inst19|latches [1]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [1]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[1] .lut_mask = 16'hCCF0;
defparam \inst19|latches[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[2] (
// Equation(s):
// \inst19|latches [2] = (\MARin~input_o  & (\inst10|din[2]~46_combout )) # (!\MARin~input_o  & ((\inst19|latches [2])))

	.dataa(gnd),
	.datab(\inst10|din[2]~46_combout ),
	.datac(\inst19|latches [2]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [2]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[2] .lut_mask = 16'hCCF0;
defparam \inst19|latches[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[3] (
// Equation(s):
// \inst19|latches [3] = (\MARin~input_o  & (\inst10|din[3]~41_combout )) # (!\MARin~input_o  & ((\inst19|latches [3])))

	.dataa(gnd),
	.datab(\inst10|din[3]~41_combout ),
	.datac(\inst19|latches [3]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [3]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[3] .lut_mask = 16'hCCF0;
defparam \inst19|latches[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst5|dffs[4] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[4] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[4] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[4] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[4]~32 (
// Equation(s):
// \inst10|din[4]~32_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [4])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [4])))

	.dataa(\inst2|inst5|dffs [4]),
	.datab(\inst2|inst9|dffs [4]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[4]~32 .lut_mask = 16'hAACC;
defparam \inst10|din[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[4] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[4]~36_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[4] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[4]~33 (
// Equation(s):
// \inst10|din[4]~33_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[4]~32_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [4])))) # (!\GRout~input_o )

	.dataa(\inst10|din[4]~32_combout ),
	.datab(\inst2|inst10|dffs [4]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[4]~33 .lut_mask = 16'hACFF;
defparam \inst10|din[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[4] (
// Equation(s):
// \inst20|latches [4] = (\MDRin~input_o  & (\inst10|din[4]~36_combout )) # (!\MDRin~input_o  & ((\inst20|latches [4])))

	.dataa(gnd),
	.datab(\inst10|din[4]~36_combout ),
	.datac(\inst20|latches [4]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [4]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[4] .lut_mask = 16'hCCF0;
defparam \inst20|latches[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst5|dffs[5] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[5]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[5] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[5] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[5]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[5] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[5]~27 (
// Equation(s):
// \inst10|din[5]~27_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [5])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [5])))

	.dataa(\inst2|inst5|dffs [5]),
	.datab(\inst2|inst9|dffs [5]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[5]~27 .lut_mask = 16'hAACC;
defparam \inst10|din[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[5] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[5]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[5] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[5]~28 (
// Equation(s):
// \inst10|din[5]~28_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[5]~27_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [5])))) # (!\GRout~input_o )

	.dataa(\inst10|din[5]~27_combout ),
	.datab(\inst2|inst10|dffs [5]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[5]~28 .lut_mask = 16'hACFF;
defparam \inst10|din[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[5] (
// Equation(s):
// \inst20|latches [5] = (\MDRin~input_o  & (\inst10|din[5]~31_combout )) # (!\MDRin~input_o  & ((\inst20|latches [5])))

	.dataa(gnd),
	.datab(\inst10|din[5]~31_combout ),
	.datac(\inst20|latches [5]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [5]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[5] .lut_mask = 16'hCCF0;
defparam \inst20|latches[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [5]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[7] (
// Equation(s):
// \inst19|latches [7] = (\MARin~input_o  & (\inst10|din[7]~21_combout )) # (!\MARin~input_o  & ((\inst19|latches [7])))

	.dataa(gnd),
	.datab(\inst10|din[7]~21_combout ),
	.datac(\inst19|latches [7]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [7]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[7] .lut_mask = 16'hCCF0;
defparam \inst19|latches[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst6 (
// Equation(s):
// \inst|inst6~combout  = LCELL((\Clk~input_o  & (!\inst19|latches [6] & !\inst19|latches [7])))

	.dataa(\Clk~input_o ),
	.datab(gnd),
	.datac(\inst19|latches [6]),
	.datad(\inst19|latches [7]),
	.cin(gnd),
	.combout(\inst|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6 .lut_mask = 16'h000A;
defparam \inst|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 .mem_init0 = 64'h0000001000000014;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [5])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [5])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [5]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \MEMRd~input (
	.i(MEMRd),
	.ibar(gnd),
	.o(\MEMRd~input_o ));
// synopsys translate_off
defparam \MEMRd~input .bus_hold = "false";
defparam \MEMRd~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[5] (
// Equation(s):
// \inst22|latches [5] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [5])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2_combout ),
	.datac(\inst22|latches [5]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [5]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[5] .lut_mask = 16'hCCF0;
defparam \inst22|latches[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \op[1]~input (
	.i(op[1]),
	.ibar(gnd),
	.o(\op[1]~input_o ));
// synopsys translate_off
defparam \op[1]~input .bus_hold = "false";
defparam \op[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \op[0]~input (
	.i(op[0]),
	.ibar(gnd),
	.o(\op[0]~input_o ));
// synopsys translate_off
defparam \op[0]~input .bus_hold = "false";
defparam \op[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Yin~input (
	.i(Yin),
	.ibar(gnd),
	.o(\Yin~input_o ));
// synopsys translate_off
defparam \Yin~input .bus_hold = "false";
defparam \Yin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[5] (
// Equation(s):
// \inst17|latches [5] = (\Yin~input_o  & (\inst10|din[5]~31_combout )) # (!\Yin~input_o  & ((\inst17|latches [5])))

	.dataa(gnd),
	.datab(\inst10|din[5]~31_combout ),
	.datac(\inst17|latches [5]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [5]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[5] .lut_mask = 16'hCCF0;
defparam \inst17|latches[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [5]))) # (!\op[0]~input_o  & (\inst10|din[5]~31_combout  & \inst17|latches [5]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[5]~31_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [5]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout  = \op[0]~input_o  $ (\inst10|din[5]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[5]~31_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[4] (
// Equation(s):
// \inst17|latches [4] = (\Yin~input_o  & (\inst10|din[4]~36_combout )) # (!\Yin~input_o  & ((\inst17|latches [4])))

	.dataa(gnd),
	.datab(\inst10|din[4]~36_combout ),
	.datac(\inst17|latches [4]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [4]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[4] .lut_mask = 16'hCCF0;
defparam \inst17|latches[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout  = \op[0]~input_o  $ (\inst10|din[4]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[4]~36_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[3] (
// Equation(s):
// \inst17|latches [3] = (\Yin~input_o  & (\inst10|din[3]~41_combout )) # (!\Yin~input_o  & ((\inst17|latches [3])))

	.dataa(gnd),
	.datab(\inst10|din[3]~41_combout ),
	.datac(\inst17|latches [3]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [3]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[3] .lut_mask = 16'hCCF0;
defparam \inst17|latches[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout  = \op[0]~input_o  $ (\inst10|din[3]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[3]~41_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[2] (
// Equation(s):
// \inst17|latches [2] = (\Yin~input_o  & (\inst10|din[2]~46_combout )) # (!\Yin~input_o  & ((\inst17|latches [2])))

	.dataa(gnd),
	.datab(\inst10|din[2]~46_combout ),
	.datac(\inst17|latches [2]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [2]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[2] .lut_mask = 16'hCCF0;
defparam \inst17|latches[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout  = \op[0]~input_o  $ (\inst10|din[2]~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[2]~46_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[1] (
// Equation(s):
// \inst17|latches [1] = (\Yin~input_o  & (\inst10|din[1]~51_combout )) # (!\Yin~input_o  & ((\inst17|latches [1])))

	.dataa(gnd),
	.datab(\inst10|din[1]~51_combout ),
	.datac(\inst17|latches [1]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [1]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[1] .lut_mask = 16'hCCF0;
defparam \inst17|latches[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout  = \op[0]~input_o  $ (\inst10|din[1]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[1]~51_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[0] (
// Equation(s):
// \inst17|latches [0] = (\Yin~input_o  & (\inst10|din[0]~56_combout )) # (!\Yin~input_o  & ((\inst17|latches [0])))

	.dataa(gnd),
	.datab(\inst10|din[0]~56_combout ),
	.datac(\inst17|latches [0]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [0]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[0] .lut_mask = 16'hCCF0;
defparam \inst17|latches[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout  = \op[0]~input_o  $ (\inst10|din[0]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[0]~56_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout  = CARRY(\op[0]~input_o )

	.dataa(\op[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 .lut_mask = 16'h00AA;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout  = (\inst17|latches [0] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout  & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout  & VCC)) # 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout  & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout )))) # (!\inst17|latches [0] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout  & 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout )) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout  & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ) # (GND)))))
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3  = CARRY((\inst17|latches [0] & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout )) # 
// (!\inst17|latches [0] & ((!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout ))))

	.dataa(\inst17|latches [0]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1_cout ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 .lut_mask = 16'h9617;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout  = ((\inst17|latches [1] $ (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout  $ (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 )))) # (GND)
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5  = CARRY((\inst17|latches [1] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ))) # 
// (!\inst17|latches [1] & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 )))

	.dataa(\inst17|latches [1]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 .lut_mask = 16'h698E;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout  = (\inst17|latches [2] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout  & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5  & VCC)) # 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout  & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )))) # (!\inst17|latches [2] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout  & 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout  & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ) # (GND)))))
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7  = CARRY((\inst17|latches [2] & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 )) # 
// (!\inst17|latches [2] & ((!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout ))))

	.dataa(\inst17|latches [2]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 .lut_mask = 16'h9617;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout  = ((\inst17|latches [3] $ (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout  $ (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 )))) # (GND)
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9  = CARRY((\inst17|latches [3] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ))) # 
// (!\inst17|latches [3] & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 )))

	.dataa(\inst17|latches [3]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 .lut_mask = 16'h698E;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout  = (\inst17|latches [4] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout  & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9  & VCC)) # 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout  & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 )))) # (!\inst17|latches [4] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout  & 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 )) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout  & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ) # (GND)))))
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11  = CARRY((\inst17|latches [4] & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 )) # 
// (!\inst17|latches [4] & ((!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout ))))

	.dataa(\inst17|latches [4]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~9 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 .lut_mask = 16'h9617;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout  = ((\inst17|latches [5] $ (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout  $ (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 )))) # (GND)
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13  = CARRY((\inst17|latches [5] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ))) # 
// (!\inst17|latches [5] & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 )))

	.dataa(\inst17|latches [5]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~11 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 .lut_mask = 16'h698E;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \Zin~input (
	.i(Zin),
	.ibar(gnd),
	.o(\Zin~input_o ));
// synopsys translate_off
defparam \Zin~input .bus_hold = "false";
defparam \Zin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[5] (
// Equation(s):
// \inst18|latches [5] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout )) # (!\Zin~input_o  & ((\inst18|latches [5])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout ),
	.datac(\inst18|latches [5]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [5]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[5] .lut_mask = 16'hCCF0;
defparam \inst18|latches[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[5]~29 (
// Equation(s):
// \inst10|din[5]~29_combout  = (\inst22|latches [5] & ((\inst18|latches [5]) # ((!\Zout~input_o )))) # (!\inst22|latches [5] & (!\MDRout~input_o  & ((\inst18|latches [5]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [5]),
	.datab(\inst18|latches [5]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[5]~29 .lut_mask = 16'h8ACF;
defparam \inst10|din[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \PCin~input (
	.i(PCin),
	.ibar(gnd),
	.o(\PCin~input_o ));
// synopsys translate_off
defparam \PCin~input .bus_hold = "false";
defparam \PCin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[5]~31_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[5]~31_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[4]~36_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[4]~36_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[3]~41_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[3]~41_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[2]~46_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[2]~46_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[1]~51_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[1]~51_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[0]~56_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[0]~56_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0] $ (GND)
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0])

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'hAA55;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout  = (\Clr~input_o ) # (\PCin~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Clr~input_o ),
	.datad(\PCin~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8 .lut_mask = 16'hFFF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \PC_1~input (
	.i(PC_1),
	.ibar(gnd),
	.o(\PC_1~input_o ));
// synopsys translate_off
defparam \PC_1~input .bus_hold = "false";
defparam \PC_1~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[0] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[0] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1] & ((\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND))) # 
// (!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1] & (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ))
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1]) # (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'hA5AF;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[1] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[1] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2] & (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC)) # 
// (!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2] & (\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND)))
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2] & !\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'h5A05;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[2] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[2] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3] & ((\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND))) # 
// (!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3] & (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ))
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3]) # (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'hA5AF;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[3] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[3] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4] & (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC)) # 
// (!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4] & (\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND)))
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4] & !\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'h5A05;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[4] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[4] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5] & ((\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND))) # 
// (!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5] & (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ))
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5]) # (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'hA5AF;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[5] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[5] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[5]~31_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5])))))

	.dataa(\inst10|din[5]~31_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [5]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[5]~30 (
// Equation(s):
// \inst10|din[5]~30_combout  = (\inst10|din[5]~28_combout  & (\inst10|din[5]~29_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[5]~28_combout ),
	.datab(\inst10|din[5]~29_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[5]~30 .lut_mask = 16'h8088;
defparam \inst10|din[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[5]~31 (
// Equation(s):
// \inst10|din[5]~31_combout  = (\inst10|din[5]~30_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[5]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[5]~31 .lut_mask = 16'hAAFF;
defparam \inst10|din[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[5] (
// Equation(s):
// \inst19|latches [5] = (\MARin~input_o  & (\inst10|din[5]~31_combout )) # (!\MARin~input_o  & ((\inst19|latches [5])))

	.dataa(gnd),
	.datab(\inst10|din[5]~31_combout ),
	.datac(\inst19|latches [5]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [5]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[5] .lut_mask = 16'hCCF0;
defparam \inst19|latches[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [4]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 .mem_init0 = 64'h0000001000000002;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [4])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [4])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [4]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[4] (
// Equation(s):
// \inst22|latches [4] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [4])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3_combout ),
	.datac(\inst22|latches [4]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [4]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[4] .lut_mask = 16'hCCF0;
defparam \inst22|latches[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [4]))) # (!\op[0]~input_o  & (\inst10|din[4]~36_combout  & \inst17|latches [4]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[4]~36_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [4]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[4] (
// Equation(s):
// \inst18|latches [4] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout )) # (!\Zin~input_o  & ((\inst18|latches [4])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout ),
	.datac(\inst18|latches [4]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [4]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[4] .lut_mask = 16'hCCF0;
defparam \inst18|latches[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[4]~34 (
// Equation(s):
// \inst10|din[4]~34_combout  = (\inst22|latches [4] & ((\inst18|latches [4]) # ((!\Zout~input_o )))) # (!\inst22|latches [4] & (!\MDRout~input_o  & ((\inst18|latches [4]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [4]),
	.datab(\inst18|latches [4]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[4]~34 .lut_mask = 16'h8ACF;
defparam \inst10|din[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[4]~36_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4])))))

	.dataa(\inst10|din[4]~36_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [4]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[4]~35 (
// Equation(s):
// \inst10|din[4]~35_combout  = (\inst10|din[4]~33_combout  & (\inst10|din[4]~34_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[4]~33_combout ),
	.datab(\inst10|din[4]~34_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[4]~35 .lut_mask = 16'h8088;
defparam \inst10|din[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[4]~36 (
// Equation(s):
// \inst10|din[4]~36_combout  = (\inst10|din[4]~35_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[4]~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[4]~36 .lut_mask = 16'hAAFF;
defparam \inst10|din[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[4] (
// Equation(s):
// \inst19|latches [4] = (\MARin~input_o  & (\inst10|din[4]~36_combout )) # (!\MARin~input_o  & ((\inst19|latches [4])))

	.dataa(gnd),
	.datab(\inst10|din[4]~36_combout ),
	.datac(\inst19|latches [4]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [4]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[4] .lut_mask = 16'hCCF0;
defparam \inst19|latches[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [6]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 .mem_init0 = 64'h000000000000000C;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [6])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [6])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [6]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[6] (
// Equation(s):
// \inst22|latches [6] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [6])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1_combout ),
	.datac(\inst22|latches [6]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [6]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[6] .lut_mask = 16'hCCF0;
defparam \inst22|latches[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[6] (
// Equation(s):
// \inst17|latches [6] = (\Yin~input_o  & (\inst10|din[6]~26_combout )) # (!\Yin~input_o  & ((\inst17|latches [6])))

	.dataa(gnd),
	.datab(\inst10|din[6]~26_combout ),
	.datac(\inst17|latches [6]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [6]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[6] .lut_mask = 16'hCCF0;
defparam \inst17|latches[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [6]))) # (!\op[0]~input_o  & (\inst10|din[6]~26_combout  & \inst17|latches [6]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[6]~26_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [6]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout  = \op[0]~input_o  $ (\inst10|din[6]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[6]~26_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout  = (\inst17|latches [6] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout  & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13  & VCC)) # 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout  & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 )))) # (!\inst17|latches [6] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout  & 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 )) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout  & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ) # (GND)))))
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15  = CARRY((\inst17|latches [6] & (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 )) # 
// (!\inst17|latches [6] & ((!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout ))))

	.dataa(\inst17|latches [6]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~13 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 .lut_mask = 16'h9617;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[6] (
// Equation(s):
// \inst18|latches [6] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout )) # (!\Zin~input_o  & ((\inst18|latches [6])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout ),
	.datac(\inst18|latches [6]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [6]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[6] .lut_mask = 16'hCCF0;
defparam \inst18|latches[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[6]~24 (
// Equation(s):
// \inst10|din[6]~24_combout  = (\inst22|latches [6] & ((\inst18|latches [6]) # ((!\Zout~input_o )))) # (!\inst22|latches [6] & (!\MDRout~input_o  & ((\inst18|latches [6]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [6]),
	.datab(\inst18|latches [6]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[6]~24 .lut_mask = 16'h8ACF;
defparam \inst10|din[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[6]~26_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[6]~26_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6] & (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC)) # 
// (!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6] & (\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND)))
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6] & !\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'h5A05;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[6] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[6] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[6]~26_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6])))))

	.dataa(\inst10|din[6]~26_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [6]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[6]~25 (
// Equation(s):
// \inst10|din[6]~25_combout  = (\inst10|din[6]~23_combout  & (\inst10|din[6]~24_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[6]~23_combout ),
	.datab(\inst10|din[6]~24_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[6]~25 .lut_mask = 16'h8088;
defparam \inst10|din[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[6]~26 (
// Equation(s):
// \inst10|din[6]~26_combout  = (\inst10|din[6]~25_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[6]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[6]~26 .lut_mask = 16'hAAFF;
defparam \inst10|din[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst19|latches[6] (
// Equation(s):
// \inst19|latches [6] = (\MARin~input_o  & (\inst10|din[6]~26_combout )) # (!\MARin~input_o  & ((\inst19|latches [6])))

	.dataa(gnd),
	.datab(\inst10|din[6]~26_combout ),
	.datac(\inst19|latches [6]),
	.datad(\MARin~input_o ),
	.cin(gnd),
	.combout(\inst19|latches [6]),
	.cout());
// synopsys translate_off
defparam \inst19|latches[6] .lut_mask = 16'hCCF0;
defparam \inst19|latches[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst8 (
// Equation(s):
// \inst|inst8~combout  = LCELL((\Clk~input_o  & (\inst19|latches [6] & !\inst19|latches [7])))

	.dataa(\Clk~input_o ),
	.datab(\inst19|latches [6]),
	.datac(gnd),
	.datad(\inst19|latches [7]),
	.cin(gnd),
	.combout(\inst|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8 .lut_mask = 16'h0088;
defparam \inst|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[2] (
// Equation(s):
// \inst20|latches [2] = (\MDRin~input_o  & (\inst10|din[2]~46_combout )) # (!\MDRin~input_o  & ((\inst20|latches [2])))

	.dataa(gnd),
	.datab(\inst10|din[2]~46_combout ),
	.datac(\inst20|latches [2]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [2]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[2] .lut_mask = 16'hCCF0;
defparam \inst20|latches[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [2]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 .mem_init0 = 64'h0000001000000002;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [2])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [2])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [2]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[2] (
// Equation(s):
// \inst22|latches [2] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [2])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5_combout ),
	.datac(\inst22|latches [2]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [2]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[2] .lut_mask = 16'hCCF0;
defparam \inst22|latches[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [2]))) # (!\op[0]~input_o  & (\inst10|din[2]~46_combout  & \inst17|latches [2]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[2]~46_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [2]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[2] (
// Equation(s):
// \inst18|latches [2] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout )) # (!\Zin~input_o  & ((\inst18|latches [2])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout ),
	.datac(\inst18|latches [2]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [2]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[2] .lut_mask = 16'hCCF0;
defparam \inst18|latches[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[2]~44 (
// Equation(s):
// \inst10|din[2]~44_combout  = (\inst22|latches [2] & ((\inst18|latches [2]) # ((!\Zout~input_o )))) # (!\inst22|latches [2] & (!\MDRout~input_o  & ((\inst18|latches [2]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [2]),
	.datab(\inst18|latches [2]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[2]~44 .lut_mask = 16'h8ACF;
defparam \inst10|din[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[2]~46_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2])))))

	.dataa(\inst10|din[2]~46_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [2]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[2]~45 (
// Equation(s):
// \inst10|din[2]~45_combout  = (\inst10|din[2]~43_combout  & (\inst10|din[2]~44_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[2]~43_combout ),
	.datab(\inst10|din[2]~44_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[2]~45 .lut_mask = 16'h8088;
defparam \inst10|din[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[2]~46 (
// Equation(s):
// \inst10|din[2]~46_combout  = (\inst10|din[2]~45_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[2]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[2]~46 .lut_mask = 16'hAAFF;
defparam \inst10|din[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \IRin~input (
	.i(IRin),
	.ibar(gnd),
	.o(\IRin~input_o ));
// synopsys translate_off
defparam \IRin~input .bus_hold = "false";
defparam \IRin~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[2] (
// Equation(s):
// \inst23|latches [2] = (\IRin~input_o  & (\inst10|din[2]~46_combout )) # (!\IRin~input_o  & ((\inst23|latches [2])))

	.dataa(gnd),
	.datab(\inst10|din[2]~46_combout ),
	.datac(\inst23|latches [2]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [2]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[2] .lut_mask = 16'hCCF0;
defparam \inst23|latches[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst2|inst8|24~0 (
// Equation(s):
// \inst2|inst8|24~0_combout  = \inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  $ (((\GRsel~input_o  & ((\inst23|latches [2]))) # (!\GRsel~input_o  & (\inst23|latches [0]))))

	.dataa(\GRsel~input_o ),
	.datab(\inst23|latches [0]),
	.datac(\inst23|latches [2]),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst8|24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8|24~0 .lut_mask = 16'h1BE4;
defparam \inst2|inst8|24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[3]~38 (
// Equation(s):
// \inst10|din[3]~38_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[3]~37_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [3])))) # (!\GRout~input_o )

	.dataa(\inst10|din[3]~37_combout ),
	.datab(\inst2|inst10|dffs [3]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[3]~38 .lut_mask = 16'hACFF;
defparam \inst10|din[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[3] (
// Equation(s):
// \inst20|latches [3] = (\MDRin~input_o  & (\inst10|din[3]~41_combout )) # (!\MDRin~input_o  & ((\inst20|latches [3])))

	.dataa(gnd),
	.datab(\inst10|din[3]~41_combout ),
	.datac(\inst20|latches [3]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [3]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[3] .lut_mask = 16'hCCF0;
defparam \inst20|latches[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [3]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 .mem_init0 = 64'h0000000000000005;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [3])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [3])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [3]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[3] (
// Equation(s):
// \inst22|latches [3] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [3])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4_combout ),
	.datac(\inst22|latches [3]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [3]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[3] .lut_mask = 16'hCCF0;
defparam \inst22|latches[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [3]))) # (!\op[0]~input_o  & (\inst10|din[3]~41_combout  & \inst17|latches [3]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[3]~41_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [3]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[3] (
// Equation(s):
// \inst18|latches [3] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout )) # (!\Zin~input_o  & ((\inst18|latches [3])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout ),
	.datac(\inst18|latches [3]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [3]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[3] .lut_mask = 16'hCCF0;
defparam \inst18|latches[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[3]~39 (
// Equation(s):
// \inst10|din[3]~39_combout  = (\inst22|latches [3] & ((\inst18|latches [3]) # ((!\Zout~input_o )))) # (!\inst22|latches [3] & (!\MDRout~input_o  & ((\inst18|latches [3]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [3]),
	.datab(\inst18|latches [3]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[3]~39 .lut_mask = 16'h8ACF;
defparam \inst10|din[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[3]~41_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3])))))

	.dataa(\inst10|din[3]~41_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [3]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[3]~40 (
// Equation(s):
// \inst10|din[3]~40_combout  = (\inst10|din[3]~38_combout  & (\inst10|din[3]~39_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[3]~38_combout ),
	.datab(\inst10|din[3]~39_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[3]~40 .lut_mask = 16'h8088;
defparam \inst10|din[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[3]~41 (
// Equation(s):
// \inst10|din[3]~41_combout  = (\inst10|din[3]~40_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[3]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[3]~41 .lut_mask = 16'hAAFF;
defparam \inst10|din[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[3] (
// Equation(s):
// \inst23|latches [3] = (\IRin~input_o  & (\inst10|din[3]~41_combout )) # (!\IRin~input_o  & ((\inst23|latches [3])))

	.dataa(gnd),
	.datab(\inst10|din[3]~41_combout ),
	.datac(\inst23|latches [3]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [3]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[3] .lut_mask = 16'hCCF0;
defparam \inst23|latches[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst6|LPM_MUX_component|auto_generated|result_node[1]~0 (
// Equation(s):
// \inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  = (\GRsel~input_o  & (\inst23|latches [3])) # (!\GRsel~input_o  & ((\inst23|latches [1])))

	.dataa(\inst23|latches [3]),
	.datab(\inst23|latches [1]),
	.datac(gnd),
	.datad(\GRsel~input_o ),
	.cin(gnd),
	.combout(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_MUX_component|auto_generated|result_node[1]~0 .lut_mask = 16'hAACC;
defparam \inst6|LPM_MUX_component|auto_generated|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[0]~52 (
// Equation(s):
// \inst10|din[0]~52_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [0])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [0])))

	.dataa(\inst2|inst5|dffs [0]),
	.datab(\inst2|inst9|dffs [0]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[0]~52 .lut_mask = 16'hAACC;
defparam \inst10|din[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[0] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[0]~56_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[0] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[0]~53 (
// Equation(s):
// \inst10|din[0]~53_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[0]~52_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [0])))) # (!\GRout~input_o )

	.dataa(\inst10|din[0]~52_combout ),
	.datab(\inst2|inst10|dffs [0]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[0]~53 .lut_mask = 16'hACFF;
defparam \inst10|din[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[0] (
// Equation(s):
// \inst20|latches [0] = (\MDRin~input_o  & (\inst10|din[0]~56_combout )) # (!\MDRin~input_o  & ((\inst20|latches [0])))

	.dataa(gnd),
	.datab(\inst10|din[0]~56_combout ),
	.datac(\inst20|latches [0]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [0]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[0] .lut_mask = 16'hCCF0;
defparam \inst20|latches[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [0]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 64'h0000001003969424;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [0])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [0])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [0]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[0] (
// Equation(s):
// \inst22|latches [0] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [0])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.datac(\inst22|latches [0]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [0]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[0] .lut_mask = 16'hCCF0;
defparam \inst22|latches[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [0]))) # (!\op[0]~input_o  & (\inst10|din[0]~56_combout  & \inst17|latches [0]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[0]~56_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [0]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[0] (
// Equation(s):
// \inst18|latches [0] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout )) # (!\Zin~input_o  & ((\inst18|latches [0])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout ),
	.datac(\inst18|latches [0]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [0]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[0] .lut_mask = 16'hCCF0;
defparam \inst18|latches[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[0]~54 (
// Equation(s):
// \inst10|din[0]~54_combout  = (\inst22|latches [0] & ((\inst18|latches [0]) # ((!\Zout~input_o )))) # (!\inst22|latches [0] & (!\MDRout~input_o  & ((\inst18|latches [0]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [0]),
	.datab(\inst18|latches [0]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[0]~54 .lut_mask = 16'h8ACF;
defparam \inst10|din[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[0]~56_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0])))))

	.dataa(\inst10|din[0]~56_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [0]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[0]~55 (
// Equation(s):
// \inst10|din[0]~55_combout  = (\inst10|din[0]~53_combout  & (\inst10|din[0]~54_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[0]~53_combout ),
	.datab(\inst10|din[0]~54_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[0]~55 .lut_mask = 16'h8088;
defparam \inst10|din[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[0]~56 (
// Equation(s):
// \inst10|din[0]~56_combout  = (\inst10|din[0]~55_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[0]~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[0]~56 .lut_mask = 16'hAAFF;
defparam \inst10|din[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[0] (
// Equation(s):
// \inst23|latches [0] = (\IRin~input_o  & (\inst10|din[0]~56_combout )) # (!\IRin~input_o  & ((\inst23|latches [0])))

	.dataa(gnd),
	.datab(\inst10|din[0]~56_combout ),
	.datac(\inst23|latches [0]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [0]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[0] .lut_mask = 16'hCCF0;
defparam \inst23|latches[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst2|inst12|34~0 (
// Equation(s):
// \inst2|inst12|34~0_combout  = (\inst23|latches [0] & (\GRin~input_o  & !\inst23|latches [1]))

	.dataa(\inst23|latches [0]),
	.datab(\GRin~input_o ),
	.datac(gnd),
	.datad(\inst23|latches [1]),
	.cin(gnd),
	.combout(\inst2|inst12|34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|34~0 .lut_mask = 16'h0088;
defparam \inst2|inst12|34~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst9|dffs[1] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[1]~51_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[1] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[1]~47 (
// Equation(s):
// \inst10|din[1]~47_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [1])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [1])))

	.dataa(\inst2|inst5|dffs [1]),
	.datab(\inst2|inst9|dffs [1]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[1]~47 .lut_mask = 16'hAACC;
defparam \inst10|din[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[1] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[1]~51_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[1] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[1]~48 (
// Equation(s):
// \inst10|din[1]~48_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[1]~47_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [1])))) # (!\GRout~input_o )

	.dataa(\inst10|din[1]~47_combout ),
	.datab(\inst2|inst10|dffs [1]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[1]~48 .lut_mask = 16'hACFF;
defparam \inst10|din[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[1] (
// Equation(s):
// \inst20|latches [1] = (\MDRin~input_o  & (\inst10|din[1]~51_combout )) # (!\MDRin~input_o  & ((\inst20|latches [1])))

	.dataa(gnd),
	.datab(\inst10|din[1]~51_combout ),
	.datac(\inst20|latches [1]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [1]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[1] .lut_mask = 16'hCCF0;
defparam \inst20|latches[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [1]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 .mem_init0 = 64'h0000000000000011;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [1])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [1])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [1]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[1] (
// Equation(s):
// \inst22|latches [1] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [1])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6_combout ),
	.datac(\inst22|latches [1]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [1]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[1] .lut_mask = 16'hCCF0;
defparam \inst22|latches[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [1]))) # (!\op[0]~input_o  & (\inst10|din[1]~51_combout  & \inst17|latches [1]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[1]~51_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [1]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[1] (
// Equation(s):
// \inst18|latches [1] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout )) # (!\Zin~input_o  & ((\inst18|latches [1])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout ),
	.datac(\inst18|latches [1]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [1]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[1] .lut_mask = 16'hCCF0;
defparam \inst18|latches[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[1]~49 (
// Equation(s):
// \inst10|din[1]~49_combout  = (\inst22|latches [1] & ((\inst18|latches [1]) # ((!\Zout~input_o )))) # (!\inst22|latches [1] & (!\MDRout~input_o  & ((\inst18|latches [1]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [1]),
	.datab(\inst18|latches [1]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[1]~49 .lut_mask = 16'h8ACF;
defparam \inst10|din[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[1]~51_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1])))))

	.dataa(\inst10|din[1]~51_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [1]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[1]~50 (
// Equation(s):
// \inst10|din[1]~50_combout  = (\inst10|din[1]~48_combout  & (\inst10|din[1]~49_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[1]~48_combout ),
	.datab(\inst10|din[1]~49_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[1]~50 .lut_mask = 16'h8088;
defparam \inst10|din[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[1]~51 (
// Equation(s):
// \inst10|din[1]~51_combout  = (\inst10|din[1]~50_combout ) # (!\inst10|din[7]~20_combout )

	.dataa(\inst10|din[1]~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|din[7]~20_combout ),
	.cin(gnd),
	.combout(\inst10|din[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[1]~51 .lut_mask = 16'hAAFF;
defparam \inst10|din[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[1] (
// Equation(s):
// \inst23|latches [1] = (\IRin~input_o  & (\inst10|din[1]~51_combout )) # (!\IRin~input_o  & ((\inst23|latches [1])))

	.dataa(gnd),
	.datab(\inst10|din[1]~51_combout ),
	.datac(\inst23|latches [1]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [1]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[1] .lut_mask = 16'hCCF0;
defparam \inst23|latches[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst2|inst12|35 (
// Equation(s):
// \inst2|inst12|35~combout  = (\inst23|latches [1] & (\GRin~input_o  & !\inst23|latches [0]))

	.dataa(\inst23|latches [1]),
	.datab(\GRin~input_o ),
	.datac(gnd),
	.datad(\inst23|latches [0]),
	.cin(gnd),
	.combout(\inst2|inst12|35~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|35 .lut_mask = 16'h0088;
defparam \inst2|inst12|35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst5|dffs[7] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|35~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst5|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst5|dffs[7] .is_wysiwyg = "true";
defparam \inst2|inst5|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst2|inst9|dffs[7] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|34~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst9|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst9|dffs[7] .is_wysiwyg = "true";
defparam \inst2|inst9|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[7]~16 (
// Equation(s):
// \inst10|din[7]~16_combout  = (\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & (\inst2|inst5|dffs [7])) # (!\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout  & ((\inst2|inst9|dffs [7])))

	.dataa(\inst2|inst5|dffs [7]),
	.datab(\inst2|inst9|dffs [7]),
	.datac(gnd),
	.datad(\inst6|LPM_MUX_component|auto_generated|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|din[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[7]~16 .lut_mask = 16'hAACC;
defparam \inst10|din[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst10|dffs[7] (
	.clk(\Clk~input_o ),
	.d(\inst10|din[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\Clr~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst12|36~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst10|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst10|dffs[7] .is_wysiwyg = "true";
defparam \inst2|inst10|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[7]~17 (
// Equation(s):
// \inst10|din[7]~17_combout  = ((\inst2|inst8|24~0_combout  & (\inst10|din[7]~16_combout )) # (!\inst2|inst8|24~0_combout  & ((\inst2|inst10|dffs [7])))) # (!\GRout~input_o )

	.dataa(\inst10|din[7]~16_combout ),
	.datab(\inst2|inst10|dffs [7]),
	.datac(\inst2|inst8|24~0_combout ),
	.datad(\GRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[7]~17 .lut_mask = 16'hACFF;
defparam \inst10|din[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst20|latches[7] (
// Equation(s):
// \inst20|latches [7] = (\MDRin~input_o  & (\inst10|din[7]~21_combout )) # (!\MDRin~input_o  & ((\inst20|latches [7])))

	.dataa(gnd),
	.datab(\inst10|din[7]~21_combout ),
	.datac(\inst20|latches [7]),
	.datad(\MDRin~input_o ),
	.cin(gnd),
	.combout(\inst20|latches [7]),
	.cout());
// synopsys translate_off
defparam \inst20|latches[7] .lut_mask = 16'hCCF0;
defparam \inst20|latches[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 (
	.portawe(\MEMWr~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst8~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst20|latches [7]}),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|RAM|sram|ram_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .logical_ram_name = "ROM_RAM:inst|lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_fr71:auto_generated|ALTSYNCRAM";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst|inst6~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst19|latches [5],\inst19|latches [4],\inst19|latches [3],\inst19|latches [2],\inst19|latches [1],\inst19|latches [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|ROM|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .init_file = "rom.mif";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .logical_ram_name = "ROM_RAM:inst|lpm_rom:ROM|altrom:srom|altsyncram:rom_block|altsyncram_3101:auto_generated|ALTSYNCRAM";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 .mem_init0 = 64'h0000000000000008;
// synopsys translate_on

cycloneiv_lcell_comb \inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0 (
// Equation(s):
// \inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0_combout  = (\inst19|latches [6] & (\inst|RAM|sram|ram_block|auto_generated|q_a [7])) # (!\inst19|latches [6] & ((\inst|ROM|srom|rom_block|auto_generated|q_a [7])))

	.dataa(\inst|RAM|sram|ram_block|auto_generated|q_a [7]),
	.datab(\inst|ROM|srom|rom_block|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\inst19|latches [6]),
	.cin(gnd),
	.combout(\inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0 .lut_mask = 16'hAACC;
defparam \inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst22|latches[7] (
// Equation(s):
// \inst22|latches [7] = (\MEMRd~input_o  & (\inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0_combout )) # (!\MEMRd~input_o  & ((\inst22|latches [7])))

	.dataa(gnd),
	.datab(\inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0_combout ),
	.datac(\inst22|latches [7]),
	.datad(\MEMRd~input_o ),
	.cin(gnd),
	.combout(\inst22|latches [7]),
	.cout());
// synopsys translate_off
defparam \inst22|latches[7] .lut_mask = 16'hCCF0;
defparam \inst22|latches[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst17|latches[7] (
// Equation(s):
// \inst17|latches [7] = (\Yin~input_o  & (\inst10|din[7]~21_combout )) # (!\Yin~input_o  & ((\inst17|latches [7])))

	.dataa(gnd),
	.datab(\inst10|din[7]~21_combout ),
	.datac(\inst17|latches [7]),
	.datad(\Yin~input_o ),
	.cin(gnd),
	.combout(\inst17|latches [7]),
	.cout());
// synopsys translate_off
defparam \inst17|latches[7] .lut_mask = 16'hCCF0;
defparam \inst17|latches[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14_combout  = (\op[1]~input_o  & ((\op[0]~input_o  & ((!\inst17|latches [7]))) # (!\op[0]~input_o  & (\inst10|din[7]~21_combout  & \inst17|latches [7]))))

	.dataa(\op[1]~input_o ),
	.datab(\inst10|din[7]~21_combout ),
	.datac(\op[0]~input_o ),
	.datad(\inst17|latches [7]),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14 .lut_mask = 16'h08A0;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout  = \op[0]~input_o  $ (\inst10|din[7]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst10|din[7]~21_combout ),
	.cin(gnd),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0 .lut_mask = 16'h0FF0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout  = ((\inst17|latches [7] $ (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout  $ (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 )))) # (GND)
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~17  = CARRY((\inst17|latches [7] & ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout ) # (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ))) # 
// (!\inst17|latches [7] & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 )))

	.dataa(\inst17|latches [7]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~15 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ),
	.cout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 .lut_mask = 16'h698E;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15 (
// Equation(s):
// \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14_combout ) # ((\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout  & !\op[1]~input_o ))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14_combout ),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ),
	.datac(gnd),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15 .lut_mask = 16'hAAEE;
defparam \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst18|latches[7] (
// Equation(s):
// \inst18|latches [7] = (\Zin~input_o  & (\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout )) # (!\Zin~input_o  & ((\inst18|latches [7])))

	.dataa(gnd),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout ),
	.datac(\inst18|latches [7]),
	.datad(\Zin~input_o ),
	.cin(gnd),
	.combout(\inst18|latches [7]),
	.cout());
// synopsys translate_off
defparam \inst18|latches[7] .lut_mask = 16'hCCF0;
defparam \inst18|latches[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[7]~18 (
// Equation(s):
// \inst10|din[7]~18_combout  = (\inst22|latches [7] & ((\inst18|latches [7]) # ((!\Zout~input_o )))) # (!\inst22|latches [7] & (!\MDRout~input_o  & ((\inst18|latches [7]) # (!\Zout~input_o ))))

	.dataa(\inst22|latches [7]),
	.datab(\inst18|latches [7]),
	.datac(\Zout~input_o ),
	.datad(\MDRout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[7]~18 .lut_mask = 16'h8ACF;
defparam \inst10|din[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout  = (\Clr~input_o ) # ((\PCin~input_o  & ((!\inst10|din[7]~21_combout ))) # (!\PCin~input_o  & (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout )))

	.dataa(\Clr~input_o ),
	.datab(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout ),
	.datac(\PCin~input_o ),
	.datad(\inst10|din[7]~21_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8 .lut_mask = 16'hAEFE;
defparam \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [7] $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )

	.dataa(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'hA5A5;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0_combout  = \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout  $ (!\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout ),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hF00F;
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\Clk~input_o ),
	.d(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[7] (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|pre_hazard [7] = \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $ (\inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(\inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8_combout ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [7]),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[7] .lut_mask = 16'h0FF0;
defparam \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0 (
// Equation(s):
// \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout  = (!\Clr~input_o  & ((\PCin~input_o  & (\inst10|din[7]~21_combout )) # (!\PCin~input_o  & ((!\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [7])))))

	.dataa(\inst10|din[7]~21_combout ),
	.datab(\PCin~input_o ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|pre_hazard [7]),
	.datad(\Clr~input_o ),
	.cin(gnd),
	.combout(\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0 .lut_mask = 16'h008B;
defparam \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst10|din[7]~19 (
// Equation(s):
// \inst10|din[7]~19_combout  = (\inst10|din[7]~17_combout  & (\inst10|din[7]~18_combout  & ((\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout ) # (!\PCout~input_o ))))

	.dataa(\inst10|din[7]~17_combout ),
	.datab(\inst10|din[7]~18_combout ),
	.datac(\inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0_combout ),
	.datad(\PCout~input_o ),
	.cin(gnd),
	.combout(\inst10|din[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|din[7]~19 .lut_mask = 16'h8088;
defparam \inst10|din[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 (
// Equation(s):
// \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout  = \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~17 ),
	.combout(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 .lut_mask = 16'hF0F0;
defparam \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst9 (
// Equation(s):
// \inst21|inst9~combout  = (\op[1]~input_o ) # (\op[0]~input_o  $ (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ))

	.dataa(\op[1]~input_o ),
	.datab(gnd),
	.datac(\op[0]~input_o ),
	.datad(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\inst21|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst9 .lut_mask = 16'hAFFA;
defparam \inst21|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[7] (
// Equation(s):
// \inst23|latches [7] = (\IRin~input_o  & (\inst10|din[7]~21_combout )) # (!\IRin~input_o  & ((\inst23|latches [7])))

	.dataa(gnd),
	.datab(\inst10|din[7]~21_combout ),
	.datac(\inst23|latches [7]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [7]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[7] .lut_mask = 16'hCCF0;
defparam \inst23|latches[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[6] (
// Equation(s):
// \inst23|latches [6] = (\IRin~input_o  & (\inst10|din[6]~26_combout )) # (!\IRin~input_o  & ((\inst23|latches [6])))

	.dataa(gnd),
	.datab(\inst10|din[6]~26_combout ),
	.datac(\inst23|latches [6]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [6]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[6] .lut_mask = 16'hCCF0;
defparam \inst23|latches[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[5] (
// Equation(s):
// \inst23|latches [5] = (\IRin~input_o  & (\inst10|din[5]~31_combout )) # (!\IRin~input_o  & ((\inst23|latches [5])))

	.dataa(gnd),
	.datab(\inst10|din[5]~31_combout ),
	.datac(\inst23|latches [5]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [5]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[5] .lut_mask = 16'hCCF0;
defparam \inst23|latches[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst23|latches[4] (
// Equation(s):
// \inst23|latches [4] = (\IRin~input_o  & (\inst10|din[4]~36_combout )) # (!\IRin~input_o  & ((\inst23|latches [4])))

	.dataa(gnd),
	.datab(\inst10|din[4]~36_combout ),
	.datac(\inst23|latches [4]),
	.datad(\IRin~input_o ),
	.cin(gnd),
	.combout(\inst23|latches [4]),
	.cout());
// synopsys translate_off
defparam \inst23|latches[4] .lut_mask = 16'hCCF0;
defparam \inst23|latches[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst10 (
// Equation(s):
// \inst21|inst10~combout  = (!\op[1]~input_o  & ((\inst17|latches [7] & (\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout  & !\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout )) # (!\inst17|latches [7] & 
// (!\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout  & \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ))))

	.dataa(\inst17|latches [7]),
	.datab(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0_combout ),
	.datac(\inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16_combout ),
	.datad(\op[1]~input_o ),
	.cin(gnd),
	.combout(\inst21|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst10 .lut_mask = 16'h0018;
defparam \inst21|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst18|or_node[0][7]~0 (
// Equation(s):
// \inst21|inst18|or_node[0][7]~0_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout ) # ((\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout ) # 
// ((\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout ) # (\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout )))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1_combout ),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3_combout ),
	.datac(\inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5_combout ),
	.datad(\inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\inst21|inst18|or_node[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst18|or_node[0][7]~0 .lut_mask = 16'hFFFE;
defparam \inst21|inst18|or_node[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst18|or_node[0][7]~1 (
// Equation(s):
// \inst21|inst18|or_node[0][7]~1_combout  = (\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout ) # ((\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout ) # 
// ((\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout ) # (\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout )))

	.dataa(\inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9_combout ),
	.datab(\inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11_combout ),
	.datac(\inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13_combout ),
	.datad(\inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15_combout ),
	.cin(gnd),
	.combout(\inst21|inst18|or_node[0][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst18|or_node[0][7]~1 .lut_mask = 16'hFFFE;
defparam \inst21|inst18|or_node[0][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst21|inst18|or_node[0][7] (
// Equation(s):
// \inst21|inst18|or_node[0][7]~combout  = (\inst21|inst18|or_node[0][7]~0_combout ) # (\inst21|inst18|or_node[0][7]~1_combout )

	.dataa(\inst21|inst18|or_node[0][7]~0_combout ),
	.datab(\inst21|inst18|or_node[0][7]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|inst18|or_node[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|inst18|or_node[0][7] .lut_mask = 16'hEEEE;
defparam \inst21|inst18|or_node[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

assign CF = \CF~output_o ;

assign BUS[7] = \BUS[7]~output_o ;

assign BUS[6] = \BUS[6]~output_o ;

assign BUS[5] = \BUS[5]~output_o ;

assign BUS[4] = \BUS[4]~output_o ;

assign BUS[3] = \BUS[3]~output_o ;

assign BUS[2] = \BUS[2]~output_o ;

assign BUS[1] = \BUS[1]~output_o ;

assign BUS[0] = \BUS[0]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[0] = \IR[0]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign OF = \OF~output_o ;

assign ZF = \ZF~output_o ;

assign SF = \SF~output_o ;

endmodule
