WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558460 heartbeat IPC: 3.90861 cumulative IPC: 3.90861 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558461 cumulative IPC: 3.90861 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558461 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7153222 heartbeat IPC: 2.1764 cumulative IPC: 2.1764 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11757769 heartbeat IPC: 2.17177 cumulative IPC: 2.17408 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16368744 heartbeat IPC: 2.16874 cumulative IPC: 2.1723 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20843555 heartbeat IPC: 2.23474 cumulative IPC: 2.18758 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25255795 heartbeat IPC: 2.26643 cumulative IPC: 2.20291 (Simulation time: 0 hr 2 min 22 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 22697335 cumulative IPC: 2.20291 (Simulation time: 0 hr 2 min 22 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 22697335 (Simulation time: 0 hr 2 min 22 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.20291 instructions: 50000002 cycles: 22697335
CPU 0 Branch Prediction Accuracy: 96.5279% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 98.2198
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     530579  HIT:     377986  MISS:     152593
LLC LOAD         ACCESS:     341963  HIT:     203297  MISS:     138666
LLC RFO          ACCESS:      97040  HIT:      85634  MISS:      11406
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      88739  HIT:      88050  MISS:        689
LLC TRANSLATION  ACCESS:       2837  HIT:       1005  MISS:       1832
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.95 cycles
cpu0_DTLB TOTAL       ACCESS:   13233563  HIT:   13116480  MISS:     117083
cpu0_DTLB LOAD         ACCESS:   13233563  HIT:   13116480  MISS:     117083
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.1986 cycles
cpu0_ITLB TOTAL       ACCESS:     185583  HIT:     177961  MISS:       7622
cpu0_ITLB LOAD         ACCESS:     185583  HIT:     177961  MISS:       7622
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.6026 cycles
cpu0_L1D TOTAL       ACCESS:   14155662  HIT:   10708705  MISS:    3446957
cpu0_L1D LOAD         ACCESS:   10334698  HIT:    7945909  MISS:    2388789
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3817216  HIT:    2762625  MISS:    1054591
cpu0_L1D TRANSLATION  ACCESS:       3748  HIT:        171  MISS:       3577
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.7522 cycles
cpu0_L1I TOTAL       ACCESS:     232319  HIT:     116687  MISS:     115632
cpu0_L1I LOAD         ACCESS:     232319  HIT:     116687  MISS:     115632
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.1469 cycles
cpu0_L2C TOTAL       ACCESS:    1364882  HIT:     923041  MISS:     441841
cpu0_L2C LOAD         ACCESS:     811665  HIT:     469701  MISS:     341964
cpu0_L2C RFO          ACCESS:     273825  HIT:     176785  MISS:      97040
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276272  HIT:     276272  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        283  MISS:       2837
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 85.2678 cycles
cpu0_STLB TOTAL       ACCESS:      43911  HIT:      41448  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43911  HIT:      41448  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 490.868 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      72888
  ROW_BUFFER_MISS:      79016
 AVG DBUS CONGESTED CYCLE:    3.84109
 WQ ROW_BUFFER_HIT:       6910
  ROW_BUFFER_MISS:      33376  FULL:          0
